

================================================================
== Vitis HLS Report for 'pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Sun Feb  9 18:41:32 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.266 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%key_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_31_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 8 'read' 'key_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%key_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_30_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 9 'read' 'key_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%key_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_29_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 10 'read' 'key_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%key_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_28_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 11 'read' 'key_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%key_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_27_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 12 'read' 'key_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%key_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_26_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 13 'read' 'key_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%key_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_25_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 14 'read' 'key_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%key_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_24_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 15 'read' 'key_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%key_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_23_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 16 'read' 'key_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%key_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_22_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 17 'read' 'key_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%key_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_21_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 18 'read' 'key_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%key_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_20_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 19 'read' 'key_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%key_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_19_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 20 'read' 'key_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%key_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_18_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 21 'read' 'key_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%key_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_17_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 22 'read' 'key_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%key_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_16_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 23 'read' 'key_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%key_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_15_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 24 'read' 'key_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%key_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_14_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 25 'read' 'key_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%key_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_13_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 26 'read' 'key_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%key_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_12_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 27 'read' 'key_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%key_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_11_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 28 'read' 'key_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%key_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_10_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 29 'read' 'key_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%key_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_9_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 30 'read' 'key_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%key_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_8_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 31 'read' 'key_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%key_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_7_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 32 'read' 'key_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%key_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_6_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 33 'read' 'key_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%key_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_5_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 34 'read' 'key_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%key_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_4_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 35 'read' 'key_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%key_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_3_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 36 'read' 'key_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%key_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_2_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 37 'read' 'key_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%key_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_1_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 38 'read' 'key_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%key_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %key_0_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 39 'read' 'key_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%query_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_31_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 40 'read' 'query_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%query_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_30_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 41 'read' 'query_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%query_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_29_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 42 'read' 'query_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%query_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_28_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 43 'read' 'query_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%query_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_27_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 44 'read' 'query_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%query_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_26_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 45 'read' 'query_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%query_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_25_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 46 'read' 'query_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%query_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_24_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 47 'read' 'query_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%query_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_23_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 48 'read' 'query_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%query_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_22_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 49 'read' 'query_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%query_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_21_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 50 'read' 'query_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%query_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_20_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 51 'read' 'query_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%query_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_19_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 52 'read' 'query_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%query_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_18_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 53 'read' 'query_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%query_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_17_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 54 'read' 'query_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%query_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_16_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 55 'read' 'query_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%query_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_15_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 56 'read' 'query_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%query_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_14_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 57 'read' 'query_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%query_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_13_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 58 'read' 'query_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%query_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_12_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 59 'read' 'query_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%query_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_11_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 60 'read' 'query_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%query_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_10_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 61 'read' 'query_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%query_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_9_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 62 'read' 'query_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%query_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_8_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 63 'read' 'query_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%query_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_7_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 64 'read' 'query_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%query_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_6_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 65 'read' 'query_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%query_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_5_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 66 'read' 'query_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%query_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_4_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 67 'read' 'query_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%query_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_3_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 68 'read' 'query_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%query_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_2_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 69 'read' 'query_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%query_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_1_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 70 'read' 'query_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%query_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %query_0_val" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 71 'read' 'query_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i13 %query_0_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 72 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i13 %key_0_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 73 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126)   --->   "%sub_ln126 = sub i14 %sext_ln126, i14 %sext_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 74 'sub' 'sub_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126)   --->   "%sext_ln126_2 = sext i14 %sub_ln126" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 75 'sext' 'sext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126 = mul i28 %sext_ln126_2, i28 %sext_ln126_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 76 'mul' 'mul_ln126' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i28 %mul_ln126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 78 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.70ns)   --->   "%icmp_ln125 = icmp_ne  i8 %trunc_ln125, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 79 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 80 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.70ns)   --->   "%icmp_ln125_1 = icmp_eq  i5 %tmp_1, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 81 'icmp' 'icmp_ln125_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 82 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.70ns)   --->   "%icmp_ln125_2 = icmp_eq  i6 %tmp_2, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 83 'icmp' 'icmp_ln125_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.70ns)   --->   "%icmp_ln125_3 = icmp_eq  i6 %tmp_2, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 84 'icmp' 'icmp_ln125_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln126_3 = sext i13 %query_1_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 85 'sext' 'sext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln126_4 = sext i13 %key_1_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 86 'sext' 'sext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_1)   --->   "%sub_ln126_1 = sub i14 %sext_ln126_3, i14 %sext_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 87 'sub' 'sub_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_1)   --->   "%sext_ln126_5 = sext i14 %sub_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 88 'sext' 'sext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_1 = mul i28 %sext_ln126_5, i28 %sext_ln126_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 89 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln125_1 = trunc i28 %mul_ln126_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 90 'trunc' 'trunc_ln125_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln125_4 = icmp_ne  i8 %trunc_ln125_1, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 91 'icmp' 'icmp_ln125_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln126_24 = sext i13 %key_8_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 92 'sext' 'sext_ln126_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_8)   --->   "%sub_ln126_8 = sub i14 %sext_ln126, i14 %sext_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 93 'sub' 'sub_ln126_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_8)   --->   "%sext_ln126_25 = sext i14 %sub_ln126_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 94 'sext' 'sext_ln126_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_8 = mul i28 %sext_ln126_25, i28 %sext_ln126_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 95 'mul' 'mul_ln126_8' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 96 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln125_8 = trunc i28 %mul_ln126_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 97 'trunc' 'trunc_ln125_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln125_32 = icmp_ne  i8 %trunc_ln125_8, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 98 'icmp' 'icmp_ln125_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_8, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 99 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.70ns)   --->   "%icmp_ln125_33 = icmp_eq  i5 %tmp_25, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 100 'icmp' 'icmp_ln125_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_8, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 101 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.70ns)   --->   "%icmp_ln125_34 = icmp_eq  i6 %tmp_26, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 102 'icmp' 'icmp_ln125_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.70ns)   --->   "%icmp_ln125_35 = icmp_eq  i6 %tmp_26, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 103 'icmp' 'icmp_ln125_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln126_26 = sext i13 %key_9_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 104 'sext' 'sext_ln126_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_9)   --->   "%sub_ln126_9 = sub i14 %sext_ln126_3, i14 %sext_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 105 'sub' 'sub_ln126_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_9)   --->   "%sext_ln126_27 = sext i14 %sub_ln126_9" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 106 'sext' 'sext_ln126_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_9 = mul i28 %sext_ln126_27, i28 %sext_ln126_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 107 'mul' 'mul_ln126_9' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln125_9 = trunc i28 %mul_ln126_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 108 'trunc' 'trunc_ln125_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.70ns)   --->   "%icmp_ln125_36 = icmp_ne  i8 %trunc_ln125_9, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 109 'icmp' 'icmp_ln125_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln126_40 = sext i13 %query_8_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 110 'sext' 'sext_ln126_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_16)   --->   "%sub_ln126_16 = sub i14 %sext_ln126_40, i14 %sext_ln126_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 111 'sub' 'sub_ln126_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_16)   --->   "%sext_ln126_41 = sext i14 %sub_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 112 'sext' 'sext_ln126_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_16 = mul i28 %sext_ln126_41, i28 %sext_ln126_41" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 113 'mul' 'mul_ln126_16' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 114 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln125_16 = trunc i28 %mul_ln126_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 115 'trunc' 'trunc_ln125_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln125_64 = icmp_ne  i8 %trunc_ln125_16, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 116 'icmp' 'icmp_ln125_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_16, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 117 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln125_65 = icmp_eq  i5 %tmp_53, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 118 'icmp' 'icmp_ln125_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_16, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 119 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln125_66 = icmp_eq  i6 %tmp_54, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 120 'icmp' 'icmp_ln125_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln125_67 = icmp_eq  i6 %tmp_54, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 121 'icmp' 'icmp_ln125_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln126_42 = sext i13 %query_9_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 122 'sext' 'sext_ln126_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_17)   --->   "%sub_ln126_17 = sub i14 %sext_ln126_42, i14 %sext_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 123 'sub' 'sub_ln126_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_17)   --->   "%sext_ln126_43 = sext i14 %sub_ln126_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 124 'sext' 'sext_ln126_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_17 = mul i28 %sext_ln126_43, i28 %sext_ln126_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 125 'mul' 'mul_ln126_17' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln125_17 = trunc i28 %mul_ln126_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 126 'trunc' 'trunc_ln125_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln125_68 = icmp_ne  i8 %trunc_ln125_17, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 127 'icmp' 'icmp_ln125_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_24)   --->   "%sub_ln126_24 = sub i14 %sext_ln126_40, i14 %sext_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 128 'sub' 'sub_ln126_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_24)   --->   "%sext_ln126_56 = sext i14 %sub_ln126_24" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 129 'sext' 'sext_ln126_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_24 = mul i28 %sext_ln126_56, i28 %sext_ln126_56" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 130 'mul' 'mul_ln126_24' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 131 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln125_24 = trunc i28 %mul_ln126_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 132 'trunc' 'trunc_ln125_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.70ns)   --->   "%icmp_ln125_96 = icmp_ne  i8 %trunc_ln125_24, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 133 'icmp' 'icmp_ln125_96' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_24, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 134 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.70ns)   --->   "%icmp_ln125_97 = icmp_eq  i5 %tmp_81, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 135 'icmp' 'icmp_ln125_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_24, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 136 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln125_98 = icmp_eq  i6 %tmp_82, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 137 'icmp' 'icmp_ln125_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.70ns)   --->   "%icmp_ln125_99 = icmp_eq  i6 %tmp_82, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 138 'icmp' 'icmp_ln125_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_25)   --->   "%sub_ln126_25 = sub i14 %sext_ln126_42, i14 %sext_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 139 'sub' 'sub_ln126_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_25)   --->   "%sext_ln126_57 = sext i14 %sub_ln126_25" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 140 'sext' 'sext_ln126_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_25 = mul i28 %sext_ln126_57, i28 %sext_ln126_57" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 141 'mul' 'mul_ln126_25' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln125_25 = trunc i28 %mul_ln126_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 142 'trunc' 'trunc_ln125_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln125_100 = icmp_ne  i8 %trunc_ln125_25, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 143 'icmp' 'icmp_ln125_100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln126_64 = sext i13 %query_16_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 144 'sext' 'sext_ln126_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln126_65 = sext i13 %key_16_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 145 'sext' 'sext_ln126_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_32)   --->   "%sub_ln126_32 = sub i14 %sext_ln126_64, i14 %sext_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 146 'sub' 'sub_ln126_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_32)   --->   "%sext_ln126_66 = sext i14 %sub_ln126_32" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 147 'sext' 'sext_ln126_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_32 = mul i28 %sext_ln126_66, i28 %sext_ln126_66" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 148 'mul' 'mul_ln126_32' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 149 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln125_32 = trunc i28 %mul_ln126_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 150 'trunc' 'trunc_ln125_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln125_128 = icmp_ne  i8 %trunc_ln125_32, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 151 'icmp' 'icmp_ln125_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_32, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 152 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.70ns)   --->   "%icmp_ln125_129 = icmp_eq  i5 %tmp_109, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 153 'icmp' 'icmp_ln125_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_32, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 154 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln125_130 = icmp_eq  i6 %tmp_110, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 155 'icmp' 'icmp_ln125_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.70ns)   --->   "%icmp_ln125_131 = icmp_eq  i6 %tmp_110, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 156 'icmp' 'icmp_ln125_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln126_67 = sext i13 %query_17_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 157 'sext' 'sext_ln126_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln126_68 = sext i13 %key_17_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 158 'sext' 'sext_ln126_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_33)   --->   "%sub_ln126_33 = sub i14 %sext_ln126_67, i14 %sext_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 159 'sub' 'sub_ln126_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_33)   --->   "%sext_ln126_69 = sext i14 %sub_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 160 'sext' 'sext_ln126_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_33 = mul i28 %sext_ln126_69, i28 %sext_ln126_69" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 161 'mul' 'mul_ln126_33' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln125_33 = trunc i28 %mul_ln126_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 162 'trunc' 'trunc_ln125_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln125_132 = icmp_ne  i8 %trunc_ln125_33, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 163 'icmp' 'icmp_ln125_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln126_88 = sext i13 %key_24_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 164 'sext' 'sext_ln126_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_40)   --->   "%sub_ln126_40 = sub i14 %sext_ln126_64, i14 %sext_ln126_88" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 165 'sub' 'sub_ln126_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_40)   --->   "%sext_ln126_89 = sext i14 %sub_ln126_40" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 166 'sext' 'sext_ln126_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_40 = mul i28 %sext_ln126_89, i28 %sext_ln126_89" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 167 'mul' 'mul_ln126_40' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 168 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln125_40 = trunc i28 %mul_ln126_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 169 'trunc' 'trunc_ln125_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.70ns)   --->   "%icmp_ln125_160 = icmp_ne  i8 %trunc_ln125_40, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 170 'icmp' 'icmp_ln125_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_40, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 171 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln125_161 = icmp_eq  i5 %tmp_137, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 172 'icmp' 'icmp_ln125_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_40, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 173 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.70ns)   --->   "%icmp_ln125_162 = icmp_eq  i6 %tmp_138, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 174 'icmp' 'icmp_ln125_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.70ns)   --->   "%icmp_ln125_163 = icmp_eq  i6 %tmp_138, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 175 'icmp' 'icmp_ln125_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln126_90 = sext i13 %key_25_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 176 'sext' 'sext_ln126_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_41)   --->   "%sub_ln126_41 = sub i14 %sext_ln126_67, i14 %sext_ln126_90" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 177 'sub' 'sub_ln126_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_41)   --->   "%sext_ln126_91 = sext i14 %sub_ln126_41" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 178 'sext' 'sext_ln126_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_41 = mul i28 %sext_ln126_91, i28 %sext_ln126_91" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 179 'mul' 'mul_ln126_41' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln125_41 = trunc i28 %mul_ln126_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 180 'trunc' 'trunc_ln125_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln125_164 = icmp_ne  i8 %trunc_ln125_41, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 181 'icmp' 'icmp_ln125_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln126_104 = sext i13 %query_24_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 182 'sext' 'sext_ln126_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_48)   --->   "%sub_ln126_48 = sub i14 %sext_ln126_104, i14 %sext_ln126_65" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 183 'sub' 'sub_ln126_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_48)   --->   "%sext_ln126_105 = sext i14 %sub_ln126_48" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 184 'sext' 'sext_ln126_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_48 = mul i28 %sext_ln126_105, i28 %sext_ln126_105" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 185 'mul' 'mul_ln126_48' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 186 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln125_48 = trunc i28 %mul_ln126_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 187 'trunc' 'trunc_ln125_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.70ns)   --->   "%icmp_ln125_192 = icmp_ne  i8 %trunc_ln125_48, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 188 'icmp' 'icmp_ln125_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_48, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 189 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln125_193 = icmp_eq  i5 %tmp_165, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 190 'icmp' 'icmp_ln125_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_48, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 191 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.70ns)   --->   "%icmp_ln125_194 = icmp_eq  i6 %tmp_166, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 192 'icmp' 'icmp_ln125_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln125_195 = icmp_eq  i6 %tmp_166, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 193 'icmp' 'icmp_ln125_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln126_106 = sext i13 %query_25_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 194 'sext' 'sext_ln126_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_49)   --->   "%sub_ln126_49 = sub i14 %sext_ln126_106, i14 %sext_ln126_68" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 195 'sub' 'sub_ln126_49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_49)   --->   "%sext_ln126_107 = sext i14 %sub_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 196 'sext' 'sext_ln126_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_49 = mul i28 %sext_ln126_107, i28 %sext_ln126_107" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 197 'mul' 'mul_ln126_49' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln125_49 = trunc i28 %mul_ln126_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 198 'trunc' 'trunc_ln125_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln125_196 = icmp_ne  i8 %trunc_ln125_49, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 199 'icmp' 'icmp_ln125_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_56)   --->   "%sub_ln126_56 = sub i14 %sext_ln126_104, i14 %sext_ln126_88" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 200 'sub' 'sub_ln126_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_56)   --->   "%sext_ln126_120 = sext i14 %sub_ln126_56" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 201 'sext' 'sext_ln126_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_56 = mul i28 %sext_ln126_120, i28 %sext_ln126_120" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 202 'mul' 'mul_ln126_56' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 203 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln125_56 = trunc i28 %mul_ln126_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 204 'trunc' 'trunc_ln125_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.70ns)   --->   "%icmp_ln125_224 = icmp_ne  i8 %trunc_ln125_56, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 205 'icmp' 'icmp_ln125_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_193 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %mul_ln126_56, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 206 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln125_225 = icmp_eq  i5 %tmp_193, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 207 'icmp' 'icmp_ln125_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %mul_ln126_56, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 208 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln125_226 = icmp_eq  i6 %tmp_194, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 209 'icmp' 'icmp_ln125_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.70ns)   --->   "%icmp_ln125_227 = icmp_eq  i6 %tmp_194, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 210 'icmp' 'icmp_ln125_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_57)   --->   "%sub_ln126_57 = sub i14 %sext_ln126_106, i14 %sext_ln126_90" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 211 'sub' 'sub_ln126_57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_57)   --->   "%sext_ln126_121 = sext i14 %sub_ln126_57" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 212 'sext' 'sext_ln126_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_57 = mul i28 %sext_ln126_121, i28 %sext_ln126_121" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 213 'mul' 'mul_ln126_57' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln125_57 = trunc i28 %mul_ln126_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 214 'trunc' 'trunc_ln125_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln125_228 = icmp_ne  i8 %trunc_ln125_57, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 215 'icmp' 'icmp_ln125_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%sum = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 216 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 217 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 218 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 219 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%or_ln125 = or i1 %tmp_5, i1 %icmp_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 220 'or' 'or_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%and_ln125 = and i1 %or_ln125, i1 %tmp_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 221 'and' 'and_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sum_1)   --->   "%zext_ln125 = zext i1 %and_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 222 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_1 = add i13 %sum, i13 %zext_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 223 'add' 'sum_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_1, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 224 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_1)   --->   "%xor_ln125 = xor i1 %tmp_14, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 225 'xor' 'xor_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_1 = and i1 %tmp_11, i1 %xor_ln125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 226 'and' 'and_ln125_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%select_ln125 = select i1 %and_ln125_1, i1 %icmp_ln125_2, i1 %icmp_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 227 'select' 'select_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 228 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%xor_ln125_256 = xor i1 %tmp_17, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 229 'xor' 'xor_ln125_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%and_ln125_2 = and i1 %icmp_ln125_1, i1 %xor_ln125_256" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 230 'and' 'and_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_5)   --->   "%select_ln125_1 = select i1 %and_ln125_1, i1 %and_ln125_2, i1 %icmp_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 231 'select' 'select_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%and_ln125_3 = and i1 %and_ln125_1, i1 %icmp_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 232 'and' 'and_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%xor_ln125_1 = xor i1 %select_ln125, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 233 'xor' 'xor_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%or_ln125_1 = or i1 %tmp_14, i1 %xor_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 234 'or' 'or_ln125_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_4)   --->   "%xor_ln125_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 235 'xor' 'xor_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_4 = and i1 %or_ln125_1, i1 %xor_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 236 'and' 'and_ln125_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_5 = and i1 %tmp_14, i1 %select_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 237 'and' 'and_ln125_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%or_ln125_192 = or i1 %and_ln125_3, i1 %and_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 238 'or' 'or_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%xor_ln125_3 = xor i1 %or_ln125_192, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 239 'xor' 'xor_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_2)   --->   "%and_ln125_6 = and i1 %tmp, i1 %xor_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 240 'and' 'and_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_2 = or i1 %and_ln125_4, i1 %and_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 241 'or' 'or_ln125_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_2 = select i1 %and_ln125_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 242 'select' 'select_ln125_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%select_ln125_3 = select i1 %or_ln125_2, i13 %select_ln125_2, i13 %sum_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 243 'select' 'select_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_3, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 244 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln125)   --->   "%sext_ln125 = sext i22 %shl_ln" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 245 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125 = add i28 %sext_ln125, i28 %mul_ln126_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 246 'add' 'add_ln125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 247 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%sum_2 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 248 'partselect' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 249 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 250 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_8)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 251 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%or_ln125_3 = or i1 %tmp_23, i1 %icmp_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 252 'or' 'or_ln125_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%and_ln125_7 = and i1 %or_ln125_3, i1 %tmp_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 253 'and' 'and_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node sum_3)   --->   "%zext_ln125_1 = zext i1 %and_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 254 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_3 = add i13 %sum_2, i13 %zext_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 255 'add' 'sum_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_3, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 256 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_8)   --->   "%xor_ln125_4 = xor i1 %tmp_28, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 257 'xor' 'xor_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_8 = and i1 %tmp_27, i1 %xor_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 258 'and' 'and_ln125_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 259 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.70ns)   --->   "%icmp_ln125_5 = icmp_eq  i5 %tmp_3, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 260 'icmp' 'icmp_ln125_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 261 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln125_6 = icmp_eq  i6 %tmp_4, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 262 'icmp' 'icmp_ln125_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.70ns)   --->   "%icmp_ln125_7 = icmp_eq  i6 %tmp_4, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 263 'icmp' 'icmp_ln125_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%select_ln125_4 = select i1 %and_ln125_8, i1 %icmp_ln125_6, i1 %icmp_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 264 'select' 'select_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 265 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%xor_ln125_257 = xor i1 %tmp_30, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 266 'xor' 'xor_ln125_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%and_ln125_9 = and i1 %icmp_ln125_5, i1 %xor_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 267 'and' 'and_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_12)   --->   "%select_ln125_5 = select i1 %and_ln125_8, i1 %and_ln125_9, i1 %icmp_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 268 'select' 'select_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%and_ln125_10 = and i1 %and_ln125_8, i1 %icmp_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 269 'and' 'and_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%xor_ln125_5 = xor i1 %select_ln125_4, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 270 'xor' 'xor_ln125_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%or_ln125_4 = or i1 %tmp_28, i1 %xor_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 271 'or' 'or_ln125_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_11)   --->   "%xor_ln125_6 = xor i1 %tmp_20, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 272 'xor' 'xor_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_11 = and i1 %or_ln125_4, i1 %xor_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 273 'and' 'and_ln125_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_12 = and i1 %tmp_28, i1 %select_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 274 'and' 'and_ln125_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%or_ln125_193 = or i1 %and_ln125_10, i1 %and_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 275 'or' 'or_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%xor_ln125_7 = xor i1 %or_ln125_193, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 276 'xor' 'xor_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_5)   --->   "%and_ln125_13 = and i1 %tmp_20, i1 %xor_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 277 'and' 'and_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_5 = or i1 %and_ln125_11, i1 %and_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 278 'or' 'or_ln125_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln126_6 = sext i13 %query_2_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 279 'sext' 'sext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln126_7 = sext i13 %key_2_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 280 'sext' 'sext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_2)   --->   "%sub_ln126_2 = sub i14 %sext_ln126_6, i14 %sext_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 281 'sub' 'sub_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_2)   --->   "%sext_ln126_8 = sext i14 %sub_ln126_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 282 'sext' 'sext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_2 = mul i28 %sext_ln126_8, i28 %sext_ln126_8" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 283 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln125_2 = trunc i28 %mul_ln126_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 284 'trunc' 'trunc_ln125_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln125_8 = icmp_ne  i8 %trunc_ln125_2, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 285 'icmp' 'icmp_ln125_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln126_9 = sext i13 %query_3_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 286 'sext' 'sext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln126_10 = sext i13 %key_3_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 287 'sext' 'sext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_3)   --->   "%sub_ln126_3 = sub i14 %sext_ln126_9, i14 %sext_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 288 'sub' 'sub_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_3)   --->   "%sext_ln126_11 = sext i14 %sub_ln126_3" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 289 'sext' 'sext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_3 = mul i28 %sext_ln126_11, i28 %sext_ln126_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 290 'mul' 'mul_ln126_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln125_3 = trunc i28 %mul_ln126_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 291 'trunc' 'trunc_ln125_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.70ns)   --->   "%icmp_ln125_12 = icmp_ne  i8 %trunc_ln125_3, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 292 'icmp' 'icmp_ln125_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%sum_18 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_8, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 293 'partselect' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 294 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 295 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_57)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 296 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%or_ln125_24 = or i1 %tmp_142, i1 %icmp_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 297 'or' 'or_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%and_ln125_56 = and i1 %or_ln125_24, i1 %tmp_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 298 'and' 'and_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node sum_19)   --->   "%zext_ln125_8 = zext i1 %and_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 299 'zext' 'zext_ln125_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_19 = add i13 %sum_18, i13 %zext_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 300 'add' 'sum_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_19, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 301 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_57)   --->   "%xor_ln125_32 = xor i1 %tmp_151, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 302 'xor' 'xor_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_57 = and i1 %tmp_148, i1 %xor_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 303 'and' 'and_ln125_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%select_ln125_32 = select i1 %and_ln125_57, i1 %icmp_ln125_34, i1 %icmp_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 304 'select' 'select_ln125_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_8, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 305 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%xor_ln125_264 = xor i1 %tmp_154, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 306 'xor' 'xor_ln125_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%and_ln125_58 = and i1 %icmp_ln125_33, i1 %xor_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 307 'and' 'and_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_61)   --->   "%select_ln125_33 = select i1 %and_ln125_57, i1 %and_ln125_58, i1 %icmp_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 308 'select' 'select_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%and_ln125_59 = and i1 %and_ln125_57, i1 %icmp_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 309 'and' 'and_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%xor_ln125_33 = xor i1 %select_ln125_32, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 310 'xor' 'xor_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%or_ln125_25 = or i1 %tmp_151, i1 %xor_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 311 'or' 'or_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_60)   --->   "%xor_ln125_34 = xor i1 %tmp_140, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 312 'xor' 'xor_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_60 = and i1 %or_ln125_25, i1 %xor_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 313 'and' 'and_ln125_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_61 = and i1 %tmp_151, i1 %select_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 314 'and' 'and_ln125_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%or_ln125_200 = or i1 %and_ln125_59, i1 %and_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 315 'or' 'or_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%xor_ln125_35 = xor i1 %or_ln125_200, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 316 'xor' 'xor_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_26)   --->   "%and_ln125_62 = and i1 %tmp_140, i1 %xor_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 317 'and' 'and_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_26 = or i1 %and_ln125_60, i1 %and_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 318 'or' 'or_ln125_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%select_ln125_34 = select i1 %and_ln125_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 319 'select' 'select_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%select_ln125_35 = select i1 %or_ln125_26, i13 %select_ln125_34, i13 %sum_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 320 'select' 'select_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%shl_ln125_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_35, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 321 'bitconcatenate' 'shl_ln125_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_15)   --->   "%sext_ln125_7 = sext i22 %shl_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 322 'sext' 'sext_ln125_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_15 = add i28 %sext_ln125_7, i28 %mul_ln126_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 323 'add' 'add_ln125_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 324 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%sum_20 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_15, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 325 'partselect' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 326 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 327 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_64)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 328 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%or_ln125_27 = or i1 %tmp_160, i1 %icmp_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 329 'or' 'or_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%and_ln125_63 = and i1 %or_ln125_27, i1 %tmp_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 330 'and' 'and_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sum_21)   --->   "%zext_ln125_9 = zext i1 %and_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 331 'zext' 'zext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_21 = add i13 %sum_20, i13 %zext_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 332 'add' 'sum_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_21, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 333 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_64)   --->   "%xor_ln125_36 = xor i1 %tmp_167, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 334 'xor' 'xor_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_64 = and i1 %tmp_164, i1 %xor_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 335 'and' 'and_ln125_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_15, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 336 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%icmp_ln125_37 = icmp_eq  i5 %tmp_29, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 337 'icmp' 'icmp_ln125_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_15, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 338 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.70ns)   --->   "%icmp_ln125_38 = icmp_eq  i6 %tmp_31, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 339 'icmp' 'icmp_ln125_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.70ns)   --->   "%icmp_ln125_39 = icmp_eq  i6 %tmp_31, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 340 'icmp' 'icmp_ln125_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%select_ln125_36 = select i1 %and_ln125_64, i1 %icmp_ln125_38, i1 %icmp_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 341 'select' 'select_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_15, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 342 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%xor_ln125_265 = xor i1 %tmp_168, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 343 'xor' 'xor_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%and_ln125_65 = and i1 %icmp_ln125_37, i1 %xor_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 344 'and' 'and_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_68)   --->   "%select_ln125_37 = select i1 %and_ln125_64, i1 %and_ln125_65, i1 %icmp_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 345 'select' 'select_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%and_ln125_66 = and i1 %and_ln125_64, i1 %icmp_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 346 'and' 'and_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%xor_ln125_37 = xor i1 %select_ln125_36, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 347 'xor' 'xor_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%or_ln125_28 = or i1 %tmp_167, i1 %xor_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 348 'or' 'or_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_67)   --->   "%xor_ln125_38 = xor i1 %tmp_157, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 349 'xor' 'xor_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_67 = and i1 %or_ln125_28, i1 %xor_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 350 'and' 'and_ln125_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_68 = and i1 %tmp_167, i1 %select_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 351 'and' 'and_ln125_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%or_ln125_201 = or i1 %and_ln125_66, i1 %and_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 352 'or' 'or_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%xor_ln125_39 = xor i1 %or_ln125_201, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 353 'xor' 'xor_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_29)   --->   "%and_ln125_69 = and i1 %tmp_157, i1 %xor_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 354 'and' 'and_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_29 = or i1 %and_ln125_67, i1 %and_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 355 'or' 'or_ln125_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln126_28 = sext i13 %key_10_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 356 'sext' 'sext_ln126_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_10)   --->   "%sub_ln126_10 = sub i14 %sext_ln126_6, i14 %sext_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 357 'sub' 'sub_ln126_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_10)   --->   "%sext_ln126_29 = sext i14 %sub_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 358 'sext' 'sext_ln126_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_10 = mul i28 %sext_ln126_29, i28 %sext_ln126_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 359 'mul' 'mul_ln126_10' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln125_10 = trunc i28 %mul_ln126_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 360 'trunc' 'trunc_ln125_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.70ns)   --->   "%icmp_ln125_40 = icmp_ne  i8 %trunc_ln125_10, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 361 'icmp' 'icmp_ln125_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln126_30 = sext i13 %key_11_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 362 'sext' 'sext_ln126_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_11)   --->   "%sub_ln126_11 = sub i14 %sext_ln126_9, i14 %sext_ln126_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 363 'sub' 'sub_ln126_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_11)   --->   "%sext_ln126_31 = sext i14 %sub_ln126_11" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 364 'sext' 'sext_ln126_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_11 = mul i28 %sext_ln126_31, i28 %sext_ln126_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 365 'mul' 'mul_ln126_11' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln125_11 = trunc i28 %mul_ln126_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 366 'trunc' 'trunc_ln125_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.70ns)   --->   "%icmp_ln125_44 = icmp_ne  i8 %trunc_ln125_11, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 367 'icmp' 'icmp_ln125_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%sum_36 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_16, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 368 'partselect' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 369 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 370 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_113)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 371 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%or_ln125_48 = or i1 %tmp_245, i1 %icmp_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 372 'or' 'or_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%and_ln125_112 = and i1 %or_ln125_48, i1 %tmp_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 373 'and' 'and_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node sum_37)   --->   "%zext_ln125_16 = zext i1 %and_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 374 'zext' 'zext_ln125_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_37 = add i13 %sum_36, i13 %zext_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 375 'add' 'sum_37' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_37, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 376 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_113)   --->   "%xor_ln125_64 = xor i1 %tmp_248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 377 'xor' 'xor_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_113 = and i1 %tmp_247, i1 %xor_ln125_64" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 378 'and' 'and_ln125_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%select_ln125_64 = select i1 %and_ln125_113, i1 %icmp_ln125_66, i1 %icmp_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 379 'select' 'select_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_16, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 380 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%xor_ln125_272 = xor i1 %tmp_249, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 381 'xor' 'xor_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%and_ln125_114 = and i1 %icmp_ln125_65, i1 %xor_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 382 'and' 'and_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_117)   --->   "%select_ln125_65 = select i1 %and_ln125_113, i1 %and_ln125_114, i1 %icmp_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 383 'select' 'select_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%and_ln125_115 = and i1 %and_ln125_113, i1 %icmp_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 384 'and' 'and_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%xor_ln125_65 = xor i1 %select_ln125_64, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 385 'xor' 'xor_ln125_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%or_ln125_49 = or i1 %tmp_248, i1 %xor_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 386 'or' 'or_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_116)   --->   "%xor_ln125_66 = xor i1 %tmp_244, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 387 'xor' 'xor_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_116 = and i1 %or_ln125_49, i1 %xor_ln125_66" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 388 'and' 'and_ln125_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_117 = and i1 %tmp_248, i1 %select_ln125_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 389 'and' 'and_ln125_117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%or_ln125_208 = or i1 %and_ln125_115, i1 %and_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 390 'or' 'or_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%xor_ln125_67 = xor i1 %or_ln125_208, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 391 'xor' 'xor_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_50)   --->   "%and_ln125_118 = and i1 %tmp_244, i1 %xor_ln125_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 392 'and' 'and_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_50 = or i1 %and_ln125_116, i1 %and_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 393 'or' 'or_ln125_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%select_ln125_66 = select i1 %and_ln125_116, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 394 'select' 'select_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%select_ln125_67 = select i1 %or_ln125_50, i13 %select_ln125_66, i13 %sum_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 395 'select' 'select_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%shl_ln125_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_67, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 396 'bitconcatenate' 'shl_ln125_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_30)   --->   "%sext_ln125_14 = sext i22 %shl_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 397 'sext' 'sext_ln125_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_30 = add i28 %sext_ln125_14, i28 %mul_ln126_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 398 'add' 'add_ln125_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 399 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%sum_38 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_30, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 400 'partselect' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 401 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 402 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_120)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 403 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%or_ln125_51 = or i1 %tmp_251, i1 %icmp_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 404 'or' 'or_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%and_ln125_119 = and i1 %or_ln125_51, i1 %tmp_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 405 'and' 'and_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node sum_39)   --->   "%zext_ln125_17 = zext i1 %and_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 406 'zext' 'zext_ln125_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_39 = add i13 %sum_38, i13 %zext_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 407 'add' 'sum_39' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_39, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 408 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_120)   --->   "%xor_ln125_68 = xor i1 %tmp_254, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 409 'xor' 'xor_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_120 = and i1 %tmp_253, i1 %xor_ln125_68" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 410 'and' 'and_ln125_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_30, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 411 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.70ns)   --->   "%icmp_ln125_69 = icmp_eq  i5 %tmp_57, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 412 'icmp' 'icmp_ln125_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_30, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 413 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln125_70 = icmp_eq  i6 %tmp_59, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 414 'icmp' 'icmp_ln125_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.70ns)   --->   "%icmp_ln125_71 = icmp_eq  i6 %tmp_59, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 415 'icmp' 'icmp_ln125_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%select_ln125_68 = select i1 %and_ln125_120, i1 %icmp_ln125_70, i1 %icmp_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 416 'select' 'select_ln125_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_30, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 417 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%xor_ln125_273 = xor i1 %tmp_255, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 418 'xor' 'xor_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%and_ln125_121 = and i1 %icmp_ln125_69, i1 %xor_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 419 'and' 'and_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_124)   --->   "%select_ln125_69 = select i1 %and_ln125_120, i1 %and_ln125_121, i1 %icmp_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 420 'select' 'select_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%and_ln125_122 = and i1 %and_ln125_120, i1 %icmp_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 421 'and' 'and_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%xor_ln125_69 = xor i1 %select_ln125_68, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 422 'xor' 'xor_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%or_ln125_52 = or i1 %tmp_254, i1 %xor_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 423 'or' 'or_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_123)   --->   "%xor_ln125_70 = xor i1 %tmp_250, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 424 'xor' 'xor_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_123 = and i1 %or_ln125_52, i1 %xor_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 425 'and' 'and_ln125_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_124 = and i1 %tmp_254, i1 %select_ln125_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 426 'and' 'and_ln125_124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%or_ln125_209 = or i1 %and_ln125_122, i1 %and_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 427 'or' 'or_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%xor_ln125_71 = xor i1 %or_ln125_209, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 428 'xor' 'xor_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_53)   --->   "%and_ln125_125 = and i1 %tmp_250, i1 %xor_ln125_71" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 429 'and' 'and_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_53 = or i1 %and_ln125_123, i1 %and_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 430 'or' 'or_ln125_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln126_44 = sext i13 %query_10_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 431 'sext' 'sext_ln126_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_18)   --->   "%sub_ln126_18 = sub i14 %sext_ln126_44, i14 %sext_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 432 'sub' 'sub_ln126_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_18)   --->   "%sext_ln126_45 = sext i14 %sub_ln126_18" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 433 'sext' 'sext_ln126_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_18 = mul i28 %sext_ln126_45, i28 %sext_ln126_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 434 'mul' 'mul_ln126_18' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln125_18 = trunc i28 %mul_ln126_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 435 'trunc' 'trunc_ln125_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.70ns)   --->   "%icmp_ln125_72 = icmp_ne  i8 %trunc_ln125_18, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 436 'icmp' 'icmp_ln125_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln126_46 = sext i13 %query_11_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 437 'sext' 'sext_ln126_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_19)   --->   "%sub_ln126_19 = sub i14 %sext_ln126_46, i14 %sext_ln126_10" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 438 'sub' 'sub_ln126_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_19)   --->   "%sext_ln126_47 = sext i14 %sub_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 439 'sext' 'sext_ln126_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_19 = mul i28 %sext_ln126_47, i28 %sext_ln126_47" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 440 'mul' 'mul_ln126_19' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln125_19 = trunc i28 %mul_ln126_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 441 'trunc' 'trunc_ln125_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.70ns)   --->   "%icmp_ln125_76 = icmp_ne  i8 %trunc_ln125_19, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 442 'icmp' 'icmp_ln125_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%sum_54 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_24, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 443 'partselect' 'sum_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 444 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 445 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_169)   --->   "%tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 446 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%or_ln125_72 = or i1 %tmp_299, i1 %icmp_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 447 'or' 'or_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%and_ln125_168 = and i1 %or_ln125_72, i1 %tmp_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 448 'and' 'and_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node sum_55)   --->   "%zext_ln125_24 = zext i1 %and_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 449 'zext' 'zext_ln125_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_55 = add i13 %sum_54, i13 %zext_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 450 'add' 'sum_55' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_55, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 451 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_169)   --->   "%xor_ln125_96 = xor i1 %tmp_302, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 452 'xor' 'xor_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_169 = and i1 %tmp_301, i1 %xor_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 453 'and' 'and_ln125_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%select_ln125_96 = select i1 %and_ln125_169, i1 %icmp_ln125_98, i1 %icmp_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 454 'select' 'select_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_24, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 455 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%xor_ln125_280 = xor i1 %tmp_303, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 456 'xor' 'xor_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%and_ln125_170 = and i1 %icmp_ln125_97, i1 %xor_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 457 'and' 'and_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_173)   --->   "%select_ln125_97 = select i1 %and_ln125_169, i1 %and_ln125_170, i1 %icmp_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 458 'select' 'select_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%and_ln125_171 = and i1 %and_ln125_169, i1 %icmp_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 459 'and' 'and_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%xor_ln125_97 = xor i1 %select_ln125_96, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 460 'xor' 'xor_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%or_ln125_73 = or i1 %tmp_302, i1 %xor_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 461 'or' 'or_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_172)   --->   "%xor_ln125_98 = xor i1 %tmp_298, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 462 'xor' 'xor_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_172 = and i1 %or_ln125_73, i1 %xor_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 463 'and' 'and_ln125_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_173 = and i1 %tmp_302, i1 %select_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 464 'and' 'and_ln125_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%or_ln125_216 = or i1 %and_ln125_171, i1 %and_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 465 'or' 'or_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%xor_ln125_99 = xor i1 %or_ln125_216, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 466 'xor' 'xor_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_74)   --->   "%and_ln125_174 = and i1 %tmp_298, i1 %xor_ln125_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 467 'and' 'and_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_74 = or i1 %and_ln125_172, i1 %and_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 468 'or' 'or_ln125_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_45)   --->   "%select_ln125_98 = select i1 %and_ln125_172, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 469 'select' 'select_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_45)   --->   "%select_ln125_99 = select i1 %or_ln125_74, i13 %select_ln125_98, i13 %sum_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 470 'select' 'select_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_45)   --->   "%shl_ln125_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_99, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 471 'bitconcatenate' 'shl_ln125_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_45)   --->   "%sext_ln125_21 = sext i22 %shl_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 472 'sext' 'sext_ln125_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_45 = add i28 %sext_ln125_21, i28 %mul_ln126_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 473 'add' 'add_ln125_45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_45, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 474 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%sum_56 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_45, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 475 'partselect' 'sum_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_45, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 476 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_45, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 477 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_176)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_45, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 478 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%or_ln125_75 = or i1 %tmp_305, i1 %icmp_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 479 'or' 'or_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%and_ln125_175 = and i1 %or_ln125_75, i1 %tmp_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 480 'and' 'and_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node sum_57)   --->   "%zext_ln125_25 = zext i1 %and_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 481 'zext' 'zext_ln125_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_57 = add i13 %sum_56, i13 %zext_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 482 'add' 'sum_57' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_57, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 483 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_176)   --->   "%xor_ln125_100 = xor i1 %tmp_308, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 484 'xor' 'xor_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_176 = and i1 %tmp_307, i1 %xor_ln125_100" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 485 'and' 'and_ln125_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_45, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 486 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.70ns)   --->   "%icmp_ln125_101 = icmp_eq  i5 %tmp_85, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 487 'icmp' 'icmp_ln125_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_45, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 488 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.70ns)   --->   "%icmp_ln125_102 = icmp_eq  i6 %tmp_87, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 489 'icmp' 'icmp_ln125_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.70ns)   --->   "%icmp_ln125_103 = icmp_eq  i6 %tmp_87, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 490 'icmp' 'icmp_ln125_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%select_ln125_100 = select i1 %and_ln125_176, i1 %icmp_ln125_102, i1 %icmp_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 491 'select' 'select_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_45, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 492 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%xor_ln125_281 = xor i1 %tmp_309, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 493 'xor' 'xor_ln125_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%and_ln125_177 = and i1 %icmp_ln125_101, i1 %xor_ln125_281" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 494 'and' 'and_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_180)   --->   "%select_ln125_101 = select i1 %and_ln125_176, i1 %and_ln125_177, i1 %icmp_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 495 'select' 'select_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%and_ln125_178 = and i1 %and_ln125_176, i1 %icmp_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 496 'and' 'and_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%xor_ln125_101 = xor i1 %select_ln125_100, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 497 'xor' 'xor_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%or_ln125_76 = or i1 %tmp_308, i1 %xor_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 498 'or' 'or_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_179)   --->   "%xor_ln125_102 = xor i1 %tmp_304, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 499 'xor' 'xor_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_179 = and i1 %or_ln125_76, i1 %xor_ln125_102" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 500 'and' 'and_ln125_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_180 = and i1 %tmp_308, i1 %select_ln125_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 501 'and' 'and_ln125_180' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%or_ln125_217 = or i1 %and_ln125_178, i1 %and_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 502 'or' 'or_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%xor_ln125_103 = xor i1 %or_ln125_217, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 503 'xor' 'xor_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_77)   --->   "%and_ln125_181 = and i1 %tmp_304, i1 %xor_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 504 'and' 'and_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_77 = or i1 %and_ln125_179, i1 %and_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 505 'or' 'or_ln125_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_26)   --->   "%sub_ln126_26 = sub i14 %sext_ln126_44, i14 %sext_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 506 'sub' 'sub_ln126_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_26)   --->   "%sext_ln126_58 = sext i14 %sub_ln126_26" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 507 'sext' 'sext_ln126_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_26 = mul i28 %sext_ln126_58, i28 %sext_ln126_58" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 508 'mul' 'mul_ln126_26' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln125_26 = trunc i28 %mul_ln126_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 509 'trunc' 'trunc_ln125_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.70ns)   --->   "%icmp_ln125_104 = icmp_ne  i8 %trunc_ln125_26, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 510 'icmp' 'icmp_ln125_104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_27)   --->   "%sub_ln126_27 = sub i14 %sext_ln126_46, i14 %sext_ln126_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 511 'sub' 'sub_ln126_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_27)   --->   "%sext_ln126_59 = sext i14 %sub_ln126_27" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 512 'sext' 'sext_ln126_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_27 = mul i28 %sext_ln126_59, i28 %sext_ln126_59" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 513 'mul' 'mul_ln126_27' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln125_27 = trunc i28 %mul_ln126_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 514 'trunc' 'trunc_ln125_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.70ns)   --->   "%icmp_ln125_108 = icmp_ne  i8 %trunc_ln125_27, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 515 'icmp' 'icmp_ln125_108' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%sum_72 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_32, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 516 'partselect' 'sum_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 517 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 518 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_225)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 519 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%or_ln125_96 = or i1 %tmp_353, i1 %icmp_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 520 'or' 'or_ln125_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%and_ln125_224 = and i1 %or_ln125_96, i1 %tmp_354" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 521 'and' 'and_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node sum_73)   --->   "%zext_ln125_32 = zext i1 %and_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 522 'zext' 'zext_ln125_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_73 = add i13 %sum_72, i13 %zext_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 523 'add' 'sum_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_73, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 524 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_225)   --->   "%xor_ln125_128 = xor i1 %tmp_356, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 525 'xor' 'xor_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_225 = and i1 %tmp_355, i1 %xor_ln125_128" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 526 'and' 'and_ln125_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%select_ln125_128 = select i1 %and_ln125_225, i1 %icmp_ln125_130, i1 %icmp_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 527 'select' 'select_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_32, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 528 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%xor_ln125_288 = xor i1 %tmp_357, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 529 'xor' 'xor_ln125_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%and_ln125_226 = and i1 %icmp_ln125_129, i1 %xor_ln125_288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 530 'and' 'and_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_229)   --->   "%select_ln125_129 = select i1 %and_ln125_225, i1 %and_ln125_226, i1 %icmp_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 531 'select' 'select_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%and_ln125_227 = and i1 %and_ln125_225, i1 %icmp_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 532 'and' 'and_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%xor_ln125_129 = xor i1 %select_ln125_128, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 533 'xor' 'xor_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%or_ln125_97 = or i1 %tmp_356, i1 %xor_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 534 'or' 'or_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_228)   --->   "%xor_ln125_130 = xor i1 %tmp_352, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 535 'xor' 'xor_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_228 = and i1 %or_ln125_97, i1 %xor_ln125_130" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 536 'and' 'and_ln125_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_229 = and i1 %tmp_356, i1 %select_ln125_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 537 'and' 'and_ln125_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%or_ln125_224 = or i1 %and_ln125_227, i1 %and_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 538 'or' 'or_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%xor_ln125_131 = xor i1 %or_ln125_224, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 539 'xor' 'xor_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_98)   --->   "%and_ln125_230 = and i1 %tmp_352, i1 %xor_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 540 'and' 'and_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_98 = or i1 %and_ln125_228, i1 %and_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 541 'or' 'or_ln125_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%select_ln125_130 = select i1 %and_ln125_228, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 542 'select' 'select_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%select_ln125_131 = select i1 %or_ln125_98, i13 %select_ln125_130, i13 %sum_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 543 'select' 'select_ln125_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%shl_ln125_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_131, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 544 'bitconcatenate' 'shl_ln125_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_60)   --->   "%sext_ln125_28 = sext i22 %shl_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 545 'sext' 'sext_ln125_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_60 = add i28 %sext_ln125_28, i28 %mul_ln126_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 546 'add' 'add_ln125_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 547 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%sum_74 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_60, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 548 'partselect' 'sum_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 549 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 550 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_232)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 551 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%or_ln125_99 = or i1 %tmp_359, i1 %icmp_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 552 'or' 'or_ln125_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%and_ln125_231 = and i1 %or_ln125_99, i1 %tmp_360" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 553 'and' 'and_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node sum_75)   --->   "%zext_ln125_33 = zext i1 %and_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 554 'zext' 'zext_ln125_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_75 = add i13 %sum_74, i13 %zext_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 555 'add' 'sum_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_75, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 556 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_232)   --->   "%xor_ln125_132 = xor i1 %tmp_362, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 557 'xor' 'xor_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_232 = and i1 %tmp_361, i1 %xor_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 558 'and' 'and_ln125_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_60, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 559 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln125_133 = icmp_eq  i5 %tmp_113, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 560 'icmp' 'icmp_ln125_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_60, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 561 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.70ns)   --->   "%icmp_ln125_134 = icmp_eq  i6 %tmp_115, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 562 'icmp' 'icmp_ln125_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.70ns)   --->   "%icmp_ln125_135 = icmp_eq  i6 %tmp_115, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 563 'icmp' 'icmp_ln125_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%select_ln125_132 = select i1 %and_ln125_232, i1 %icmp_ln125_134, i1 %icmp_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 564 'select' 'select_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_60, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 565 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%xor_ln125_289 = xor i1 %tmp_363, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 566 'xor' 'xor_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%and_ln125_233 = and i1 %icmp_ln125_133, i1 %xor_ln125_289" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 567 'and' 'and_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_236)   --->   "%select_ln125_133 = select i1 %and_ln125_232, i1 %and_ln125_233, i1 %icmp_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 568 'select' 'select_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%and_ln125_234 = and i1 %and_ln125_232, i1 %icmp_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 569 'and' 'and_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%xor_ln125_133 = xor i1 %select_ln125_132, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 570 'xor' 'xor_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%or_ln125_100 = or i1 %tmp_362, i1 %xor_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 571 'or' 'or_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_235)   --->   "%xor_ln125_134 = xor i1 %tmp_358, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 572 'xor' 'xor_ln125_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_235 = and i1 %or_ln125_100, i1 %xor_ln125_134" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 573 'and' 'and_ln125_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_236 = and i1 %tmp_362, i1 %select_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 574 'and' 'and_ln125_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%or_ln125_225 = or i1 %and_ln125_234, i1 %and_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 575 'or' 'or_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%xor_ln125_135 = xor i1 %or_ln125_225, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 576 'xor' 'xor_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_101)   --->   "%and_ln125_237 = and i1 %tmp_358, i1 %xor_ln125_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 577 'and' 'and_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_101 = or i1 %and_ln125_235, i1 %and_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 578 'or' 'or_ln125_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln126_70 = sext i13 %query_18_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 579 'sext' 'sext_ln126_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln126_71 = sext i13 %key_18_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 580 'sext' 'sext_ln126_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_34)   --->   "%sub_ln126_34 = sub i14 %sext_ln126_70, i14 %sext_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 581 'sub' 'sub_ln126_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_34)   --->   "%sext_ln126_72 = sext i14 %sub_ln126_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 582 'sext' 'sext_ln126_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_34 = mul i28 %sext_ln126_72, i28 %sext_ln126_72" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 583 'mul' 'mul_ln126_34' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln125_34 = trunc i28 %mul_ln126_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 584 'trunc' 'trunc_ln125_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.70ns)   --->   "%icmp_ln125_136 = icmp_ne  i8 %trunc_ln125_34, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 585 'icmp' 'icmp_ln125_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln126_73 = sext i13 %query_19_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 586 'sext' 'sext_ln126_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln126_74 = sext i13 %key_19_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 587 'sext' 'sext_ln126_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_35)   --->   "%sub_ln126_35 = sub i14 %sext_ln126_73, i14 %sext_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 588 'sub' 'sub_ln126_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_35)   --->   "%sext_ln126_75 = sext i14 %sub_ln126_35" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 589 'sext' 'sext_ln126_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_35 = mul i28 %sext_ln126_75, i28 %sext_ln126_75" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 590 'mul' 'mul_ln126_35' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln125_35 = trunc i28 %mul_ln126_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 591 'trunc' 'trunc_ln125_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.70ns)   --->   "%icmp_ln125_140 = icmp_ne  i8 %trunc_ln125_35, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 592 'icmp' 'icmp_ln125_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%sum_90 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_40, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 593 'partselect' 'sum_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 594 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 595 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_281)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 596 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%or_ln125_120 = or i1 %tmp_407, i1 %icmp_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 597 'or' 'or_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%and_ln125_280 = and i1 %or_ln125_120, i1 %tmp_408" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 598 'and' 'and_ln125_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node sum_91)   --->   "%zext_ln125_40 = zext i1 %and_ln125_280" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 599 'zext' 'zext_ln125_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_91 = add i13 %sum_90, i13 %zext_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 600 'add' 'sum_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_91, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 601 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_281)   --->   "%xor_ln125_160 = xor i1 %tmp_410, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 602 'xor' 'xor_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_281 = and i1 %tmp_409, i1 %xor_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 603 'and' 'and_ln125_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%select_ln125_160 = select i1 %and_ln125_281, i1 %icmp_ln125_162, i1 %icmp_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 604 'select' 'select_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_40, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 605 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%xor_ln125_296 = xor i1 %tmp_411, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 606 'xor' 'xor_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%and_ln125_282 = and i1 %icmp_ln125_161, i1 %xor_ln125_296" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 607 'and' 'and_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_285)   --->   "%select_ln125_161 = select i1 %and_ln125_281, i1 %and_ln125_282, i1 %icmp_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 608 'select' 'select_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%and_ln125_283 = and i1 %and_ln125_281, i1 %icmp_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 609 'and' 'and_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%xor_ln125_161 = xor i1 %select_ln125_160, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 610 'xor' 'xor_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%or_ln125_121 = or i1 %tmp_410, i1 %xor_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 611 'or' 'or_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_284)   --->   "%xor_ln125_162 = xor i1 %tmp_406, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 612 'xor' 'xor_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_284 = and i1 %or_ln125_121, i1 %xor_ln125_162" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 613 'and' 'and_ln125_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_285 = and i1 %tmp_410, i1 %select_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 614 'and' 'and_ln125_285' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%or_ln125_232 = or i1 %and_ln125_283, i1 %and_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 615 'or' 'or_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%xor_ln125_163 = xor i1 %or_ln125_232, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 616 'xor' 'xor_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_122)   --->   "%and_ln125_286 = and i1 %tmp_406, i1 %xor_ln125_163" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 617 'and' 'and_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_122 = or i1 %and_ln125_284, i1 %and_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 618 'or' 'or_ln125_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_75)   --->   "%select_ln125_162 = select i1 %and_ln125_284, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 619 'select' 'select_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_75)   --->   "%select_ln125_163 = select i1 %or_ln125_122, i13 %select_ln125_162, i13 %sum_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 620 'select' 'select_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_75)   --->   "%shl_ln125_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_163, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 621 'bitconcatenate' 'shl_ln125_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_75)   --->   "%sext_ln125_35 = sext i22 %shl_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 622 'sext' 'sext_ln125_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_75 = add i28 %sext_ln125_35, i28 %mul_ln126_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 623 'add' 'add_ln125_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_75, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 624 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%sum_92 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_75, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 625 'partselect' 'sum_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_75, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 626 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_75, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 627 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_288)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_75, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 628 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%or_ln125_123 = or i1 %tmp_413, i1 %icmp_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 629 'or' 'or_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%and_ln125_287 = and i1 %or_ln125_123, i1 %tmp_414" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 630 'and' 'and_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node sum_93)   --->   "%zext_ln125_41 = zext i1 %and_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 631 'zext' 'zext_ln125_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_93 = add i13 %sum_92, i13 %zext_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 632 'add' 'sum_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_93, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 633 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_288)   --->   "%xor_ln125_164 = xor i1 %tmp_416, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 634 'xor' 'xor_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_288 = and i1 %tmp_415, i1 %xor_ln125_164" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 635 'and' 'and_ln125_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_75, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 636 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.70ns)   --->   "%icmp_ln125_165 = icmp_eq  i5 %tmp_141, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 637 'icmp' 'icmp_ln125_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_75, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 638 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.70ns)   --->   "%icmp_ln125_166 = icmp_eq  i6 %tmp_143, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 639 'icmp' 'icmp_ln125_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.70ns)   --->   "%icmp_ln125_167 = icmp_eq  i6 %tmp_143, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 640 'icmp' 'icmp_ln125_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%select_ln125_164 = select i1 %and_ln125_288, i1 %icmp_ln125_166, i1 %icmp_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 641 'select' 'select_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_75, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 642 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%xor_ln125_297 = xor i1 %tmp_417, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 643 'xor' 'xor_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%and_ln125_289 = and i1 %icmp_ln125_165, i1 %xor_ln125_297" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 644 'and' 'and_ln125_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_292)   --->   "%select_ln125_165 = select i1 %and_ln125_288, i1 %and_ln125_289, i1 %icmp_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 645 'select' 'select_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%and_ln125_290 = and i1 %and_ln125_288, i1 %icmp_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 646 'and' 'and_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%xor_ln125_165 = xor i1 %select_ln125_164, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 647 'xor' 'xor_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%or_ln125_124 = or i1 %tmp_416, i1 %xor_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 648 'or' 'or_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_291)   --->   "%xor_ln125_166 = xor i1 %tmp_412, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 649 'xor' 'xor_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_291 = and i1 %or_ln125_124, i1 %xor_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 650 'and' 'and_ln125_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_292 = and i1 %tmp_416, i1 %select_ln125_165" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 651 'and' 'and_ln125_292' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%or_ln125_233 = or i1 %and_ln125_290, i1 %and_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 652 'or' 'or_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%xor_ln125_167 = xor i1 %or_ln125_233, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 653 'xor' 'xor_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_125)   --->   "%and_ln125_293 = and i1 %tmp_412, i1 %xor_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 654 'and' 'and_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_125 = or i1 %and_ln125_291, i1 %and_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 655 'or' 'or_ln125_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln126_92 = sext i13 %key_26_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 656 'sext' 'sext_ln126_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_42)   --->   "%sub_ln126_42 = sub i14 %sext_ln126_70, i14 %sext_ln126_92" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 657 'sub' 'sub_ln126_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_42)   --->   "%sext_ln126_93 = sext i14 %sub_ln126_42" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 658 'sext' 'sext_ln126_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_42 = mul i28 %sext_ln126_93, i28 %sext_ln126_93" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 659 'mul' 'mul_ln126_42' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln125_42 = trunc i28 %mul_ln126_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 660 'trunc' 'trunc_ln125_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.70ns)   --->   "%icmp_ln125_168 = icmp_ne  i8 %trunc_ln125_42, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 661 'icmp' 'icmp_ln125_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln126_94 = sext i13 %key_27_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 662 'sext' 'sext_ln126_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_43)   --->   "%sub_ln126_43 = sub i14 %sext_ln126_73, i14 %sext_ln126_94" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 663 'sub' 'sub_ln126_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_43)   --->   "%sext_ln126_95 = sext i14 %sub_ln126_43" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 664 'sext' 'sext_ln126_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_43 = mul i28 %sext_ln126_95, i28 %sext_ln126_95" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 665 'mul' 'mul_ln126_43' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln125_43 = trunc i28 %mul_ln126_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 666 'trunc' 'trunc_ln125_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.70ns)   --->   "%icmp_ln125_172 = icmp_ne  i8 %trunc_ln125_43, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 667 'icmp' 'icmp_ln125_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%sum_108 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_48, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 668 'partselect' 'sum_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 669 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 670 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_337)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 671 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%or_ln125_144 = or i1 %tmp_461, i1 %icmp_ln125_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 672 'or' 'or_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%and_ln125_336 = and i1 %or_ln125_144, i1 %tmp_462" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 673 'and' 'and_ln125_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node sum_109)   --->   "%zext_ln125_48 = zext i1 %and_ln125_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 674 'zext' 'zext_ln125_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_109 = add i13 %sum_108, i13 %zext_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 675 'add' 'sum_109' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_109, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 676 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_337)   --->   "%xor_ln125_192 = xor i1 %tmp_464, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 677 'xor' 'xor_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_337 = and i1 %tmp_463, i1 %xor_ln125_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 678 'and' 'and_ln125_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%select_ln125_192 = select i1 %and_ln125_337, i1 %icmp_ln125_194, i1 %icmp_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 679 'select' 'select_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_48, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 680 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%xor_ln125_304 = xor i1 %tmp_465, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 681 'xor' 'xor_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%and_ln125_338 = and i1 %icmp_ln125_193, i1 %xor_ln125_304" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 682 'and' 'and_ln125_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_341)   --->   "%select_ln125_193 = select i1 %and_ln125_337, i1 %and_ln125_338, i1 %icmp_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 683 'select' 'select_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%and_ln125_339 = and i1 %and_ln125_337, i1 %icmp_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 684 'and' 'and_ln125_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%xor_ln125_193 = xor i1 %select_ln125_192, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 685 'xor' 'xor_ln125_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%or_ln125_145 = or i1 %tmp_464, i1 %xor_ln125_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 686 'or' 'or_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_340)   --->   "%xor_ln125_194 = xor i1 %tmp_460, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 687 'xor' 'xor_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_340 = and i1 %or_ln125_145, i1 %xor_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 688 'and' 'and_ln125_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_341 = and i1 %tmp_464, i1 %select_ln125_193" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 689 'and' 'and_ln125_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%or_ln125_240 = or i1 %and_ln125_339, i1 %and_ln125_341" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 690 'or' 'or_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%xor_ln125_195 = xor i1 %or_ln125_240, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 691 'xor' 'xor_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_146)   --->   "%and_ln125_342 = and i1 %tmp_460, i1 %xor_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 692 'and' 'and_ln125_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_146 = or i1 %and_ln125_340, i1 %and_ln125_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 693 'or' 'or_ln125_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%select_ln125_194 = select i1 %and_ln125_340, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 694 'select' 'select_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%select_ln125_195 = select i1 %or_ln125_146, i13 %select_ln125_194, i13 %sum_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 695 'select' 'select_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%shl_ln125_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_195, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 696 'bitconcatenate' 'shl_ln125_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_90)   --->   "%sext_ln125_42 = sext i22 %shl_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 697 'sext' 'sext_ln125_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_90 = add i28 %sext_ln125_42, i28 %mul_ln126_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 698 'add' 'add_ln125_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 699 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%sum_110 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_90, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 700 'partselect' 'sum_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 701 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 702 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_344)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 703 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%or_ln125_147 = or i1 %tmp_467, i1 %icmp_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 704 'or' 'or_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%and_ln125_343 = and i1 %or_ln125_147, i1 %tmp_468" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 705 'and' 'and_ln125_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node sum_111)   --->   "%zext_ln125_49 = zext i1 %and_ln125_343" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 706 'zext' 'zext_ln125_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_111 = add i13 %sum_110, i13 %zext_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 707 'add' 'sum_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_111, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 708 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_344)   --->   "%xor_ln125_196 = xor i1 %tmp_470, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 709 'xor' 'xor_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_344 = and i1 %tmp_469, i1 %xor_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 710 'and' 'and_ln125_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_90, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 711 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.70ns)   --->   "%icmp_ln125_197 = icmp_eq  i5 %tmp_169, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 712 'icmp' 'icmp_ln125_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_90, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 713 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.70ns)   --->   "%icmp_ln125_198 = icmp_eq  i6 %tmp_171, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 714 'icmp' 'icmp_ln125_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.70ns)   --->   "%icmp_ln125_199 = icmp_eq  i6 %tmp_171, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 715 'icmp' 'icmp_ln125_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%select_ln125_196 = select i1 %and_ln125_344, i1 %icmp_ln125_198, i1 %icmp_ln125_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 716 'select' 'select_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_90, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 717 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%xor_ln125_305 = xor i1 %tmp_471, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 718 'xor' 'xor_ln125_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%and_ln125_345 = and i1 %icmp_ln125_197, i1 %xor_ln125_305" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 719 'and' 'and_ln125_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_348)   --->   "%select_ln125_197 = select i1 %and_ln125_344, i1 %and_ln125_345, i1 %icmp_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 720 'select' 'select_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%and_ln125_346 = and i1 %and_ln125_344, i1 %icmp_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 721 'and' 'and_ln125_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%xor_ln125_197 = xor i1 %select_ln125_196, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 722 'xor' 'xor_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%or_ln125_148 = or i1 %tmp_470, i1 %xor_ln125_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 723 'or' 'or_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_347)   --->   "%xor_ln125_198 = xor i1 %tmp_466, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 724 'xor' 'xor_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_347 = and i1 %or_ln125_148, i1 %xor_ln125_198" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 725 'and' 'and_ln125_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_348 = and i1 %tmp_470, i1 %select_ln125_197" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 726 'and' 'and_ln125_348' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%or_ln125_241 = or i1 %and_ln125_346, i1 %and_ln125_348" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 727 'or' 'or_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%xor_ln125_199 = xor i1 %or_ln125_241, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 728 'xor' 'xor_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_149)   --->   "%and_ln125_349 = and i1 %tmp_466, i1 %xor_ln125_199" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 729 'and' 'and_ln125_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_149 = or i1 %and_ln125_347, i1 %and_ln125_349" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 730 'or' 'or_ln125_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln126_108 = sext i13 %query_26_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 731 'sext' 'sext_ln126_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_50)   --->   "%sub_ln126_50 = sub i14 %sext_ln126_108, i14 %sext_ln126_71" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 732 'sub' 'sub_ln126_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 733 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_50)   --->   "%sext_ln126_109 = sext i14 %sub_ln126_50" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 733 'sext' 'sext_ln126_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_50 = mul i28 %sext_ln126_109, i28 %sext_ln126_109" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 734 'mul' 'mul_ln126_50' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln125_50 = trunc i28 %mul_ln126_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 735 'trunc' 'trunc_ln125_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.70ns)   --->   "%icmp_ln125_200 = icmp_ne  i8 %trunc_ln125_50, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 736 'icmp' 'icmp_ln125_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln126_110 = sext i13 %query_27_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 737 'sext' 'sext_ln126_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_51)   --->   "%sub_ln126_51 = sub i14 %sext_ln126_110, i14 %sext_ln126_74" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 738 'sub' 'sub_ln126_51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_51)   --->   "%sext_ln126_111 = sext i14 %sub_ln126_51" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 739 'sext' 'sext_ln126_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_51 = mul i28 %sext_ln126_111, i28 %sext_ln126_111" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 740 'mul' 'mul_ln126_51' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln125_51 = trunc i28 %mul_ln126_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 741 'trunc' 'trunc_ln125_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.70ns)   --->   "%icmp_ln125_204 = icmp_ne  i8 %trunc_ln125_51, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 742 'icmp' 'icmp_ln125_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%sum_126 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln126_56, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 743 'partselect' 'sum_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 744 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 745 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_393)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 746 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%or_ln125_168 = or i1 %tmp_515, i1 %icmp_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 747 'or' 'or_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%and_ln125_392 = and i1 %or_ln125_168, i1 %tmp_516" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 748 'and' 'and_ln125_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node sum_127)   --->   "%zext_ln125_56 = zext i1 %and_ln125_392" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 749 'zext' 'zext_ln125_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_127 = add i13 %sum_126, i13 %zext_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 750 'add' 'sum_127' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_127, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 751 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_393)   --->   "%xor_ln125_224 = xor i1 %tmp_518, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 752 'xor' 'xor_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_393 = and i1 %tmp_517, i1 %xor_ln125_224" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 753 'and' 'and_ln125_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%select_ln125_224 = select i1 %and_ln125_393, i1 %icmp_ln125_226, i1 %icmp_ln125_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 754 'select' 'select_ln125_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %mul_ln126_56, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 755 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%xor_ln125_312 = xor i1 %tmp_519, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 756 'xor' 'xor_ln125_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%and_ln125_394 = and i1 %icmp_ln125_225, i1 %xor_ln125_312" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 757 'and' 'and_ln125_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_397)   --->   "%select_ln125_225 = select i1 %and_ln125_393, i1 %and_ln125_394, i1 %icmp_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 758 'select' 'select_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%and_ln125_395 = and i1 %and_ln125_393, i1 %icmp_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 759 'and' 'and_ln125_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%xor_ln125_225 = xor i1 %select_ln125_224, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 760 'xor' 'xor_ln125_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%or_ln125_169 = or i1 %tmp_518, i1 %xor_ln125_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 761 'or' 'or_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_396)   --->   "%xor_ln125_226 = xor i1 %tmp_514, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 762 'xor' 'xor_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_396 = and i1 %or_ln125_169, i1 %xor_ln125_226" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 763 'and' 'and_ln125_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_397 = and i1 %tmp_518, i1 %select_ln125_225" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 764 'and' 'and_ln125_397' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%or_ln125_248 = or i1 %and_ln125_395, i1 %and_ln125_397" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 765 'or' 'or_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%xor_ln125_227 = xor i1 %or_ln125_248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 766 'xor' 'xor_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_170)   --->   "%and_ln125_398 = and i1 %tmp_514, i1 %xor_ln125_227" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 767 'and' 'and_ln125_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_170 = or i1 %and_ln125_396, i1 %and_ln125_398" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 768 'or' 'or_ln125_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%select_ln125_226 = select i1 %and_ln125_396, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 769 'select' 'select_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%select_ln125_227 = select i1 %or_ln125_170, i13 %select_ln125_226, i13 %sum_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 770 'select' 'select_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%shl_ln125_48 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_227, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 771 'bitconcatenate' 'shl_ln125_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_105)   --->   "%sext_ln125_49 = sext i22 %shl_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 772 'sext' 'sext_ln125_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_105 = add i28 %sext_ln125_49, i28 %mul_ln126_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 773 'add' 'add_ln125_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 774 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%sum_128 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_105, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 775 'partselect' 'sum_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 776 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 777 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_400)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 778 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%or_ln125_171 = or i1 %tmp_521, i1 %icmp_ln125_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 779 'or' 'or_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%and_ln125_399 = and i1 %or_ln125_171, i1 %tmp_522" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 780 'and' 'and_ln125_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node sum_129)   --->   "%zext_ln125_57 = zext i1 %and_ln125_399" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 781 'zext' 'zext_ln125_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_129 = add i13 %sum_128, i13 %zext_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 782 'add' 'sum_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_129, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 783 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_400)   --->   "%xor_ln125_228 = xor i1 %tmp_524, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 784 'xor' 'xor_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_400 = and i1 %tmp_523, i1 %xor_ln125_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 785 'and' 'and_ln125_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_105, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 786 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.70ns)   --->   "%icmp_ln125_229 = icmp_eq  i5 %tmp_197, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 787 'icmp' 'icmp_ln125_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_199 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_105, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 788 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.70ns)   --->   "%icmp_ln125_230 = icmp_eq  i6 %tmp_199, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 789 'icmp' 'icmp_ln125_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.70ns)   --->   "%icmp_ln125_231 = icmp_eq  i6 %tmp_199, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 790 'icmp' 'icmp_ln125_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%select_ln125_228 = select i1 %and_ln125_400, i1 %icmp_ln125_230, i1 %icmp_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 791 'select' 'select_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_105, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 792 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%xor_ln125_313 = xor i1 %tmp_525, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 793 'xor' 'xor_ln125_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%and_ln125_401 = and i1 %icmp_ln125_229, i1 %xor_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 794 'and' 'and_ln125_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_404)   --->   "%select_ln125_229 = select i1 %and_ln125_400, i1 %and_ln125_401, i1 %icmp_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 795 'select' 'select_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%and_ln125_402 = and i1 %and_ln125_400, i1 %icmp_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 796 'and' 'and_ln125_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%xor_ln125_229 = xor i1 %select_ln125_228, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 797 'xor' 'xor_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%or_ln125_172 = or i1 %tmp_524, i1 %xor_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 798 'or' 'or_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_403)   --->   "%xor_ln125_230 = xor i1 %tmp_520, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 799 'xor' 'xor_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_403 = and i1 %or_ln125_172, i1 %xor_ln125_230" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 800 'and' 'and_ln125_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_404 = and i1 %tmp_524, i1 %select_ln125_229" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 801 'and' 'and_ln125_404' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%or_ln125_249 = or i1 %and_ln125_402, i1 %and_ln125_404" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 802 'or' 'or_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%xor_ln125_231 = xor i1 %or_ln125_249, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 803 'xor' 'xor_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_173)   --->   "%and_ln125_405 = and i1 %tmp_520, i1 %xor_ln125_231" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 804 'and' 'and_ln125_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_173 = or i1 %and_ln125_403, i1 %and_ln125_405" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 805 'or' 'or_ln125_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_58)   --->   "%sub_ln126_58 = sub i14 %sext_ln126_108, i14 %sext_ln126_92" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 806 'sub' 'sub_ln126_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 807 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_58)   --->   "%sext_ln126_122 = sext i14 %sub_ln126_58" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 807 'sext' 'sext_ln126_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_58 = mul i28 %sext_ln126_122, i28 %sext_ln126_122" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 808 'mul' 'mul_ln126_58' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln125_58 = trunc i28 %mul_ln126_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 809 'trunc' 'trunc_ln125_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.70ns)   --->   "%icmp_ln125_232 = icmp_ne  i8 %trunc_ln125_58, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 810 'icmp' 'icmp_ln125_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_59)   --->   "%sub_ln126_59 = sub i14 %sext_ln126_110, i14 %sext_ln126_94" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 811 'sub' 'sub_ln126_59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_59)   --->   "%sext_ln126_123 = sext i14 %sub_ln126_59" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 812 'sext' 'sext_ln126_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_59 = mul i28 %sext_ln126_123, i28 %sext_ln126_123" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 813 'mul' 'mul_ln126_59' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln125_59 = trunc i28 %mul_ln126_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 814 'trunc' 'trunc_ln125_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.70ns)   --->   "%icmp_ln125_236 = icmp_ne  i8 %trunc_ln125_59, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 815 'icmp' 'icmp_ln125_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%select_ln125_6 = select i1 %and_ln125_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 816 'select' 'select_ln125_6' <Predicate = (or_ln125_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%select_ln125_7 = select i1 %or_ln125_5, i13 %select_ln125_6, i13 %sum_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 817 'select' 'select_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%shl_ln125_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_7, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 818 'bitconcatenate' 'shl_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_2)   --->   "%sext_ln125_1 = sext i22 %shl_ln125_1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 819 'sext' 'sext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_2 = add i28 %sext_ln125_1, i28 %mul_ln126_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 820 'add' 'add_ln125_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 821 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%sum_4 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_2, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 822 'partselect' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 823 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 824 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_15)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 825 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%or_ln125_6 = or i1 %tmp_36, i1 %icmp_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 826 'or' 'or_ln125_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%and_ln125_14 = and i1 %or_ln125_6, i1 %tmp_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 827 'and' 'and_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%zext_ln125_2 = zext i1 %and_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 828 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_5 = add i13 %sum_4, i13 %zext_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 829 'add' 'sum_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_5, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 830 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_15)   --->   "%xor_ln125_8 = xor i1 %tmp_45, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 831 'xor' 'xor_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_15 = and i1 %tmp_42, i1 %xor_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 832 'and' 'and_ln125_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_2, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 833 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.70ns)   --->   "%icmp_ln125_9 = icmp_eq  i5 %tmp_6, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 834 'icmp' 'icmp_ln125_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_2, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 835 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.70ns)   --->   "%icmp_ln125_10 = icmp_eq  i6 %tmp_7, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 836 'icmp' 'icmp_ln125_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.70ns)   --->   "%icmp_ln125_11 = icmp_eq  i6 %tmp_7, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 837 'icmp' 'icmp_ln125_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%select_ln125_8 = select i1 %and_ln125_15, i1 %icmp_ln125_10, i1 %icmp_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 838 'select' 'select_ln125_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_2, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 839 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%xor_ln125_258 = xor i1 %tmp_48, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 840 'xor' 'xor_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%and_ln125_16 = and i1 %icmp_ln125_9, i1 %xor_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 841 'and' 'and_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_19)   --->   "%select_ln125_9 = select i1 %and_ln125_15, i1 %and_ln125_16, i1 %icmp_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 842 'select' 'select_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%and_ln125_17 = and i1 %and_ln125_15, i1 %icmp_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 843 'and' 'and_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%xor_ln125_9 = xor i1 %select_ln125_8, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 844 'xor' 'xor_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%or_ln125_7 = or i1 %tmp_45, i1 %xor_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 845 'or' 'or_ln125_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_18)   --->   "%xor_ln125_10 = xor i1 %tmp_33, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 846 'xor' 'xor_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_18 = and i1 %or_ln125_7, i1 %xor_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 847 'and' 'and_ln125_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_19 = and i1 %tmp_45, i1 %select_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 848 'and' 'and_ln125_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%or_ln125_194 = or i1 %and_ln125_17, i1 %and_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 849 'or' 'or_ln125_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%xor_ln125_11 = xor i1 %or_ln125_194, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 850 'xor' 'xor_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_8)   --->   "%and_ln125_20 = and i1 %tmp_33, i1 %xor_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 851 'and' 'and_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_8 = or i1 %and_ln125_18, i1 %and_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 852 'or' 'or_ln125_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_10 = select i1 %and_ln125_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 853 'select' 'select_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%select_ln125_11 = select i1 %or_ln125_8, i13 %select_ln125_10, i13 %sum_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 854 'select' 'select_ln125_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%shl_ln125_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_11, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 855 'bitconcatenate' 'shl_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_4)   --->   "%sext_ln125_2 = sext i22 %shl_ln125_2" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 856 'sext' 'sext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_4 = add i28 %sext_ln125_2, i28 %mul_ln126_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 857 'add' 'add_ln125_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 858 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%sum_6 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 859 'partselect' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 860 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 861 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_22)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 862 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%or_ln125_9 = or i1 %tmp_52, i1 %icmp_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 863 'or' 'or_ln125_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%and_ln125_21 = and i1 %or_ln125_9, i1 %tmp_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 864 'and' 'and_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%zext_ln125_3 = zext i1 %and_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 865 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_7 = add i13 %sum_6, i13 %zext_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 866 'add' 'sum_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_7, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 867 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_22)   --->   "%xor_ln125_12 = xor i1 %tmp_58, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 868 'xor' 'xor_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_22 = and i1 %tmp_56, i1 %xor_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 869 'and' 'and_ln125_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_4, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 870 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.70ns)   --->   "%icmp_ln125_13 = icmp_eq  i5 %tmp_9, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 871 'icmp' 'icmp_ln125_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_4, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 872 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [1/1] (0.70ns)   --->   "%icmp_ln125_14 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 873 'icmp' 'icmp_ln125_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (0.70ns)   --->   "%icmp_ln125_15 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 874 'icmp' 'icmp_ln125_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%select_ln125_12 = select i1 %and_ln125_22, i1 %icmp_ln125_14, i1 %icmp_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 875 'select' 'select_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_4, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 876 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%xor_ln125_259 = xor i1 %tmp_61, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 877 'xor' 'xor_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%and_ln125_23 = and i1 %icmp_ln125_13, i1 %xor_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 878 'and' 'and_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_26)   --->   "%select_ln125_13 = select i1 %and_ln125_22, i1 %and_ln125_23, i1 %icmp_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 879 'select' 'select_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%and_ln125_24 = and i1 %and_ln125_22, i1 %icmp_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 880 'and' 'and_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%xor_ln125_13 = xor i1 %select_ln125_12, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 881 'xor' 'xor_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%or_ln125_10 = or i1 %tmp_58, i1 %xor_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 882 'or' 'or_ln125_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_25)   --->   "%xor_ln125_14 = xor i1 %tmp_51, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 883 'xor' 'xor_ln125_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_25 = and i1 %or_ln125_10, i1 %xor_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 884 'and' 'and_ln125_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_26 = and i1 %tmp_58, i1 %select_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 885 'and' 'and_ln125_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%or_ln125_195 = or i1 %and_ln125_24, i1 %and_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 886 'or' 'or_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%xor_ln125_15 = xor i1 %or_ln125_195, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 887 'xor' 'xor_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_11)   --->   "%and_ln125_27 = and i1 %tmp_51, i1 %xor_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 888 'and' 'and_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_11 = or i1 %and_ln125_25, i1 %and_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 889 'or' 'or_ln125_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln126_12 = sext i13 %query_4_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 890 'sext' 'sext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln126_13 = sext i13 %key_4_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 891 'sext' 'sext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_4)   --->   "%sub_ln126_4 = sub i14 %sext_ln126_12, i14 %sext_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 892 'sub' 'sub_ln126_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_4)   --->   "%sext_ln126_14 = sext i14 %sub_ln126_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 893 'sext' 'sext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_4 = mul i28 %sext_ln126_14, i28 %sext_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 894 'mul' 'mul_ln126_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln125_4 = trunc i28 %mul_ln126_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 895 'trunc' 'trunc_ln125_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.70ns)   --->   "%icmp_ln125_16 = icmp_ne  i8 %trunc_ln125_4, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 896 'icmp' 'icmp_ln125_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln126_15 = sext i13 %query_5_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 897 'sext' 'sext_ln126_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln126_16 = sext i13 %key_5_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 898 'sext' 'sext_ln126_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_5)   --->   "%sub_ln126_5 = sub i14 %sext_ln126_15, i14 %sext_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 899 'sub' 'sub_ln126_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 900 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_5)   --->   "%sext_ln126_17 = sext i14 %sub_ln126_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 900 'sext' 'sext_ln126_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_5 = mul i28 %sext_ln126_17, i28 %sext_ln126_17" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 901 'mul' 'mul_ln126_5' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln125_5 = trunc i28 %mul_ln126_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 902 'trunc' 'trunc_ln125_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.70ns)   --->   "%icmp_ln125_20 = icmp_ne  i8 %trunc_ln125_5, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 903 'icmp' 'icmp_ln125_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%select_ln125_38 = select i1 %and_ln125_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 904 'select' 'select_ln125_38' <Predicate = (or_ln125_29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%select_ln125_39 = select i1 %or_ln125_29, i13 %select_ln125_38, i13 %sum_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 905 'select' 'select_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%shl_ln125_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_39, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 906 'bitconcatenate' 'shl_ln125_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_17)   --->   "%sext_ln125_8 = sext i22 %shl_ln125_8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 907 'sext' 'sext_ln125_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_17 = add i28 %sext_ln125_8, i28 %mul_ln126_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 908 'add' 'add_ln125_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 909 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%sum_22 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_17, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 910 'partselect' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 911 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 912 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_71)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 913 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%or_ln125_30 = or i1 %tmp_173, i1 %icmp_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 914 'or' 'or_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%and_ln125_70 = and i1 %or_ln125_30, i1 %tmp_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 915 'and' 'and_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node sum_23)   --->   "%zext_ln125_10 = zext i1 %and_ln125_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 916 'zext' 'zext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_23 = add i13 %sum_22, i13 %zext_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 917 'add' 'sum_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_23, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 918 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_71)   --->   "%xor_ln125_40 = xor i1 %tmp_182, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 919 'xor' 'xor_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_71 = and i1 %tmp_179, i1 %xor_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 920 'and' 'and_ln125_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_17, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 921 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.70ns)   --->   "%icmp_ln125_41 = icmp_eq  i5 %tmp_32, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 922 'icmp' 'icmp_ln125_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_17, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 923 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.70ns)   --->   "%icmp_ln125_42 = icmp_eq  i6 %tmp_34, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 924 'icmp' 'icmp_ln125_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.70ns)   --->   "%icmp_ln125_43 = icmp_eq  i6 %tmp_34, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 925 'icmp' 'icmp_ln125_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%select_ln125_40 = select i1 %and_ln125_71, i1 %icmp_ln125_42, i1 %icmp_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 926 'select' 'select_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_17, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 927 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%xor_ln125_266 = xor i1 %tmp_185, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 928 'xor' 'xor_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%and_ln125_72 = and i1 %icmp_ln125_41, i1 %xor_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 929 'and' 'and_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_75)   --->   "%select_ln125_41 = select i1 %and_ln125_71, i1 %and_ln125_72, i1 %icmp_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 930 'select' 'select_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%and_ln125_73 = and i1 %and_ln125_71, i1 %icmp_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 931 'and' 'and_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%xor_ln125_41 = xor i1 %select_ln125_40, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 932 'xor' 'xor_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%or_ln125_31 = or i1 %tmp_182, i1 %xor_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 933 'or' 'or_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_74)   --->   "%xor_ln125_42 = xor i1 %tmp_170, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 934 'xor' 'xor_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_74 = and i1 %or_ln125_31, i1 %xor_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 935 'and' 'and_ln125_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_75 = and i1 %tmp_182, i1 %select_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 936 'and' 'and_ln125_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%or_ln125_202 = or i1 %and_ln125_73, i1 %and_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 937 'or' 'or_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%xor_ln125_43 = xor i1 %or_ln125_202, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 938 'xor' 'xor_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_32)   --->   "%and_ln125_76 = and i1 %tmp_170, i1 %xor_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 939 'and' 'and_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 940 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_32 = or i1 %and_ln125_74, i1 %and_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 940 'or' 'or_ln125_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%select_ln125_42 = select i1 %and_ln125_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 941 'select' 'select_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%select_ln125_43 = select i1 %or_ln125_32, i13 %select_ln125_42, i13 %sum_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 942 'select' 'select_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%shl_ln125_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_43, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 943 'bitconcatenate' 'shl_ln125_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_19)   --->   "%sext_ln125_9 = sext i22 %shl_ln125_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 944 'sext' 'sext_ln125_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_19 = add i28 %sext_ln125_9, i28 %mul_ln126_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 945 'add' 'add_ln125_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 946 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%sum_24 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_19, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 947 'partselect' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 948 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 949 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_78)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 950 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%or_ln125_33 = or i1 %tmp_191, i1 %icmp_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 951 'or' 'or_ln125_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%and_ln125_77 = and i1 %or_ln125_33, i1 %tmp_192" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 952 'and' 'and_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node sum_25)   --->   "%zext_ln125_11 = zext i1 %and_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 953 'zext' 'zext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 954 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_25 = add i13 %sum_24, i13 %zext_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 954 'add' 'sum_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_25, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 955 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_78)   --->   "%xor_ln125_44 = xor i1 %tmp_196, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 956 'xor' 'xor_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 957 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_78 = and i1 %tmp_195, i1 %xor_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 957 'and' 'and_ln125_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_19, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 958 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.70ns)   --->   "%icmp_ln125_45 = icmp_eq  i5 %tmp_35, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 959 'icmp' 'icmp_ln125_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_19, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 960 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.70ns)   --->   "%icmp_ln125_46 = icmp_eq  i6 %tmp_37, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 961 'icmp' 'icmp_ln125_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.70ns)   --->   "%icmp_ln125_47 = icmp_eq  i6 %tmp_37, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 962 'icmp' 'icmp_ln125_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%select_ln125_44 = select i1 %and_ln125_78, i1 %icmp_ln125_46, i1 %icmp_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 963 'select' 'select_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_19, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 964 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%xor_ln125_267 = xor i1 %tmp_198, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 965 'xor' 'xor_ln125_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%and_ln125_79 = and i1 %icmp_ln125_45, i1 %xor_ln125_267" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 966 'and' 'and_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_82)   --->   "%select_ln125_45 = select i1 %and_ln125_78, i1 %and_ln125_79, i1 %icmp_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 967 'select' 'select_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%and_ln125_80 = and i1 %and_ln125_78, i1 %icmp_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 968 'and' 'and_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%xor_ln125_45 = xor i1 %select_ln125_44, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 969 'xor' 'xor_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%or_ln125_34 = or i1 %tmp_196, i1 %xor_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 970 'or' 'or_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_81)   --->   "%xor_ln125_46 = xor i1 %tmp_188, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 971 'xor' 'xor_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 972 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_81 = and i1 %or_ln125_34, i1 %xor_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 972 'and' 'and_ln125_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_82 = and i1 %tmp_196, i1 %select_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 973 'and' 'and_ln125_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%or_ln125_203 = or i1 %and_ln125_80, i1 %and_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 974 'or' 'or_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%xor_ln125_47 = xor i1 %or_ln125_203, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 975 'xor' 'xor_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_35)   --->   "%and_ln125_83 = and i1 %tmp_188, i1 %xor_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 976 'and' 'and_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 977 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_35 = or i1 %and_ln125_81, i1 %and_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 977 'or' 'or_ln125_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln126_32 = sext i13 %key_12_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 978 'sext' 'sext_ln126_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_12)   --->   "%sub_ln126_12 = sub i14 %sext_ln126_12, i14 %sext_ln126_32" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 979 'sub' 'sub_ln126_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 980 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_12)   --->   "%sext_ln126_33 = sext i14 %sub_ln126_12" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 980 'sext' 'sext_ln126_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_12 = mul i28 %sext_ln126_33, i28 %sext_ln126_33" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 981 'mul' 'mul_ln126_12' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln125_12 = trunc i28 %mul_ln126_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 982 'trunc' 'trunc_ln125_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.70ns)   --->   "%icmp_ln125_48 = icmp_ne  i8 %trunc_ln125_12, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 983 'icmp' 'icmp_ln125_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln126_34 = sext i13 %key_13_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 984 'sext' 'sext_ln126_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 985 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_13)   --->   "%sub_ln126_13 = sub i14 %sext_ln126_15, i14 %sext_ln126_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 985 'sub' 'sub_ln126_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 986 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_13)   --->   "%sext_ln126_35 = sext i14 %sub_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 986 'sext' 'sext_ln126_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_13 = mul i28 %sext_ln126_35, i28 %sext_ln126_35" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 987 'mul' 'mul_ln126_13' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln125_13 = trunc i28 %mul_ln126_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 988 'trunc' 'trunc_ln125_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.70ns)   --->   "%icmp_ln125_52 = icmp_ne  i8 %trunc_ln125_13, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 989 'icmp' 'icmp_ln125_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%select_ln125_70 = select i1 %and_ln125_123, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 990 'select' 'select_ln125_70' <Predicate = (or_ln125_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%select_ln125_71 = select i1 %or_ln125_53, i13 %select_ln125_70, i13 %sum_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 991 'select' 'select_ln125_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%shl_ln125_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_71, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 992 'bitconcatenate' 'shl_ln125_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_32)   --->   "%sext_ln125_15 = sext i22 %shl_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 993 'sext' 'sext_ln125_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_32 = add i28 %sext_ln125_15, i28 %mul_ln126_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 994 'add' 'add_ln125_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 995 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%sum_40 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_32, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 996 'partselect' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 997 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 998 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_127)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 999 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%or_ln125_54 = or i1 %tmp_257, i1 %icmp_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1000 'or' 'or_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%and_ln125_126 = and i1 %or_ln125_54, i1 %tmp_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1001 'and' 'and_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node sum_41)   --->   "%zext_ln125_18 = zext i1 %and_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1002 'zext' 'zext_ln125_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_41 = add i13 %sum_40, i13 %zext_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1003 'add' 'sum_41' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_41, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1004 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_127)   --->   "%xor_ln125_72 = xor i1 %tmp_260, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1005 'xor' 'xor_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1006 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_127 = and i1 %tmp_259, i1 %xor_ln125_72" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1006 'and' 'and_ln125_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_32, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1007 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.70ns)   --->   "%icmp_ln125_73 = icmp_eq  i5 %tmp_60, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1008 'icmp' 'icmp_ln125_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_32, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1009 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.70ns)   --->   "%icmp_ln125_74 = icmp_eq  i6 %tmp_62, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1010 'icmp' 'icmp_ln125_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.70ns)   --->   "%icmp_ln125_75 = icmp_eq  i6 %tmp_62, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1011 'icmp' 'icmp_ln125_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%select_ln125_72 = select i1 %and_ln125_127, i1 %icmp_ln125_74, i1 %icmp_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1012 'select' 'select_ln125_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_32, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1013 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%xor_ln125_274 = xor i1 %tmp_261, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1014 'xor' 'xor_ln125_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%and_ln125_128 = and i1 %icmp_ln125_73, i1 %xor_ln125_274" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1015 'and' 'and_ln125_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_131)   --->   "%select_ln125_73 = select i1 %and_ln125_127, i1 %and_ln125_128, i1 %icmp_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1016 'select' 'select_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%and_ln125_129 = and i1 %and_ln125_127, i1 %icmp_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1017 'and' 'and_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%xor_ln125_73 = xor i1 %select_ln125_72, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1018 'xor' 'xor_ln125_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%or_ln125_55 = or i1 %tmp_260, i1 %xor_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1019 'or' 'or_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_130)   --->   "%xor_ln125_74 = xor i1 %tmp_256, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1020 'xor' 'xor_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_130 = and i1 %or_ln125_55, i1 %xor_ln125_74" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1021 'and' 'and_ln125_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_131 = and i1 %tmp_260, i1 %select_ln125_73" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1022 'and' 'and_ln125_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%or_ln125_210 = or i1 %and_ln125_129, i1 %and_ln125_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1023 'or' 'or_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%xor_ln125_75 = xor i1 %or_ln125_210, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1024 'xor' 'xor_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_56)   --->   "%and_ln125_132 = and i1 %tmp_256, i1 %xor_ln125_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1025 'and' 'and_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1026 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_56 = or i1 %and_ln125_130, i1 %and_ln125_132" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1026 'or' 'or_ln125_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_34)   --->   "%select_ln125_74 = select i1 %and_ln125_130, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1027 'select' 'select_ln125_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_34)   --->   "%select_ln125_75 = select i1 %or_ln125_56, i13 %select_ln125_74, i13 %sum_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1028 'select' 'select_ln125_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_34)   --->   "%shl_ln125_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_75, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1029 'bitconcatenate' 'shl_ln125_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_34)   --->   "%sext_ln125_16 = sext i22 %shl_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1030 'sext' 'sext_ln125_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_34 = add i28 %sext_ln125_16, i28 %mul_ln126_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1031 'add' 'add_ln125_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_34, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1032 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%sum_42 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_34, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1033 'partselect' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_34, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1034 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_34, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1035 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_134)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_34, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1036 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%or_ln125_57 = or i1 %tmp_263, i1 %icmp_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1037 'or' 'or_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%and_ln125_133 = and i1 %or_ln125_57, i1 %tmp_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1038 'and' 'and_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node sum_43)   --->   "%zext_ln125_19 = zext i1 %and_ln125_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1039 'zext' 'zext_ln125_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_43 = add i13 %sum_42, i13 %zext_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1040 'add' 'sum_43' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_43, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1041 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_134)   --->   "%xor_ln125_76 = xor i1 %tmp_266, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1042 'xor' 'xor_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1043 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_134 = and i1 %tmp_265, i1 %xor_ln125_76" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1043 'and' 'and_ln125_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_34, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1044 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (0.70ns)   --->   "%icmp_ln125_77 = icmp_eq  i5 %tmp_63, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1045 'icmp' 'icmp_ln125_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_34, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1046 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.70ns)   --->   "%icmp_ln125_78 = icmp_eq  i6 %tmp_65, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1047 'icmp' 'icmp_ln125_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (0.70ns)   --->   "%icmp_ln125_79 = icmp_eq  i6 %tmp_65, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1048 'icmp' 'icmp_ln125_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%select_ln125_76 = select i1 %and_ln125_134, i1 %icmp_ln125_78, i1 %icmp_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1049 'select' 'select_ln125_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_34, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1050 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%xor_ln125_275 = xor i1 %tmp_267, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1051 'xor' 'xor_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%and_ln125_135 = and i1 %icmp_ln125_77, i1 %xor_ln125_275" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1052 'and' 'and_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_138)   --->   "%select_ln125_77 = select i1 %and_ln125_134, i1 %and_ln125_135, i1 %icmp_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1053 'select' 'select_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%and_ln125_136 = and i1 %and_ln125_134, i1 %icmp_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1054 'and' 'and_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%xor_ln125_77 = xor i1 %select_ln125_76, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1055 'xor' 'xor_ln125_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%or_ln125_58 = or i1 %tmp_266, i1 %xor_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1056 'or' 'or_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_137)   --->   "%xor_ln125_78 = xor i1 %tmp_262, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1057 'xor' 'xor_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_137 = and i1 %or_ln125_58, i1 %xor_ln125_78" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1058 'and' 'and_ln125_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_138 = and i1 %tmp_266, i1 %select_ln125_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1059 'and' 'and_ln125_138' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%or_ln125_211 = or i1 %and_ln125_136, i1 %and_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1060 'or' 'or_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%xor_ln125_79 = xor i1 %or_ln125_211, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1061 'xor' 'xor_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_59)   --->   "%and_ln125_139 = and i1 %tmp_262, i1 %xor_ln125_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1062 'and' 'and_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_59 = or i1 %and_ln125_137, i1 %and_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1063 'or' 'or_ln125_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln126_48 = sext i13 %query_12_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1064 'sext' 'sext_ln126_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_20)   --->   "%sub_ln126_20 = sub i14 %sext_ln126_48, i14 %sext_ln126_13" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1065 'sub' 'sub_ln126_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_20)   --->   "%sext_ln126_49 = sext i14 %sub_ln126_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1066 'sext' 'sext_ln126_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_20 = mul i28 %sext_ln126_49, i28 %sext_ln126_49" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1067 'mul' 'mul_ln126_20' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln125_20 = trunc i28 %mul_ln126_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1068 'trunc' 'trunc_ln125_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.70ns)   --->   "%icmp_ln125_80 = icmp_ne  i8 %trunc_ln125_20, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1069 'icmp' 'icmp_ln125_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%sext_ln126_50 = sext i13 %query_13_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1070 'sext' 'sext_ln126_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_21)   --->   "%sub_ln126_21 = sub i14 %sext_ln126_50, i14 %sext_ln126_16" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1071 'sub' 'sub_ln126_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1072 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_21)   --->   "%sext_ln126_51 = sext i14 %sub_ln126_21" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1072 'sext' 'sext_ln126_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_21 = mul i28 %sext_ln126_51, i28 %sext_ln126_51" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1073 'mul' 'mul_ln126_21' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln125_21 = trunc i28 %mul_ln126_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1074 'trunc' 'trunc_ln125_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.70ns)   --->   "%icmp_ln125_84 = icmp_ne  i8 %trunc_ln125_21, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1075 'icmp' 'icmp_ln125_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_47)   --->   "%select_ln125_102 = select i1 %and_ln125_179, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1076 'select' 'select_ln125_102' <Predicate = (or_ln125_77)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_47)   --->   "%select_ln125_103 = select i1 %or_ln125_77, i13 %select_ln125_102, i13 %sum_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1077 'select' 'select_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_47)   --->   "%shl_ln125_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_103, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1078 'bitconcatenate' 'shl_ln125_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_47)   --->   "%sext_ln125_22 = sext i22 %shl_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1079 'sext' 'sext_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_47 = add i28 %sext_ln125_22, i28 %mul_ln126_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1080 'add' 'add_ln125_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_47, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1081 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%sum_58 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_47, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1082 'partselect' 'sum_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_47, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1083 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_47, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1084 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_183)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_47, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1085 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%or_ln125_78 = or i1 %tmp_311, i1 %icmp_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1086 'or' 'or_ln125_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%and_ln125_182 = and i1 %or_ln125_78, i1 %tmp_312" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1087 'and' 'and_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node sum_59)   --->   "%zext_ln125_26 = zext i1 %and_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1088 'zext' 'zext_ln125_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_59 = add i13 %sum_58, i13 %zext_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1089 'add' 'sum_59' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_59, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1090 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_183)   --->   "%xor_ln125_104 = xor i1 %tmp_314, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1091 'xor' 'xor_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1092 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_183 = and i1 %tmp_313, i1 %xor_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1092 'and' 'and_ln125_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_47, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1093 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.70ns)   --->   "%icmp_ln125_105 = icmp_eq  i5 %tmp_88, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1094 'icmp' 'icmp_ln125_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_47, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1095 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.70ns)   --->   "%icmp_ln125_106 = icmp_eq  i6 %tmp_90, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1096 'icmp' 'icmp_ln125_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1097 [1/1] (0.70ns)   --->   "%icmp_ln125_107 = icmp_eq  i6 %tmp_90, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1097 'icmp' 'icmp_ln125_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%select_ln125_104 = select i1 %and_ln125_183, i1 %icmp_ln125_106, i1 %icmp_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1098 'select' 'select_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_47, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1099 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%xor_ln125_282 = xor i1 %tmp_315, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1100 'xor' 'xor_ln125_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%and_ln125_184 = and i1 %icmp_ln125_105, i1 %xor_ln125_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1101 'and' 'and_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_187)   --->   "%select_ln125_105 = select i1 %and_ln125_183, i1 %and_ln125_184, i1 %icmp_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1102 'select' 'select_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%and_ln125_185 = and i1 %and_ln125_183, i1 %icmp_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1103 'and' 'and_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%xor_ln125_105 = xor i1 %select_ln125_104, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1104 'xor' 'xor_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%or_ln125_79 = or i1 %tmp_314, i1 %xor_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1105 'or' 'or_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_186)   --->   "%xor_ln125_106 = xor i1 %tmp_310, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1106 'xor' 'xor_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_186 = and i1 %or_ln125_79, i1 %xor_ln125_106" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1107 'and' 'and_ln125_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_187 = and i1 %tmp_314, i1 %select_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1108 'and' 'and_ln125_187' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%or_ln125_218 = or i1 %and_ln125_185, i1 %and_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1109 'or' 'or_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%xor_ln125_107 = xor i1 %or_ln125_218, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1110 'xor' 'xor_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_80)   --->   "%and_ln125_188 = and i1 %tmp_310, i1 %xor_ln125_107" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1111 'and' 'and_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1112 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_80 = or i1 %and_ln125_186, i1 %and_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1112 'or' 'or_ln125_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%select_ln125_106 = select i1 %and_ln125_186, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1113 'select' 'select_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%select_ln125_107 = select i1 %or_ln125_80, i13 %select_ln125_106, i13 %sum_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1114 'select' 'select_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%shl_ln125_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_107, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1115 'bitconcatenate' 'shl_ln125_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_49)   --->   "%sext_ln125_23 = sext i22 %shl_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1116 'sext' 'sext_ln125_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_49 = add i28 %sext_ln125_23, i28 %mul_ln126_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1117 'add' 'add_ln125_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1118 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%sum_60 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_49, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1119 'partselect' 'sum_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1120 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1121 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_190)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1122 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%or_ln125_81 = or i1 %tmp_317, i1 %icmp_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1123 'or' 'or_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%and_ln125_189 = and i1 %or_ln125_81, i1 %tmp_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1124 'and' 'and_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node sum_61)   --->   "%zext_ln125_27 = zext i1 %and_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1125 'zext' 'zext_ln125_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_61 = add i13 %sum_60, i13 %zext_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1126 'add' 'sum_61' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_61, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1127 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_190)   --->   "%xor_ln125_108 = xor i1 %tmp_320, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1128 'xor' 'xor_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1129 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_190 = and i1 %tmp_319, i1 %xor_ln125_108" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1129 'and' 'and_ln125_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_49, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1130 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.70ns)   --->   "%icmp_ln125_109 = icmp_eq  i5 %tmp_91, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1131 'icmp' 'icmp_ln125_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_49, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1132 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.70ns)   --->   "%icmp_ln125_110 = icmp_eq  i6 %tmp_93, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1133 'icmp' 'icmp_ln125_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1134 [1/1] (0.70ns)   --->   "%icmp_ln125_111 = icmp_eq  i6 %tmp_93, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1134 'icmp' 'icmp_ln125_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%select_ln125_108 = select i1 %and_ln125_190, i1 %icmp_ln125_110, i1 %icmp_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1135 'select' 'select_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_49, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1136 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%xor_ln125_283 = xor i1 %tmp_321, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1137 'xor' 'xor_ln125_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%and_ln125_191 = and i1 %icmp_ln125_109, i1 %xor_ln125_283" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1138 'and' 'and_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_194)   --->   "%select_ln125_109 = select i1 %and_ln125_190, i1 %and_ln125_191, i1 %icmp_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1139 'select' 'select_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%and_ln125_192 = and i1 %and_ln125_190, i1 %icmp_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1140 'and' 'and_ln125_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%xor_ln125_109 = xor i1 %select_ln125_108, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1141 'xor' 'xor_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%or_ln125_82 = or i1 %tmp_320, i1 %xor_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1142 'or' 'or_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_193)   --->   "%xor_ln125_110 = xor i1 %tmp_316, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1143 'xor' 'xor_ln125_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_193 = and i1 %or_ln125_82, i1 %xor_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1144 'and' 'and_ln125_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1145 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_194 = and i1 %tmp_320, i1 %select_ln125_109" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1145 'and' 'and_ln125_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%or_ln125_219 = or i1 %and_ln125_192, i1 %and_ln125_194" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1146 'or' 'or_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%xor_ln125_111 = xor i1 %or_ln125_219, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1147 'xor' 'xor_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_83)   --->   "%and_ln125_195 = and i1 %tmp_316, i1 %xor_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1148 'and' 'and_ln125_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_83 = or i1 %and_ln125_193, i1 %and_ln125_195" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1149 'or' 'or_ln125_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_28)   --->   "%sub_ln126_28 = sub i14 %sext_ln126_48, i14 %sext_ln126_32" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1150 'sub' 'sub_ln126_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1151 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_28)   --->   "%sext_ln126_60 = sext i14 %sub_ln126_28" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1151 'sext' 'sext_ln126_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_28 = mul i28 %sext_ln126_60, i28 %sext_ln126_60" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1152 'mul' 'mul_ln126_28' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln125_28 = trunc i28 %mul_ln126_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1153 'trunc' 'trunc_ln125_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.70ns)   --->   "%icmp_ln125_112 = icmp_ne  i8 %trunc_ln125_28, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1154 'icmp' 'icmp_ln125_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1155 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_29)   --->   "%sub_ln126_29 = sub i14 %sext_ln126_50, i14 %sext_ln126_34" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1155 'sub' 'sub_ln126_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1156 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_29)   --->   "%sext_ln126_61 = sext i14 %sub_ln126_29" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1156 'sext' 'sext_ln126_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_29 = mul i28 %sext_ln126_61, i28 %sext_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1157 'mul' 'mul_ln126_29' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln125_29 = trunc i28 %mul_ln126_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1158 'trunc' 'trunc_ln125_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.70ns)   --->   "%icmp_ln125_116 = icmp_ne  i8 %trunc_ln125_29, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1159 'icmp' 'icmp_ln125_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_62)   --->   "%select_ln125_134 = select i1 %and_ln125_235, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1160 'select' 'select_ln125_134' <Predicate = (or_ln125_101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_62)   --->   "%select_ln125_135 = select i1 %or_ln125_101, i13 %select_ln125_134, i13 %sum_75" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1161 'select' 'select_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_62)   --->   "%shl_ln125_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_135, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1162 'bitconcatenate' 'shl_ln125_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_62)   --->   "%sext_ln125_29 = sext i22 %shl_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1163 'sext' 'sext_ln125_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_62 = add i28 %sext_ln125_29, i28 %mul_ln126_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1164 'add' 'add_ln125_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_62, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1165 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%sum_76 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_62, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1166 'partselect' 'sum_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_62, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1167 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_62, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1168 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_239)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_62, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1169 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%or_ln125_102 = or i1 %tmp_365, i1 %icmp_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1170 'or' 'or_ln125_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%and_ln125_238 = and i1 %or_ln125_102, i1 %tmp_366" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1171 'and' 'and_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node sum_77)   --->   "%zext_ln125_34 = zext i1 %and_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1172 'zext' 'zext_ln125_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_77 = add i13 %sum_76, i13 %zext_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1173 'add' 'sum_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_77, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1174 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_239)   --->   "%xor_ln125_136 = xor i1 %tmp_368, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1175 'xor' 'xor_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_239 = and i1 %tmp_367, i1 %xor_ln125_136" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1176 'and' 'and_ln125_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_62, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1177 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.70ns)   --->   "%icmp_ln125_137 = icmp_eq  i5 %tmp_116, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1178 'icmp' 'icmp_ln125_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_62, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1179 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.70ns)   --->   "%icmp_ln125_138 = icmp_eq  i6 %tmp_118, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1180 'icmp' 'icmp_ln125_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.70ns)   --->   "%icmp_ln125_139 = icmp_eq  i6 %tmp_118, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1181 'icmp' 'icmp_ln125_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%select_ln125_136 = select i1 %and_ln125_239, i1 %icmp_ln125_138, i1 %icmp_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1182 'select' 'select_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_62, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1183 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%xor_ln125_290 = xor i1 %tmp_369, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1184 'xor' 'xor_ln125_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%and_ln125_240 = and i1 %icmp_ln125_137, i1 %xor_ln125_290" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1185 'and' 'and_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_243)   --->   "%select_ln125_137 = select i1 %and_ln125_239, i1 %and_ln125_240, i1 %icmp_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1186 'select' 'select_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%and_ln125_241 = and i1 %and_ln125_239, i1 %icmp_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1187 'and' 'and_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%xor_ln125_137 = xor i1 %select_ln125_136, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1188 'xor' 'xor_ln125_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%or_ln125_103 = or i1 %tmp_368, i1 %xor_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1189 'or' 'or_ln125_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_242)   --->   "%xor_ln125_138 = xor i1 %tmp_364, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1190 'xor' 'xor_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1191 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_242 = and i1 %or_ln125_103, i1 %xor_ln125_138" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1191 'and' 'and_ln125_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_243 = and i1 %tmp_368, i1 %select_ln125_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1192 'and' 'and_ln125_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%or_ln125_226 = or i1 %and_ln125_241, i1 %and_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1193 'or' 'or_ln125_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%xor_ln125_139 = xor i1 %or_ln125_226, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1194 'xor' 'xor_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_104)   --->   "%and_ln125_244 = and i1 %tmp_364, i1 %xor_ln125_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1195 'and' 'and_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_104 = or i1 %and_ln125_242, i1 %and_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1196 'or' 'or_ln125_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_64)   --->   "%select_ln125_138 = select i1 %and_ln125_242, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1197 'select' 'select_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_64)   --->   "%select_ln125_139 = select i1 %or_ln125_104, i13 %select_ln125_138, i13 %sum_77" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1198 'select' 'select_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_64)   --->   "%shl_ln125_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_139, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1199 'bitconcatenate' 'shl_ln125_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_64)   --->   "%sext_ln125_30 = sext i22 %shl_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1200 'sext' 'sext_ln125_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_64 = add i28 %sext_ln125_30, i28 %mul_ln126_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1201 'add' 'add_ln125_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_64, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1202 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%sum_78 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_64, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1203 'partselect' 'sum_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_64, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1204 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_64, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1205 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_246)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_64, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1206 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%or_ln125_105 = or i1 %tmp_371, i1 %icmp_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1207 'or' 'or_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%and_ln125_245 = and i1 %or_ln125_105, i1 %tmp_372" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1208 'and' 'and_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node sum_79)   --->   "%zext_ln125_35 = zext i1 %and_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1209 'zext' 'zext_ln125_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_79 = add i13 %sum_78, i13 %zext_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1210 'add' 'sum_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_79, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1211 'bitselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_246)   --->   "%xor_ln125_140 = xor i1 %tmp_374, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1212 'xor' 'xor_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_246 = and i1 %tmp_373, i1 %xor_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1213 'and' 'and_ln125_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_64, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1214 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.70ns)   --->   "%icmp_ln125_141 = icmp_eq  i5 %tmp_119, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1215 'icmp' 'icmp_ln125_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_64, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1216 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.70ns)   --->   "%icmp_ln125_142 = icmp_eq  i6 %tmp_121, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1217 'icmp' 'icmp_ln125_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1218 [1/1] (0.70ns)   --->   "%icmp_ln125_143 = icmp_eq  i6 %tmp_121, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1218 'icmp' 'icmp_ln125_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%select_ln125_140 = select i1 %and_ln125_246, i1 %icmp_ln125_142, i1 %icmp_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1219 'select' 'select_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_64, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1220 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%xor_ln125_291 = xor i1 %tmp_375, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1221 'xor' 'xor_ln125_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%and_ln125_247 = and i1 %icmp_ln125_141, i1 %xor_ln125_291" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1222 'and' 'and_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_250)   --->   "%select_ln125_141 = select i1 %and_ln125_246, i1 %and_ln125_247, i1 %icmp_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1223 'select' 'select_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%and_ln125_248 = and i1 %and_ln125_246, i1 %icmp_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1224 'and' 'and_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%xor_ln125_141 = xor i1 %select_ln125_140, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1225 'xor' 'xor_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%or_ln125_106 = or i1 %tmp_374, i1 %xor_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1226 'or' 'or_ln125_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_249)   --->   "%xor_ln125_142 = xor i1 %tmp_370, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1227 'xor' 'xor_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_249 = and i1 %or_ln125_106, i1 %xor_ln125_142" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1228 'and' 'and_ln125_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1229 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_250 = and i1 %tmp_374, i1 %select_ln125_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1229 'and' 'and_ln125_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%or_ln125_227 = or i1 %and_ln125_248, i1 %and_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1230 'or' 'or_ln125_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%xor_ln125_143 = xor i1 %or_ln125_227, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1231 'xor' 'xor_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_107)   --->   "%and_ln125_251 = and i1 %tmp_370, i1 %xor_ln125_143" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1232 'and' 'and_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_107 = or i1 %and_ln125_249, i1 %and_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1233 'or' 'or_ln125_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln126_76 = sext i13 %query_20_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1234 'sext' 'sext_ln126_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln126_77 = sext i13 %key_20_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1235 'sext' 'sext_ln126_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_36)   --->   "%sub_ln126_36 = sub i14 %sext_ln126_76, i14 %sext_ln126_77" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1236 'sub' 'sub_ln126_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_36)   --->   "%sext_ln126_78 = sext i14 %sub_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1237 'sext' 'sext_ln126_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_36 = mul i28 %sext_ln126_78, i28 %sext_ln126_78" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1238 'mul' 'mul_ln126_36' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln125_36 = trunc i28 %mul_ln126_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1239 'trunc' 'trunc_ln125_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.70ns)   --->   "%icmp_ln125_144 = icmp_ne  i8 %trunc_ln125_36, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1240 'icmp' 'icmp_ln125_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln126_79 = sext i13 %query_21_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1241 'sext' 'sext_ln126_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln126_80 = sext i13 %key_21_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1242 'sext' 'sext_ln126_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_37)   --->   "%sub_ln126_37 = sub i14 %sext_ln126_79, i14 %sext_ln126_80" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1243 'sub' 'sub_ln126_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_37)   --->   "%sext_ln126_81 = sext i14 %sub_ln126_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1244 'sext' 'sext_ln126_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_37 = mul i28 %sext_ln126_81, i28 %sext_ln126_81" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1245 'mul' 'mul_ln126_37' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln125_37 = trunc i28 %mul_ln126_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1246 'trunc' 'trunc_ln125_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.70ns)   --->   "%icmp_ln125_148 = icmp_ne  i8 %trunc_ln125_37, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1247 'icmp' 'icmp_ln125_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%select_ln125_166 = select i1 %and_ln125_291, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1248 'select' 'select_ln125_166' <Predicate = (or_ln125_125)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%select_ln125_167 = select i1 %or_ln125_125, i13 %select_ln125_166, i13 %sum_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1249 'select' 'select_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%shl_ln125_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_167, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1250 'bitconcatenate' 'shl_ln125_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_77)   --->   "%sext_ln125_36 = sext i22 %shl_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1251 'sext' 'sext_ln125_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_77 = add i28 %sext_ln125_36, i28 %mul_ln126_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1252 'add' 'add_ln125_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1253 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%sum_94 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_77, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1254 'partselect' 'sum_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1255 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1256 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_295)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1257 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%or_ln125_126 = or i1 %tmp_419, i1 %icmp_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1258 'or' 'or_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%and_ln125_294 = and i1 %or_ln125_126, i1 %tmp_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1259 'and' 'and_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node sum_95)   --->   "%zext_ln125_42 = zext i1 %and_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1260 'zext' 'zext_ln125_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_95 = add i13 %sum_94, i13 %zext_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1261 'add' 'sum_95' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_95, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1262 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_295)   --->   "%xor_ln125_168 = xor i1 %tmp_422, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1263 'xor' 'xor_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_295 = and i1 %tmp_421, i1 %xor_ln125_168" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1264 'and' 'and_ln125_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_77, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1265 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.70ns)   --->   "%icmp_ln125_169 = icmp_eq  i5 %tmp_144, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1266 'icmp' 'icmp_ln125_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_77, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1267 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.70ns)   --->   "%icmp_ln125_170 = icmp_eq  i6 %tmp_146, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1268 'icmp' 'icmp_ln125_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.70ns)   --->   "%icmp_ln125_171 = icmp_eq  i6 %tmp_146, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1269 'icmp' 'icmp_ln125_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%select_ln125_168 = select i1 %and_ln125_295, i1 %icmp_ln125_170, i1 %icmp_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1270 'select' 'select_ln125_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_77, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1271 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%xor_ln125_298 = xor i1 %tmp_423, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1272 'xor' 'xor_ln125_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%and_ln125_296 = and i1 %icmp_ln125_169, i1 %xor_ln125_298" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1273 'and' 'and_ln125_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_299)   --->   "%select_ln125_169 = select i1 %and_ln125_295, i1 %and_ln125_296, i1 %icmp_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1274 'select' 'select_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%and_ln125_297 = and i1 %and_ln125_295, i1 %icmp_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1275 'and' 'and_ln125_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%xor_ln125_169 = xor i1 %select_ln125_168, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1276 'xor' 'xor_ln125_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%or_ln125_127 = or i1 %tmp_422, i1 %xor_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1277 'or' 'or_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_298)   --->   "%xor_ln125_170 = xor i1 %tmp_418, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1278 'xor' 'xor_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1279 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_298 = and i1 %or_ln125_127, i1 %xor_ln125_170" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1279 'and' 'and_ln125_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_299 = and i1 %tmp_422, i1 %select_ln125_169" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1280 'and' 'and_ln125_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%or_ln125_234 = or i1 %and_ln125_297, i1 %and_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1281 'or' 'or_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%xor_ln125_171 = xor i1 %or_ln125_234, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1282 'xor' 'xor_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_128)   --->   "%and_ln125_300 = and i1 %tmp_418, i1 %xor_ln125_171" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1283 'and' 'and_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_128 = or i1 %and_ln125_298, i1 %and_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1284 'or' 'or_ln125_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%select_ln125_170 = select i1 %and_ln125_298, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1285 'select' 'select_ln125_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%select_ln125_171 = select i1 %or_ln125_128, i13 %select_ln125_170, i13 %sum_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1286 'select' 'select_ln125_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%shl_ln125_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_171, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1287 'bitconcatenate' 'shl_ln125_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_79)   --->   "%sext_ln125_37 = sext i22 %shl_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1288 'sext' 'sext_ln125_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_79 = add i28 %sext_ln125_37, i28 %mul_ln126_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1289 'add' 'add_ln125_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1290 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%sum_96 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_79, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1291 'partselect' 'sum_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1292 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1293 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_302)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1294 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%or_ln125_129 = or i1 %tmp_425, i1 %icmp_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1295 'or' 'or_ln125_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%and_ln125_301 = and i1 %or_ln125_129, i1 %tmp_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1296 'and' 'and_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node sum_97)   --->   "%zext_ln125_43 = zext i1 %and_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1297 'zext' 'zext_ln125_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_97 = add i13 %sum_96, i13 %zext_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1298 'add' 'sum_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_97, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1299 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_302)   --->   "%xor_ln125_172 = xor i1 %tmp_428, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1300 'xor' 'xor_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_302 = and i1 %tmp_427, i1 %xor_ln125_172" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1301 'and' 'and_ln125_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_79, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1302 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.70ns)   --->   "%icmp_ln125_173 = icmp_eq  i5 %tmp_147, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1303 'icmp' 'icmp_ln125_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_79, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1304 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.70ns)   --->   "%icmp_ln125_174 = icmp_eq  i6 %tmp_149, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1305 'icmp' 'icmp_ln125_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [1/1] (0.70ns)   --->   "%icmp_ln125_175 = icmp_eq  i6 %tmp_149, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1306 'icmp' 'icmp_ln125_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%select_ln125_172 = select i1 %and_ln125_302, i1 %icmp_ln125_174, i1 %icmp_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1307 'select' 'select_ln125_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_79, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1308 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%xor_ln125_299 = xor i1 %tmp_429, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1309 'xor' 'xor_ln125_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%and_ln125_303 = and i1 %icmp_ln125_173, i1 %xor_ln125_299" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1310 'and' 'and_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_306)   --->   "%select_ln125_173 = select i1 %and_ln125_302, i1 %and_ln125_303, i1 %icmp_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1311 'select' 'select_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%and_ln125_304 = and i1 %and_ln125_302, i1 %icmp_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1312 'and' 'and_ln125_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%xor_ln125_173 = xor i1 %select_ln125_172, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1313 'xor' 'xor_ln125_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%or_ln125_130 = or i1 %tmp_428, i1 %xor_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1314 'or' 'or_ln125_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_305)   --->   "%xor_ln125_174 = xor i1 %tmp_424, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1315 'xor' 'xor_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1316 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_305 = and i1 %or_ln125_130, i1 %xor_ln125_174" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1316 'and' 'and_ln125_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_306 = and i1 %tmp_428, i1 %select_ln125_173" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1317 'and' 'and_ln125_306' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%or_ln125_235 = or i1 %and_ln125_304, i1 %and_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1318 'or' 'or_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%xor_ln125_175 = xor i1 %or_ln125_235, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1319 'xor' 'xor_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_131)   --->   "%and_ln125_307 = and i1 %tmp_424, i1 %xor_ln125_175" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1320 'and' 'and_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1321 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_131 = or i1 %and_ln125_305, i1 %and_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1321 'or' 'or_ln125_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln126_96 = sext i13 %key_28_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1322 'sext' 'sext_ln126_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_44)   --->   "%sub_ln126_44 = sub i14 %sext_ln126_76, i14 %sext_ln126_96" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1323 'sub' 'sub_ln126_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1324 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_44)   --->   "%sext_ln126_97 = sext i14 %sub_ln126_44" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1324 'sext' 'sext_ln126_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_44 = mul i28 %sext_ln126_97, i28 %sext_ln126_97" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1325 'mul' 'mul_ln126_44' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln125_44 = trunc i28 %mul_ln126_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1326 'trunc' 'trunc_ln125_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.70ns)   --->   "%icmp_ln125_176 = icmp_ne  i8 %trunc_ln125_44, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1327 'icmp' 'icmp_ln125_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln126_98 = sext i13 %key_29_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1328 'sext' 'sext_ln126_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_45)   --->   "%sub_ln126_45 = sub i14 %sext_ln126_79, i14 %sext_ln126_98" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1329 'sub' 'sub_ln126_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_45)   --->   "%sext_ln126_99 = sext i14 %sub_ln126_45" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1330 'sext' 'sext_ln126_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_45 = mul i28 %sext_ln126_99, i28 %sext_ln126_99" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1331 'mul' 'mul_ln126_45' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%trunc_ln125_45 = trunc i28 %mul_ln126_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1332 'trunc' 'trunc_ln125_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.70ns)   --->   "%icmp_ln125_180 = icmp_ne  i8 %trunc_ln125_45, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1333 'icmp' 'icmp_ln125_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%select_ln125_198 = select i1 %and_ln125_347, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1334 'select' 'select_ln125_198' <Predicate = (or_ln125_149)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%select_ln125_199 = select i1 %or_ln125_149, i13 %select_ln125_198, i13 %sum_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1335 'select' 'select_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%shl_ln125_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_199, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1336 'bitconcatenate' 'shl_ln125_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_92)   --->   "%sext_ln125_43 = sext i22 %shl_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1337 'sext' 'sext_ln125_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_92 = add i28 %sext_ln125_43, i28 %mul_ln126_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1338 'add' 'add_ln125_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1339 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%sum_112 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_92, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1340 'partselect' 'sum_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1341 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1342 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_351)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1343 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%or_ln125_150 = or i1 %tmp_473, i1 %icmp_ln125_200" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1344 'or' 'or_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%and_ln125_350 = and i1 %or_ln125_150, i1 %tmp_474" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1345 'and' 'and_ln125_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node sum_113)   --->   "%zext_ln125_50 = zext i1 %and_ln125_350" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1346 'zext' 'zext_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_113 = add i13 %sum_112, i13 %zext_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1347 'add' 'sum_113' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_113, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1348 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_351)   --->   "%xor_ln125_200 = xor i1 %tmp_476, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1349 'xor' 'xor_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_351 = and i1 %tmp_475, i1 %xor_ln125_200" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1350 'and' 'and_ln125_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_92, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1351 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.70ns)   --->   "%icmp_ln125_201 = icmp_eq  i5 %tmp_172, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1352 'icmp' 'icmp_ln125_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_92, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1353 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.70ns)   --->   "%icmp_ln125_202 = icmp_eq  i6 %tmp_174, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1354 'icmp' 'icmp_ln125_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.70ns)   --->   "%icmp_ln125_203 = icmp_eq  i6 %tmp_174, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1355 'icmp' 'icmp_ln125_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%select_ln125_200 = select i1 %and_ln125_351, i1 %icmp_ln125_202, i1 %icmp_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1356 'select' 'select_ln125_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%tmp_477 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_92, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1357 'bitselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%xor_ln125_306 = xor i1 %tmp_477, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1358 'xor' 'xor_ln125_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%and_ln125_352 = and i1 %icmp_ln125_201, i1 %xor_ln125_306" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1359 'and' 'and_ln125_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_355)   --->   "%select_ln125_201 = select i1 %and_ln125_351, i1 %and_ln125_352, i1 %icmp_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1360 'select' 'select_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%and_ln125_353 = and i1 %and_ln125_351, i1 %icmp_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1361 'and' 'and_ln125_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%xor_ln125_201 = xor i1 %select_ln125_200, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1362 'xor' 'xor_ln125_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%or_ln125_151 = or i1 %tmp_476, i1 %xor_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1363 'or' 'or_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_354)   --->   "%xor_ln125_202 = xor i1 %tmp_472, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1364 'xor' 'xor_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_354 = and i1 %or_ln125_151, i1 %xor_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1365 'and' 'and_ln125_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_355 = and i1 %tmp_476, i1 %select_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1366 'and' 'and_ln125_355' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%or_ln125_242 = or i1 %and_ln125_353, i1 %and_ln125_355" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1367 'or' 'or_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%xor_ln125_203 = xor i1 %or_ln125_242, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1368 'xor' 'xor_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_152)   --->   "%and_ln125_356 = and i1 %tmp_472, i1 %xor_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1369 'and' 'and_ln125_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_152 = or i1 %and_ln125_354, i1 %and_ln125_356" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1370 'or' 'or_ln125_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%select_ln125_202 = select i1 %and_ln125_354, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1371 'select' 'select_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%select_ln125_203 = select i1 %or_ln125_152, i13 %select_ln125_202, i13 %sum_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1372 'select' 'select_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%shl_ln125_43 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_203, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1373 'bitconcatenate' 'shl_ln125_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_94)   --->   "%sext_ln125_44 = sext i22 %shl_ln125_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1374 'sext' 'sext_ln125_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_94 = add i28 %sext_ln125_44, i28 %mul_ln126_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1375 'add' 'add_ln125_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1376 'bitselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%sum_114 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_94, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1377 'partselect' 'sum_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1378 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1379 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_358)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1380 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%or_ln125_153 = or i1 %tmp_479, i1 %icmp_ln125_204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1381 'or' 'or_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%and_ln125_357 = and i1 %or_ln125_153, i1 %tmp_480" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1382 'and' 'and_ln125_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node sum_115)   --->   "%zext_ln125_51 = zext i1 %and_ln125_357" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1383 'zext' 'zext_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_115 = add i13 %sum_114, i13 %zext_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1384 'add' 'sum_115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_115, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1385 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_358)   --->   "%xor_ln125_204 = xor i1 %tmp_482, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1386 'xor' 'xor_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1387 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_358 = and i1 %tmp_481, i1 %xor_ln125_204" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1387 'and' 'and_ln125_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_94, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1388 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.70ns)   --->   "%icmp_ln125_205 = icmp_eq  i5 %tmp_175, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1389 'icmp' 'icmp_ln125_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_94, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1390 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.70ns)   --->   "%icmp_ln125_206 = icmp_eq  i6 %tmp_177, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1391 'icmp' 'icmp_ln125_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1392 [1/1] (0.70ns)   --->   "%icmp_ln125_207 = icmp_eq  i6 %tmp_177, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1392 'icmp' 'icmp_ln125_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%select_ln125_204 = select i1 %and_ln125_358, i1 %icmp_ln125_206, i1 %icmp_ln125_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1393 'select' 'select_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_94, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1394 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%xor_ln125_307 = xor i1 %tmp_483, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1395 'xor' 'xor_ln125_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%and_ln125_359 = and i1 %icmp_ln125_205, i1 %xor_ln125_307" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1396 'and' 'and_ln125_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_362)   --->   "%select_ln125_205 = select i1 %and_ln125_358, i1 %and_ln125_359, i1 %icmp_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1397 'select' 'select_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%and_ln125_360 = and i1 %and_ln125_358, i1 %icmp_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1398 'and' 'and_ln125_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%xor_ln125_205 = xor i1 %select_ln125_204, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1399 'xor' 'xor_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%or_ln125_154 = or i1 %tmp_482, i1 %xor_ln125_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1400 'or' 'or_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_361)   --->   "%xor_ln125_206 = xor i1 %tmp_478, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1401 'xor' 'xor_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1402 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_361 = and i1 %or_ln125_154, i1 %xor_ln125_206" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1402 'and' 'and_ln125_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1403 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_362 = and i1 %tmp_482, i1 %select_ln125_205" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1403 'and' 'and_ln125_362' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%or_ln125_243 = or i1 %and_ln125_360, i1 %and_ln125_362" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1404 'or' 'or_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%xor_ln125_207 = xor i1 %or_ln125_243, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1405 'xor' 'xor_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_155)   --->   "%and_ln125_363 = and i1 %tmp_478, i1 %xor_ln125_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1406 'and' 'and_ln125_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_155 = or i1 %and_ln125_361, i1 %and_ln125_363" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1407 'or' 'or_ln125_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln126_112 = sext i13 %query_28_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1408 'sext' 'sext_ln126_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_52)   --->   "%sub_ln126_52 = sub i14 %sext_ln126_112, i14 %sext_ln126_77" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1409 'sub' 'sub_ln126_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1410 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_52)   --->   "%sext_ln126_113 = sext i14 %sub_ln126_52" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1410 'sext' 'sext_ln126_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_52 = mul i28 %sext_ln126_113, i28 %sext_ln126_113" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1411 'mul' 'mul_ln126_52' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln125_52 = trunc i28 %mul_ln126_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1412 'trunc' 'trunc_ln125_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1413 [1/1] (0.70ns)   --->   "%icmp_ln125_208 = icmp_ne  i8 %trunc_ln125_52, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1413 'icmp' 'icmp_ln125_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln126_114 = sext i13 %query_29_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1414 'sext' 'sext_ln126_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_53)   --->   "%sub_ln126_53 = sub i14 %sext_ln126_114, i14 %sext_ln126_80" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1415 'sub' 'sub_ln126_53' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1416 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_53)   --->   "%sext_ln126_115 = sext i14 %sub_ln126_53" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1416 'sext' 'sext_ln126_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_53 = mul i28 %sext_ln126_115, i28 %sext_ln126_115" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1417 'mul' 'mul_ln126_53' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln125_53 = trunc i28 %mul_ln126_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1418 'trunc' 'trunc_ln125_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.70ns)   --->   "%icmp_ln125_212 = icmp_ne  i8 %trunc_ln125_53, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1419 'icmp' 'icmp_ln125_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%select_ln125_230 = select i1 %and_ln125_403, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1420 'select' 'select_ln125_230' <Predicate = (or_ln125_173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%select_ln125_231 = select i1 %or_ln125_173, i13 %select_ln125_230, i13 %sum_129" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1421 'select' 'select_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%shl_ln125_49 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_231, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1422 'bitconcatenate' 'shl_ln125_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_107)   --->   "%sext_ln125_50 = sext i22 %shl_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1423 'sext' 'sext_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_107 = add i28 %sext_ln125_50, i28 %mul_ln126_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1424 'add' 'add_ln125_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1425 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%sum_130 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_107, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1426 'partselect' 'sum_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1427 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1428 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_407)   --->   "%tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1429 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%or_ln125_174 = or i1 %tmp_527, i1 %icmp_ln125_232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1430 'or' 'or_ln125_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%and_ln125_406 = and i1 %or_ln125_174, i1 %tmp_528" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1431 'and' 'and_ln125_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node sum_131)   --->   "%zext_ln125_58 = zext i1 %and_ln125_406" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1432 'zext' 'zext_ln125_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1433 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_131 = add i13 %sum_130, i13 %zext_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1433 'add' 'sum_131' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_131, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1434 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_407)   --->   "%xor_ln125_232 = xor i1 %tmp_530, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1435 'xor' 'xor_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_407 = and i1 %tmp_529, i1 %xor_ln125_232" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1436 'and' 'and_ln125_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_107, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1437 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.70ns)   --->   "%icmp_ln125_233 = icmp_eq  i5 %tmp_200, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1438 'icmp' 'icmp_ln125_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_107, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1439 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.70ns)   --->   "%icmp_ln125_234 = icmp_eq  i6 %tmp_202, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1440 'icmp' 'icmp_ln125_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.70ns)   --->   "%icmp_ln125_235 = icmp_eq  i6 %tmp_202, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1441 'icmp' 'icmp_ln125_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%select_ln125_232 = select i1 %and_ln125_407, i1 %icmp_ln125_234, i1 %icmp_ln125_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1442 'select' 'select_ln125_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_107, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1443 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%xor_ln125_314 = xor i1 %tmp_531, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1444 'xor' 'xor_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%and_ln125_408 = and i1 %icmp_ln125_233, i1 %xor_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1445 'and' 'and_ln125_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_411)   --->   "%select_ln125_233 = select i1 %and_ln125_407, i1 %and_ln125_408, i1 %icmp_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1446 'select' 'select_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%and_ln125_409 = and i1 %and_ln125_407, i1 %icmp_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1447 'and' 'and_ln125_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%xor_ln125_233 = xor i1 %select_ln125_232, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1448 'xor' 'xor_ln125_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%or_ln125_175 = or i1 %tmp_530, i1 %xor_ln125_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1449 'or' 'or_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_410)   --->   "%xor_ln125_234 = xor i1 %tmp_526, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1450 'xor' 'xor_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_410 = and i1 %or_ln125_175, i1 %xor_ln125_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1451 'and' 'and_ln125_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1452 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_411 = and i1 %tmp_530, i1 %select_ln125_233" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1452 'and' 'and_ln125_411' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%or_ln125_250 = or i1 %and_ln125_409, i1 %and_ln125_411" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1453 'or' 'or_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%xor_ln125_235 = xor i1 %or_ln125_250, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1454 'xor' 'xor_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_176)   --->   "%and_ln125_412 = and i1 %tmp_526, i1 %xor_ln125_235" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1455 'and' 'and_ln125_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1456 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_176 = or i1 %and_ln125_410, i1 %and_ln125_412" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1456 'or' 'or_ln125_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%select_ln125_234 = select i1 %and_ln125_410, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1457 'select' 'select_ln125_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%select_ln125_235 = select i1 %or_ln125_176, i13 %select_ln125_234, i13 %sum_131" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1458 'select' 'select_ln125_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%shl_ln125_50 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_235, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1459 'bitconcatenate' 'shl_ln125_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_109)   --->   "%sext_ln125_51 = sext i22 %shl_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1460 'sext' 'sext_ln125_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1461 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_109 = add i28 %sext_ln125_51, i28 %mul_ln126_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1461 'add' 'add_ln125_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1462 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%sum_132 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_109, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1463 'partselect' 'sum_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%tmp_533 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1464 'bitselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%tmp_534 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1465 'bitselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_414)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1466 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%or_ln125_177 = or i1 %tmp_533, i1 %icmp_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1467 'or' 'or_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%and_ln125_413 = and i1 %or_ln125_177, i1 %tmp_534" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1468 'and' 'and_ln125_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node sum_133)   --->   "%zext_ln125_59 = zext i1 %and_ln125_413" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1469 'zext' 'zext_ln125_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1470 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_133 = add i13 %sum_132, i13 %zext_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1470 'add' 'sum_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_133, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1471 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_414)   --->   "%xor_ln125_236 = xor i1 %tmp_536, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1472 'xor' 'xor_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_414 = and i1 %tmp_535, i1 %xor_ln125_236" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1473 'and' 'and_ln125_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_109, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1474 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.70ns)   --->   "%icmp_ln125_237 = icmp_eq  i5 %tmp_203, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1475 'icmp' 'icmp_ln125_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_109, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1476 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1477 [1/1] (0.70ns)   --->   "%icmp_ln125_238 = icmp_eq  i6 %tmp_205, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1477 'icmp' 'icmp_ln125_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1478 [1/1] (0.70ns)   --->   "%icmp_ln125_239 = icmp_eq  i6 %tmp_205, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1478 'icmp' 'icmp_ln125_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%select_ln125_236 = select i1 %and_ln125_414, i1 %icmp_ln125_238, i1 %icmp_ln125_239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1479 'select' 'select_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_109, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1480 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%xor_ln125_315 = xor i1 %tmp_537, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1481 'xor' 'xor_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%and_ln125_415 = and i1 %icmp_ln125_237, i1 %xor_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1482 'and' 'and_ln125_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_418)   --->   "%select_ln125_237 = select i1 %and_ln125_414, i1 %and_ln125_415, i1 %icmp_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1483 'select' 'select_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%and_ln125_416 = and i1 %and_ln125_414, i1 %icmp_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1484 'and' 'and_ln125_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%xor_ln125_237 = xor i1 %select_ln125_236, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1485 'xor' 'xor_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%or_ln125_178 = or i1 %tmp_536, i1 %xor_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1486 'or' 'or_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_417)   --->   "%xor_ln125_238 = xor i1 %tmp_532, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1487 'xor' 'xor_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_417 = and i1 %or_ln125_178, i1 %xor_ln125_238" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1488 'and' 'and_ln125_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_418 = and i1 %tmp_536, i1 %select_ln125_237" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1489 'and' 'and_ln125_418' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%or_ln125_251 = or i1 %and_ln125_416, i1 %and_ln125_418" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1490 'or' 'or_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%xor_ln125_239 = xor i1 %or_ln125_251, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1491 'xor' 'xor_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_179)   --->   "%and_ln125_419 = and i1 %tmp_532, i1 %xor_ln125_239" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1492 'and' 'and_ln125_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_179 = or i1 %and_ln125_417, i1 %and_ln125_419" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1493 'or' 'or_ln125_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1494 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_60)   --->   "%sub_ln126_60 = sub i14 %sext_ln126_112, i14 %sext_ln126_96" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1494 'sub' 'sub_ln126_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1495 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_60)   --->   "%sext_ln126_124 = sext i14 %sub_ln126_60" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1495 'sext' 'sext_ln126_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_60 = mul i28 %sext_ln126_124, i28 %sext_ln126_124" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1496 'mul' 'mul_ln126_60' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln125_60 = trunc i28 %mul_ln126_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1497 'trunc' 'trunc_ln125_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1498 [1/1] (0.70ns)   --->   "%icmp_ln125_240 = icmp_ne  i8 %trunc_ln125_60, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1498 'icmp' 'icmp_ln125_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_61)   --->   "%sub_ln126_61 = sub i14 %sext_ln126_114, i14 %sext_ln126_98" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1499 'sub' 'sub_ln126_61' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1500 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_61)   --->   "%sext_ln126_125 = sext i14 %sub_ln126_61" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1500 'sext' 'sext_ln126_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_61 = mul i28 %sext_ln126_125, i28 %sext_ln126_125" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1501 'mul' 'mul_ln126_61' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln125_61 = trunc i28 %mul_ln126_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1502 'trunc' 'trunc_ln125_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.70ns)   --->   "%icmp_ln125_244 = icmp_ne  i8 %trunc_ln125_61, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1503 'icmp' 'icmp_ln125_244' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%select_ln125_14 = select i1 %and_ln125_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1504 'select' 'select_ln125_14' <Predicate = (or_ln125_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%select_ln125_15 = select i1 %or_ln125_11, i13 %select_ln125_14, i13 %sum_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1505 'select' 'select_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%shl_ln125_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_15, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1506 'bitconcatenate' 'shl_ln125_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_6)   --->   "%sext_ln125_3 = sext i22 %shl_ln125_3" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1507 'sext' 'sext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1508 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_6 = add i28 %sext_ln125_3, i28 %mul_ln126_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1508 'add' 'add_ln125_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1509 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%sum_8 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_6, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1510 'partselect' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1511 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1512 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_29)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1513 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%or_ln125_12 = or i1 %tmp_67, i1 %icmp_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1514 'or' 'or_ln125_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%and_ln125_28 = and i1 %or_ln125_12, i1 %tmp_70" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1515 'and' 'and_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%zext_ln125_4 = zext i1 %and_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1516 'zext' 'zext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_9 = add i13 %sum_8, i13 %zext_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1517 'add' 'sum_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_9, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1518 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_29)   --->   "%xor_ln125_16 = xor i1 %tmp_76, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1519 'xor' 'xor_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1520 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_29 = and i1 %tmp_73, i1 %xor_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1520 'and' 'and_ln125_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_6, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1521 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1522 [1/1] (0.70ns)   --->   "%icmp_ln125_17 = icmp_eq  i5 %tmp_10, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1522 'icmp' 'icmp_ln125_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_6, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1523 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (0.70ns)   --->   "%icmp_ln125_18 = icmp_eq  i6 %tmp_12, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1524 'icmp' 'icmp_ln125_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1525 [1/1] (0.70ns)   --->   "%icmp_ln125_19 = icmp_eq  i6 %tmp_12, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1525 'icmp' 'icmp_ln125_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%select_ln125_16 = select i1 %and_ln125_29, i1 %icmp_ln125_18, i1 %icmp_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1526 'select' 'select_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_6, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1527 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%xor_ln125_260 = xor i1 %tmp_79, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1528 'xor' 'xor_ln125_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%and_ln125_30 = and i1 %icmp_ln125_17, i1 %xor_ln125_260" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1529 'and' 'and_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_33)   --->   "%select_ln125_17 = select i1 %and_ln125_29, i1 %and_ln125_30, i1 %icmp_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1530 'select' 'select_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%and_ln125_31 = and i1 %and_ln125_29, i1 %icmp_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1531 'and' 'and_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%xor_ln125_17 = xor i1 %select_ln125_16, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1532 'xor' 'xor_ln125_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%or_ln125_13 = or i1 %tmp_76, i1 %xor_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1533 'or' 'or_ln125_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_32)   --->   "%xor_ln125_18 = xor i1 %tmp_64, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1534 'xor' 'xor_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1535 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_32 = and i1 %or_ln125_13, i1 %xor_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1535 'and' 'and_ln125_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1536 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_33 = and i1 %tmp_76, i1 %select_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1536 'and' 'and_ln125_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%or_ln125_196 = or i1 %and_ln125_31, i1 %and_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1537 'or' 'or_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%xor_ln125_19 = xor i1 %or_ln125_196, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1538 'xor' 'xor_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_14)   --->   "%and_ln125_34 = and i1 %tmp_64, i1 %xor_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1539 'and' 'and_ln125_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1540 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_14 = or i1 %and_ln125_32, i1 %and_ln125_34" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1540 'or' 'or_ln125_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%select_ln125_18 = select i1 %and_ln125_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1541 'select' 'select_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%select_ln125_19 = select i1 %or_ln125_14, i13 %select_ln125_18, i13 %sum_9" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1542 'select' 'select_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%shl_ln125_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_19, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1543 'bitconcatenate' 'shl_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_8)   --->   "%sext_ln125_4 = sext i22 %shl_ln125_4" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1544 'sext' 'sext_ln125_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1545 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_8 = add i28 %sext_ln125_4, i28 %mul_ln126_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1545 'add' 'add_ln125_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1546 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%sum_10 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_8, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1547 'partselect' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1548 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1549 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_36)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1550 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%or_ln125_15 = or i1 %tmp_83, i1 %icmp_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1551 'or' 'or_ln125_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%and_ln125_35 = and i1 %or_ln125_15, i1 %tmp_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1552 'and' 'and_ln125_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%zext_ln125_5 = zext i1 %and_ln125_35" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1553 'zext' 'zext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_11 = add i13 %sum_10, i13 %zext_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1554 'add' 'sum_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1555 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_11, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1555 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_36)   --->   "%xor_ln125_20 = xor i1 %tmp_89, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1556 'xor' 'xor_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1557 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_36 = and i1 %tmp_86, i1 %xor_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1557 'and' 'and_ln125_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_8, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1558 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1559 [1/1] (0.70ns)   --->   "%icmp_ln125_21 = icmp_eq  i5 %tmp_13, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1559 'icmp' 'icmp_ln125_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_8, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1560 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (0.70ns)   --->   "%icmp_ln125_22 = icmp_eq  i6 %tmp_15, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1561 'icmp' 'icmp_ln125_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1562 [1/1] (0.70ns)   --->   "%icmp_ln125_23 = icmp_eq  i6 %tmp_15, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1562 'icmp' 'icmp_ln125_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%select_ln125_20 = select i1 %and_ln125_36, i1 %icmp_ln125_22, i1 %icmp_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1563 'select' 'select_ln125_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_8, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1564 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%xor_ln125_261 = xor i1 %tmp_92, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1565 'xor' 'xor_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%and_ln125_37 = and i1 %icmp_ln125_21, i1 %xor_ln125_261" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1566 'and' 'and_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_40)   --->   "%select_ln125_21 = select i1 %and_ln125_36, i1 %and_ln125_37, i1 %icmp_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1567 'select' 'select_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%and_ln125_38 = and i1 %and_ln125_36, i1 %icmp_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1568 'and' 'and_ln125_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%xor_ln125_21 = xor i1 %select_ln125_20, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1569 'xor' 'xor_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%or_ln125_16 = or i1 %tmp_89, i1 %xor_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1570 'or' 'or_ln125_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_39)   --->   "%xor_ln125_22 = xor i1 %tmp_80, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1571 'xor' 'xor_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_39 = and i1 %or_ln125_16, i1 %xor_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1572 'and' 'and_ln125_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1573 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_40 = and i1 %tmp_89, i1 %select_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1573 'and' 'and_ln125_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%or_ln125_197 = or i1 %and_ln125_38, i1 %and_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1574 'or' 'or_ln125_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%xor_ln125_23 = xor i1 %or_ln125_197, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1575 'xor' 'xor_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_17)   --->   "%and_ln125_41 = and i1 %tmp_80, i1 %xor_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1576 'and' 'and_ln125_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_17 = or i1 %and_ln125_39, i1 %and_ln125_41" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1577 'or' 'or_ln125_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln126_18 = sext i13 %query_6_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1578 'sext' 'sext_ln126_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (0.00ns)   --->   "%sext_ln126_19 = sext i13 %key_6_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1579 'sext' 'sext_ln126_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_6)   --->   "%sub_ln126_6 = sub i14 %sext_ln126_18, i14 %sext_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1580 'sub' 'sub_ln126_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1581 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_6)   --->   "%sext_ln126_20 = sext i14 %sub_ln126_6" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1581 'sext' 'sext_ln126_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1582 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_6 = mul i28 %sext_ln126_20, i28 %sext_ln126_20" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1582 'mul' 'mul_ln126_6' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln125_6 = trunc i28 %mul_ln126_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1583 'trunc' 'trunc_ln125_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1584 [1/1] (0.70ns)   --->   "%icmp_ln125_24 = icmp_ne  i8 %trunc_ln125_6, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1584 'icmp' 'icmp_ln125_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1585 [1/1] (0.00ns)   --->   "%sext_ln126_21 = sext i13 %query_7_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1585 'sext' 'sext_ln126_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln126_22 = sext i13 %key_7_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1586 'sext' 'sext_ln126_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_7)   --->   "%sub_ln126_7 = sub i14 %sext_ln126_21, i14 %sext_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1587 'sub' 'sub_ln126_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1588 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_7)   --->   "%sext_ln126_23 = sext i14 %sub_ln126_7" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1588 'sext' 'sext_ln126_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_7 = mul i28 %sext_ln126_23, i28 %sext_ln126_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1589 'mul' 'mul_ln126_7' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%trunc_ln125_7 = trunc i28 %mul_ln126_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1590 'trunc' 'trunc_ln125_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.70ns)   --->   "%icmp_ln125_28 = icmp_ne  i8 %trunc_ln125_7, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1591 'icmp' 'icmp_ln125_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%select_ln125_46 = select i1 %and_ln125_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1592 'select' 'select_ln125_46' <Predicate = (or_ln125_35)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%select_ln125_47 = select i1 %or_ln125_35, i13 %select_ln125_46, i13 %sum_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1593 'select' 'select_ln125_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%shl_ln125_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_47, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1594 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_21)   --->   "%sext_ln125_10 = sext i22 %shl_ln125_s" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1595 'sext' 'sext_ln125_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1596 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_21 = add i28 %sext_ln125_10, i28 %mul_ln126_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1596 'add' 'add_ln125_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1597 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%sum_26 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_21, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1598 'partselect' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1599 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1600 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_85)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1601 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%or_ln125_36 = or i1 %tmp_204, i1 %icmp_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1602 'or' 'or_ln125_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%and_ln125_84 = and i1 %or_ln125_36, i1 %tmp_207" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1603 'and' 'and_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node sum_27)   --->   "%zext_ln125_12 = zext i1 %and_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1604 'zext' 'zext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_27 = add i13 %sum_26, i13 %zext_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1605 'add' 'sum_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_27, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1606 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_85)   --->   "%xor_ln125_48 = xor i1 %tmp_213, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1607 'xor' 'xor_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1608 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_85 = and i1 %tmp_210, i1 %xor_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1608 'and' 'and_ln125_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_21, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1609 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (0.70ns)   --->   "%icmp_ln125_49 = icmp_eq  i5 %tmp_38, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1610 'icmp' 'icmp_ln125_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_21, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1611 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.70ns)   --->   "%icmp_ln125_50 = icmp_eq  i6 %tmp_40, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1612 'icmp' 'icmp_ln125_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1613 [1/1] (0.70ns)   --->   "%icmp_ln125_51 = icmp_eq  i6 %tmp_40, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1613 'icmp' 'icmp_ln125_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%select_ln125_48 = select i1 %and_ln125_85, i1 %icmp_ln125_50, i1 %icmp_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1614 'select' 'select_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_21, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1615 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%xor_ln125_268 = xor i1 %tmp_216, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1616 'xor' 'xor_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%and_ln125_86 = and i1 %icmp_ln125_49, i1 %xor_ln125_268" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1617 'and' 'and_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_89)   --->   "%select_ln125_49 = select i1 %and_ln125_85, i1 %and_ln125_86, i1 %icmp_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1618 'select' 'select_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%and_ln125_87 = and i1 %and_ln125_85, i1 %icmp_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1619 'and' 'and_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%xor_ln125_49 = xor i1 %select_ln125_48, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1620 'xor' 'xor_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%or_ln125_37 = or i1 %tmp_213, i1 %xor_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1621 'or' 'or_ln125_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_88)   --->   "%xor_ln125_50 = xor i1 %tmp_201, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1622 'xor' 'xor_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1623 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_88 = and i1 %or_ln125_37, i1 %xor_ln125_50" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1623 'and' 'and_ln125_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1624 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_89 = and i1 %tmp_213, i1 %select_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1624 'and' 'and_ln125_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%or_ln125_204 = or i1 %and_ln125_87, i1 %and_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1625 'or' 'or_ln125_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%xor_ln125_51 = xor i1 %or_ln125_204, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1626 'xor' 'xor_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_38)   --->   "%and_ln125_90 = and i1 %tmp_201, i1 %xor_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1627 'and' 'and_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1628 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_38 = or i1 %and_ln125_88, i1 %and_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1628 'or' 'or_ln125_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%select_ln125_50 = select i1 %and_ln125_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1629 'select' 'select_ln125_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%select_ln125_51 = select i1 %or_ln125_38, i13 %select_ln125_50, i13 %sum_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1630 'select' 'select_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%shl_ln125_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_51, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1631 'bitconcatenate' 'shl_ln125_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_23)   --->   "%sext_ln125_11 = sext i22 %shl_ln125_10" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1632 'sext' 'sext_ln125_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_23 = add i28 %sext_ln125_11, i28 %mul_ln126_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1633 'add' 'add_ln125_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1634 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%sum_28 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_23, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1635 'partselect' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1636 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1637 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_92)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1638 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%or_ln125_39 = or i1 %tmp_220, i1 %icmp_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1639 'or' 'or_ln125_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%and_ln125_91 = and i1 %or_ln125_39, i1 %tmp_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1640 'and' 'and_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node sum_29)   --->   "%zext_ln125_13 = zext i1 %and_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1641 'zext' 'zext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1642 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_29 = add i13 %sum_28, i13 %zext_ln125_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1642 'add' 'sum_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_29, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1643 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_92)   --->   "%xor_ln125_52 = xor i1 %tmp_224, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1644 'xor' 'xor_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1645 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_92 = and i1 %tmp_223, i1 %xor_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1645 'and' 'and_ln125_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_23, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1646 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (0.70ns)   --->   "%icmp_ln125_53 = icmp_eq  i5 %tmp_41, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1647 'icmp' 'icmp_ln125_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_23, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1648 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (0.70ns)   --->   "%icmp_ln125_54 = icmp_eq  i6 %tmp_43, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1649 'icmp' 'icmp_ln125_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1650 [1/1] (0.70ns)   --->   "%icmp_ln125_55 = icmp_eq  i6 %tmp_43, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1650 'icmp' 'icmp_ln125_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%select_ln125_52 = select i1 %and_ln125_92, i1 %icmp_ln125_54, i1 %icmp_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1651 'select' 'select_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_23, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1652 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%xor_ln125_269 = xor i1 %tmp_225, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1653 'xor' 'xor_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%and_ln125_93 = and i1 %icmp_ln125_53, i1 %xor_ln125_269" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1654 'and' 'and_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_96)   --->   "%select_ln125_53 = select i1 %and_ln125_92, i1 %and_ln125_93, i1 %icmp_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1655 'select' 'select_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%and_ln125_94 = and i1 %and_ln125_92, i1 %icmp_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1656 'and' 'and_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%xor_ln125_53 = xor i1 %select_ln125_52, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1657 'xor' 'xor_ln125_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%or_ln125_40 = or i1 %tmp_224, i1 %xor_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1658 'or' 'or_ln125_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_95)   --->   "%xor_ln125_54 = xor i1 %tmp_219, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1659 'xor' 'xor_ln125_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1660 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_95 = and i1 %or_ln125_40, i1 %xor_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1660 'and' 'and_ln125_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1661 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_96 = and i1 %tmp_224, i1 %select_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1661 'and' 'and_ln125_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%or_ln125_205 = or i1 %and_ln125_94, i1 %and_ln125_96" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1662 'or' 'or_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%xor_ln125_55 = xor i1 %or_ln125_205, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1663 'xor' 'xor_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_41)   --->   "%and_ln125_97 = and i1 %tmp_219, i1 %xor_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1664 'and' 'and_ln125_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1665 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_41 = or i1 %and_ln125_95, i1 %and_ln125_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1665 'or' 'or_ln125_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln126_36 = sext i13 %key_14_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1666 'sext' 'sext_ln126_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_14)   --->   "%sub_ln126_14 = sub i14 %sext_ln126_18, i14 %sext_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1667 'sub' 'sub_ln126_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1668 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_14)   --->   "%sext_ln126_37 = sext i14 %sub_ln126_14" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1668 'sext' 'sext_ln126_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_14 = mul i28 %sext_ln126_37, i28 %sext_ln126_37" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1669 'mul' 'mul_ln126_14' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%trunc_ln125_14 = trunc i28 %mul_ln126_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1670 'trunc' 'trunc_ln125_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (0.70ns)   --->   "%icmp_ln125_56 = icmp_ne  i8 %trunc_ln125_14, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1671 'icmp' 'icmp_ln125_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln126_38 = sext i13 %key_15_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1672 'sext' 'sext_ln126_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_15)   --->   "%sub_ln126_15 = sub i14 %sext_ln126_21, i14 %sext_ln126_38" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1673 'sub' 'sub_ln126_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1674 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_15)   --->   "%sext_ln126_39 = sext i14 %sub_ln126_15" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1674 'sext' 'sext_ln126_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1675 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_15 = mul i28 %sext_ln126_39, i28 %sext_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1675 'mul' 'mul_ln126_15' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1676 [1/1] (0.00ns)   --->   "%trunc_ln125_15 = trunc i28 %mul_ln126_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1676 'trunc' 'trunc_ln125_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1677 [1/1] (0.70ns)   --->   "%icmp_ln125_60 = icmp_ne  i8 %trunc_ln125_15, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1677 'icmp' 'icmp_ln125_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_36)   --->   "%select_ln125_78 = select i1 %and_ln125_137, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1678 'select' 'select_ln125_78' <Predicate = (or_ln125_59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_36)   --->   "%select_ln125_79 = select i1 %or_ln125_59, i13 %select_ln125_78, i13 %sum_43" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1679 'select' 'select_ln125_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_36)   --->   "%shl_ln125_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_79, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1680 'bitconcatenate' 'shl_ln125_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_36)   --->   "%sext_ln125_17 = sext i22 %shl_ln125_16" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1681 'sext' 'sext_ln125_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1682 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_36 = add i28 %sext_ln125_17, i28 %mul_ln126_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1682 'add' 'add_ln125_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_36, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1683 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%sum_44 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_36, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1684 'partselect' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_36, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1685 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_36, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1686 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_141)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_36, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1687 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%or_ln125_60 = or i1 %tmp_269, i1 %icmp_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1688 'or' 'or_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%and_ln125_140 = and i1 %or_ln125_60, i1 %tmp_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1689 'and' 'and_ln125_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node sum_45)   --->   "%zext_ln125_20 = zext i1 %and_ln125_140" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1690 'zext' 'zext_ln125_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_45 = add i13 %sum_44, i13 %zext_ln125_20" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1691 'add' 'sum_45' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1692 [1/1] (0.00ns)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_45, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1692 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_141)   --->   "%xor_ln125_80 = xor i1 %tmp_272, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1693 'xor' 'xor_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1694 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_141 = and i1 %tmp_271, i1 %xor_ln125_80" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1694 'and' 'and_ln125_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_36, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1695 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1696 [1/1] (0.70ns)   --->   "%icmp_ln125_81 = icmp_eq  i5 %tmp_66, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1696 'icmp' 'icmp_ln125_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_36, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1697 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.70ns)   --->   "%icmp_ln125_82 = icmp_eq  i6 %tmp_68, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1698 'icmp' 'icmp_ln125_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1699 [1/1] (0.70ns)   --->   "%icmp_ln125_83 = icmp_eq  i6 %tmp_68, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1699 'icmp' 'icmp_ln125_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%select_ln125_80 = select i1 %and_ln125_141, i1 %icmp_ln125_82, i1 %icmp_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1700 'select' 'select_ln125_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_36, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1701 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%xor_ln125_276 = xor i1 %tmp_273, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1702 'xor' 'xor_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%and_ln125_142 = and i1 %icmp_ln125_81, i1 %xor_ln125_276" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1703 'and' 'and_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_145)   --->   "%select_ln125_81 = select i1 %and_ln125_141, i1 %and_ln125_142, i1 %icmp_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1704 'select' 'select_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%and_ln125_143 = and i1 %and_ln125_141, i1 %icmp_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1705 'and' 'and_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%xor_ln125_81 = xor i1 %select_ln125_80, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1706 'xor' 'xor_ln125_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%or_ln125_61 = or i1 %tmp_272, i1 %xor_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1707 'or' 'or_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_144)   --->   "%xor_ln125_82 = xor i1 %tmp_268, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1708 'xor' 'xor_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1709 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_144 = and i1 %or_ln125_61, i1 %xor_ln125_82" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1709 'and' 'and_ln125_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1710 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_145 = and i1 %tmp_272, i1 %select_ln125_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1710 'and' 'and_ln125_145' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%or_ln125_212 = or i1 %and_ln125_143, i1 %and_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1711 'or' 'or_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%xor_ln125_83 = xor i1 %or_ln125_212, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1712 'xor' 'xor_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_62)   --->   "%and_ln125_146 = and i1 %tmp_268, i1 %xor_ln125_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1713 'and' 'and_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1714 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_62 = or i1 %and_ln125_144, i1 %and_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1714 'or' 'or_ln125_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_38)   --->   "%select_ln125_82 = select i1 %and_ln125_144, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1715 'select' 'select_ln125_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_38)   --->   "%select_ln125_83 = select i1 %or_ln125_62, i13 %select_ln125_82, i13 %sum_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1716 'select' 'select_ln125_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_38)   --->   "%shl_ln125_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_83, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1717 'bitconcatenate' 'shl_ln125_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_38)   --->   "%sext_ln125_18 = sext i22 %shl_ln125_17" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1718 'sext' 'sext_ln125_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_38 = add i28 %sext_ln125_18, i28 %mul_ln126_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1719 'add' 'add_ln125_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_38, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1720 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%sum_46 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_38, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1721 'partselect' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_38, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1722 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_38, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1723 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_148)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_38, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1724 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%or_ln125_63 = or i1 %tmp_275, i1 %icmp_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1725 'or' 'or_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%and_ln125_147 = and i1 %or_ln125_63, i1 %tmp_276" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1726 'and' 'and_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node sum_47)   --->   "%zext_ln125_21 = zext i1 %and_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1727 'zext' 'zext_ln125_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1728 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_47 = add i13 %sum_46, i13 %zext_ln125_21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1728 'add' 'sum_47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_47, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1729 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_148)   --->   "%xor_ln125_84 = xor i1 %tmp_278, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1730 'xor' 'xor_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1731 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_148 = and i1 %tmp_277, i1 %xor_ln125_84" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1731 'and' 'and_ln125_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_38, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1732 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (0.70ns)   --->   "%icmp_ln125_85 = icmp_eq  i5 %tmp_69, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1733 'icmp' 'icmp_ln125_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_38, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1734 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.70ns)   --->   "%icmp_ln125_86 = icmp_eq  i6 %tmp_71, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1735 'icmp' 'icmp_ln125_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1736 [1/1] (0.70ns)   --->   "%icmp_ln125_87 = icmp_eq  i6 %tmp_71, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1736 'icmp' 'icmp_ln125_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%select_ln125_84 = select i1 %and_ln125_148, i1 %icmp_ln125_86, i1 %icmp_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1737 'select' 'select_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_38, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1738 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%xor_ln125_277 = xor i1 %tmp_279, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1739 'xor' 'xor_ln125_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%and_ln125_149 = and i1 %icmp_ln125_85, i1 %xor_ln125_277" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1740 'and' 'and_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_152)   --->   "%select_ln125_85 = select i1 %and_ln125_148, i1 %and_ln125_149, i1 %icmp_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1741 'select' 'select_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%and_ln125_150 = and i1 %and_ln125_148, i1 %icmp_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1742 'and' 'and_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%xor_ln125_85 = xor i1 %select_ln125_84, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1743 'xor' 'xor_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%or_ln125_64 = or i1 %tmp_278, i1 %xor_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1744 'or' 'or_ln125_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_151)   --->   "%xor_ln125_86 = xor i1 %tmp_274, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1745 'xor' 'xor_ln125_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1746 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_151 = and i1 %or_ln125_64, i1 %xor_ln125_86" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1746 'and' 'and_ln125_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1747 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_152 = and i1 %tmp_278, i1 %select_ln125_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1747 'and' 'and_ln125_152' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%or_ln125_213 = or i1 %and_ln125_150, i1 %and_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1748 'or' 'or_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%xor_ln125_87 = xor i1 %or_ln125_213, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1749 'xor' 'xor_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_65)   --->   "%and_ln125_153 = and i1 %tmp_274, i1 %xor_ln125_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1750 'and' 'and_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1751 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_65 = or i1 %and_ln125_151, i1 %and_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1751 'or' 'or_ln125_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln126_52 = sext i13 %query_14_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1752 'sext' 'sext_ln126_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_22)   --->   "%sub_ln126_22 = sub i14 %sext_ln126_52, i14 %sext_ln126_19" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1753 'sub' 'sub_ln126_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1754 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_22)   --->   "%sext_ln126_53 = sext i14 %sub_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1754 'sext' 'sext_ln126_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_22 = mul i28 %sext_ln126_53, i28 %sext_ln126_53" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1755 'mul' 'mul_ln126_22' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln125_22 = trunc i28 %mul_ln126_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1756 'trunc' 'trunc_ln125_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (0.70ns)   --->   "%icmp_ln125_88 = icmp_ne  i8 %trunc_ln125_22, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1757 'icmp' 'icmp_ln125_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln126_54 = sext i13 %query_15_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1758 'sext' 'sext_ln126_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1759 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_23)   --->   "%sub_ln126_23 = sub i14 %sext_ln126_54, i14 %sext_ln126_22" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1759 'sub' 'sub_ln126_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1760 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_23)   --->   "%sext_ln126_55 = sext i14 %sub_ln126_23" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1760 'sext' 'sext_ln126_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1761 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_23 = mul i28 %sext_ln126_55, i28 %sext_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1761 'mul' 'mul_ln126_23' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln125_23 = trunc i28 %mul_ln126_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1762 'trunc' 'trunc_ln125_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1763 [1/1] (0.70ns)   --->   "%icmp_ln125_92 = icmp_ne  i8 %trunc_ln125_23, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1763 'icmp' 'icmp_ln125_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%select_ln125_110 = select i1 %and_ln125_193, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1764 'select' 'select_ln125_110' <Predicate = (or_ln125_83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%select_ln125_111 = select i1 %or_ln125_83, i13 %select_ln125_110, i13 %sum_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1765 'select' 'select_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%shl_ln125_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_111, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1766 'bitconcatenate' 'shl_ln125_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_51)   --->   "%sext_ln125_24 = sext i22 %shl_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1767 'sext' 'sext_ln125_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1768 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_51 = add i28 %sext_ln125_24, i28 %mul_ln126_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1768 'add' 'add_ln125_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1769 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%sum_62 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_51, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1770 'partselect' 'sum_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1771 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1772 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_197)   --->   "%tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1773 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%or_ln125_84 = or i1 %tmp_323, i1 %icmp_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1774 'or' 'or_ln125_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%and_ln125_196 = and i1 %or_ln125_84, i1 %tmp_324" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1775 'and' 'and_ln125_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node sum_63)   --->   "%zext_ln125_28 = zext i1 %and_ln125_196" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1776 'zext' 'zext_ln125_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_63 = add i13 %sum_62, i13 %zext_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1777 'add' 'sum_63' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_63, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1778 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_197)   --->   "%xor_ln125_112 = xor i1 %tmp_326, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1779 'xor' 'xor_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1780 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_197 = and i1 %tmp_325, i1 %xor_ln125_112" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1780 'and' 'and_ln125_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_51, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1781 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/1] (0.70ns)   --->   "%icmp_ln125_113 = icmp_eq  i5 %tmp_94, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1782 'icmp' 'icmp_ln125_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_51, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1783 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1784 [1/1] (0.70ns)   --->   "%icmp_ln125_114 = icmp_eq  i6 %tmp_96, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1784 'icmp' 'icmp_ln125_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1785 [1/1] (0.70ns)   --->   "%icmp_ln125_115 = icmp_eq  i6 %tmp_96, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1785 'icmp' 'icmp_ln125_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%select_ln125_112 = select i1 %and_ln125_197, i1 %icmp_ln125_114, i1 %icmp_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1786 'select' 'select_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_51, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1787 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%xor_ln125_284 = xor i1 %tmp_327, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1788 'xor' 'xor_ln125_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%and_ln125_198 = and i1 %icmp_ln125_113, i1 %xor_ln125_284" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1789 'and' 'and_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_201)   --->   "%select_ln125_113 = select i1 %and_ln125_197, i1 %and_ln125_198, i1 %icmp_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1790 'select' 'select_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%and_ln125_199 = and i1 %and_ln125_197, i1 %icmp_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1791 'and' 'and_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%xor_ln125_113 = xor i1 %select_ln125_112, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1792 'xor' 'xor_ln125_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%or_ln125_85 = or i1 %tmp_326, i1 %xor_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1793 'or' 'or_ln125_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_200)   --->   "%xor_ln125_114 = xor i1 %tmp_322, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1794 'xor' 'xor_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1795 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_200 = and i1 %or_ln125_85, i1 %xor_ln125_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1795 'and' 'and_ln125_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_201 = and i1 %tmp_326, i1 %select_ln125_113" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1796 'and' 'and_ln125_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%or_ln125_220 = or i1 %and_ln125_199, i1 %and_ln125_201" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1797 'or' 'or_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%xor_ln125_115 = xor i1 %or_ln125_220, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1798 'xor' 'xor_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_86)   --->   "%and_ln125_202 = and i1 %tmp_322, i1 %xor_ln125_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1799 'and' 'and_ln125_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1800 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_86 = or i1 %and_ln125_200, i1 %and_ln125_202" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1800 'or' 'or_ln125_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%select_ln125_114 = select i1 %and_ln125_200, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1801 'select' 'select_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%select_ln125_115 = select i1 %or_ln125_86, i13 %select_ln125_114, i13 %sum_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1802 'select' 'select_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%shl_ln125_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_115, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1803 'bitconcatenate' 'shl_ln125_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_53)   --->   "%sext_ln125_25 = sext i22 %shl_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1804 'sext' 'sext_ln125_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1805 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_53 = add i28 %sext_ln125_25, i28 %mul_ln126_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1805 'add' 'add_ln125_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1806 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%sum_64 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_53, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1807 'partselect' 'sum_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1808 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1809 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_204)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1810 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%or_ln125_87 = or i1 %tmp_329, i1 %icmp_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1811 'or' 'or_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%and_ln125_203 = and i1 %or_ln125_87, i1 %tmp_330" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1812 'and' 'and_ln125_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node sum_65)   --->   "%zext_ln125_29 = zext i1 %and_ln125_203" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1813 'zext' 'zext_ln125_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1814 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_65 = add i13 %sum_64, i13 %zext_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1814 'add' 'sum_65' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_65, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1815 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_204)   --->   "%xor_ln125_116 = xor i1 %tmp_332, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1816 'xor' 'xor_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1817 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_204 = and i1 %tmp_331, i1 %xor_ln125_116" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1817 'and' 'and_ln125_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_53, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1818 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1819 [1/1] (0.70ns)   --->   "%icmp_ln125_117 = icmp_eq  i5 %tmp_97, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1819 'icmp' 'icmp_ln125_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_53, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1820 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1821 [1/1] (0.70ns)   --->   "%icmp_ln125_118 = icmp_eq  i6 %tmp_99, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1821 'icmp' 'icmp_ln125_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1822 [1/1] (0.70ns)   --->   "%icmp_ln125_119 = icmp_eq  i6 %tmp_99, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1822 'icmp' 'icmp_ln125_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%select_ln125_116 = select i1 %and_ln125_204, i1 %icmp_ln125_118, i1 %icmp_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1823 'select' 'select_ln125_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_53, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1824 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%xor_ln125_285 = xor i1 %tmp_333, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1825 'xor' 'xor_ln125_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%and_ln125_205 = and i1 %icmp_ln125_117, i1 %xor_ln125_285" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1826 'and' 'and_ln125_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_208)   --->   "%select_ln125_117 = select i1 %and_ln125_204, i1 %and_ln125_205, i1 %icmp_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1827 'select' 'select_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%and_ln125_206 = and i1 %and_ln125_204, i1 %icmp_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1828 'and' 'and_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%xor_ln125_117 = xor i1 %select_ln125_116, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1829 'xor' 'xor_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%or_ln125_88 = or i1 %tmp_332, i1 %xor_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1830 'or' 'or_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_207)   --->   "%xor_ln125_118 = xor i1 %tmp_328, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1831 'xor' 'xor_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1832 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_207 = and i1 %or_ln125_88, i1 %xor_ln125_118" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1832 'and' 'and_ln125_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1833 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_208 = and i1 %tmp_332, i1 %select_ln125_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1833 'and' 'and_ln125_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%or_ln125_221 = or i1 %and_ln125_206, i1 %and_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1834 'or' 'or_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%xor_ln125_119 = xor i1 %or_ln125_221, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1835 'xor' 'xor_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_89)   --->   "%and_ln125_209 = and i1 %tmp_328, i1 %xor_ln125_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1836 'and' 'and_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1837 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_89 = or i1 %and_ln125_207, i1 %and_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1837 'or' 'or_ln125_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1838 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_30)   --->   "%sub_ln126_30 = sub i14 %sext_ln126_52, i14 %sext_ln126_36" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1838 'sub' 'sub_ln126_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1839 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_30)   --->   "%sext_ln126_62 = sext i14 %sub_ln126_30" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1839 'sext' 'sext_ln126_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1840 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_30 = mul i28 %sext_ln126_62, i28 %sext_ln126_62" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1840 'mul' 'mul_ln126_30' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln125_30 = trunc i28 %mul_ln126_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1841 'trunc' 'trunc_ln125_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1842 [1/1] (0.70ns)   --->   "%icmp_ln125_120 = icmp_ne  i8 %trunc_ln125_30, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1842 'icmp' 'icmp_ln125_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1843 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_31)   --->   "%sub_ln126_31 = sub i14 %sext_ln126_54, i14 %sext_ln126_38" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1843 'sub' 'sub_ln126_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1844 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_31)   --->   "%sext_ln126_63 = sext i14 %sub_ln126_31" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1844 'sext' 'sext_ln126_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1845 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_31 = mul i28 %sext_ln126_63, i28 %sext_ln126_63" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1845 'mul' 'mul_ln126_31' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1846 [1/1] (0.00ns)   --->   "%trunc_ln125_31 = trunc i28 %mul_ln126_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1846 'trunc' 'trunc_ln125_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.70ns)   --->   "%icmp_ln125_124 = icmp_ne  i8 %trunc_ln125_31, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1847 'icmp' 'icmp_ln125_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%select_ln125_142 = select i1 %and_ln125_249, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1848 'select' 'select_ln125_142' <Predicate = (or_ln125_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%select_ln125_143 = select i1 %or_ln125_107, i13 %select_ln125_142, i13 %sum_79" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1849 'select' 'select_ln125_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%shl_ln125_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_143, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1850 'bitconcatenate' 'shl_ln125_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_66)   --->   "%sext_ln125_31 = sext i22 %shl_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1851 'sext' 'sext_ln125_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1852 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_66 = add i28 %sext_ln125_31, i28 %mul_ln126_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1852 'add' 'add_ln125_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1853 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%sum_80 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_66, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1854 'partselect' 'sum_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1855 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1856 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_253)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1857 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%or_ln125_108 = or i1 %tmp_377, i1 %icmp_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1858 'or' 'or_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%and_ln125_252 = and i1 %or_ln125_108, i1 %tmp_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1859 'and' 'and_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node sum_81)   --->   "%zext_ln125_36 = zext i1 %and_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1860 'zext' 'zext_ln125_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_81 = add i13 %sum_80, i13 %zext_ln125_36" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1861 'add' 'sum_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_81, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1862 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_253)   --->   "%xor_ln125_144 = xor i1 %tmp_380, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1863 'xor' 'xor_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1864 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_253 = and i1 %tmp_379, i1 %xor_ln125_144" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1864 'and' 'and_ln125_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_66, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1865 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1866 [1/1] (0.70ns)   --->   "%icmp_ln125_145 = icmp_eq  i5 %tmp_122, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1866 'icmp' 'icmp_ln125_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_66, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1867 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.70ns)   --->   "%icmp_ln125_146 = icmp_eq  i6 %tmp_124, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1868 'icmp' 'icmp_ln125_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1869 [1/1] (0.70ns)   --->   "%icmp_ln125_147 = icmp_eq  i6 %tmp_124, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1869 'icmp' 'icmp_ln125_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%select_ln125_144 = select i1 %and_ln125_253, i1 %icmp_ln125_146, i1 %icmp_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1870 'select' 'select_ln125_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_66, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1871 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%xor_ln125_292 = xor i1 %tmp_381, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1872 'xor' 'xor_ln125_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%and_ln125_254 = and i1 %icmp_ln125_145, i1 %xor_ln125_292" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1873 'and' 'and_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_257)   --->   "%select_ln125_145 = select i1 %and_ln125_253, i1 %and_ln125_254, i1 %icmp_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1874 'select' 'select_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%and_ln125_255 = and i1 %and_ln125_253, i1 %icmp_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1875 'and' 'and_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%xor_ln125_145 = xor i1 %select_ln125_144, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1876 'xor' 'xor_ln125_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%or_ln125_109 = or i1 %tmp_380, i1 %xor_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1877 'or' 'or_ln125_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_256)   --->   "%xor_ln125_146 = xor i1 %tmp_376, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1878 'xor' 'xor_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1879 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_256 = and i1 %or_ln125_109, i1 %xor_ln125_146" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1879 'and' 'and_ln125_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1880 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_257 = and i1 %tmp_380, i1 %select_ln125_145" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1880 'and' 'and_ln125_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%or_ln125_228 = or i1 %and_ln125_255, i1 %and_ln125_257" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1881 'or' 'or_ln125_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%xor_ln125_147 = xor i1 %or_ln125_228, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1882 'xor' 'xor_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_110)   --->   "%and_ln125_258 = and i1 %tmp_376, i1 %xor_ln125_147" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1883 'and' 'and_ln125_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1884 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_110 = or i1 %and_ln125_256, i1 %and_ln125_258" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1884 'or' 'or_ln125_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%select_ln125_146 = select i1 %and_ln125_256, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1885 'select' 'select_ln125_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%select_ln125_147 = select i1 %or_ln125_110, i13 %select_ln125_146, i13 %sum_81" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1886 'select' 'select_ln125_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%shl_ln125_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_147, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1887 'bitconcatenate' 'shl_ln125_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_68)   --->   "%sext_ln125_32 = sext i22 %shl_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1888 'sext' 'sext_ln125_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1889 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_68 = add i28 %sext_ln125_32, i28 %mul_ln126_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1889 'add' 'add_ln125_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1890 'bitselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%sum_82 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_68, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1891 'partselect' 'sum_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1892 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1893 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_260)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1894 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%or_ln125_111 = or i1 %tmp_383, i1 %icmp_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1895 'or' 'or_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%and_ln125_259 = and i1 %or_ln125_111, i1 %tmp_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1896 'and' 'and_ln125_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node sum_83)   --->   "%zext_ln125_37 = zext i1 %and_ln125_259" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1897 'zext' 'zext_ln125_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1898 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_83 = add i13 %sum_82, i13 %zext_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1898 'add' 'sum_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_83, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1899 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_260)   --->   "%xor_ln125_148 = xor i1 %tmp_386, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1900 'xor' 'xor_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1901 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_260 = and i1 %tmp_385, i1 %xor_ln125_148" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1901 'and' 'and_ln125_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_68, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1902 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1903 [1/1] (0.70ns)   --->   "%icmp_ln125_149 = icmp_eq  i5 %tmp_125, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1903 'icmp' 'icmp_ln125_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_68, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1904 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1905 [1/1] (0.70ns)   --->   "%icmp_ln125_150 = icmp_eq  i6 %tmp_127, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1905 'icmp' 'icmp_ln125_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1906 [1/1] (0.70ns)   --->   "%icmp_ln125_151 = icmp_eq  i6 %tmp_127, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1906 'icmp' 'icmp_ln125_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%select_ln125_148 = select i1 %and_ln125_260, i1 %icmp_ln125_150, i1 %icmp_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1907 'select' 'select_ln125_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_68, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1908 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%xor_ln125_293 = xor i1 %tmp_387, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1909 'xor' 'xor_ln125_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%and_ln125_261 = and i1 %icmp_ln125_149, i1 %xor_ln125_293" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1910 'and' 'and_ln125_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_264)   --->   "%select_ln125_149 = select i1 %and_ln125_260, i1 %and_ln125_261, i1 %icmp_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1911 'select' 'select_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%and_ln125_262 = and i1 %and_ln125_260, i1 %icmp_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1912 'and' 'and_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%xor_ln125_149 = xor i1 %select_ln125_148, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1913 'xor' 'xor_ln125_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%or_ln125_112 = or i1 %tmp_386, i1 %xor_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1914 'or' 'or_ln125_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_263)   --->   "%xor_ln125_150 = xor i1 %tmp_382, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1915 'xor' 'xor_ln125_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1916 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_263 = and i1 %or_ln125_112, i1 %xor_ln125_150" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1916 'and' 'and_ln125_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1917 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_264 = and i1 %tmp_386, i1 %select_ln125_149" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1917 'and' 'and_ln125_264' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%or_ln125_229 = or i1 %and_ln125_262, i1 %and_ln125_264" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1918 'or' 'or_ln125_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%xor_ln125_151 = xor i1 %or_ln125_229, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1919 'xor' 'xor_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_113)   --->   "%and_ln125_265 = and i1 %tmp_382, i1 %xor_ln125_151" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1920 'and' 'and_ln125_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1921 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_113 = or i1 %and_ln125_263, i1 %and_ln125_265" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1921 'or' 'or_ln125_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln126_82 = sext i13 %query_22_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1922 'sext' 'sext_ln126_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln126_83 = sext i13 %key_22_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1923 'sext' 'sext_ln126_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1924 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_38)   --->   "%sub_ln126_38 = sub i14 %sext_ln126_82, i14 %sext_ln126_83" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1924 'sub' 'sub_ln126_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1925 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_38)   --->   "%sext_ln126_84 = sext i14 %sub_ln126_38" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1925 'sext' 'sext_ln126_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1926 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_38 = mul i28 %sext_ln126_84, i28 %sext_ln126_84" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1926 'mul' 'mul_ln126_38' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln125_38 = trunc i28 %mul_ln126_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1927 'trunc' 'trunc_ln125_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1928 [1/1] (0.70ns)   --->   "%icmp_ln125_152 = icmp_ne  i8 %trunc_ln125_38, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1928 'icmp' 'icmp_ln125_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln126_85 = sext i13 %query_23_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1929 'sext' 'sext_ln126_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln126_86 = sext i13 %key_23_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1930 'sext' 'sext_ln126_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1931 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_39)   --->   "%sub_ln126_39 = sub i14 %sext_ln126_85, i14 %sext_ln126_86" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1931 'sub' 'sub_ln126_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1932 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_39)   --->   "%sext_ln126_87 = sext i14 %sub_ln126_39" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1932 'sext' 'sext_ln126_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1933 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_39 = mul i28 %sext_ln126_87, i28 %sext_ln126_87" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 1933 'mul' 'mul_ln126_39' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%trunc_ln125_39 = trunc i28 %mul_ln126_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1934 'trunc' 'trunc_ln125_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (0.70ns)   --->   "%icmp_ln125_156 = icmp_ne  i8 %trunc_ln125_39, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1935 'icmp' 'icmp_ln125_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%select_ln125_174 = select i1 %and_ln125_305, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1936 'select' 'select_ln125_174' <Predicate = (or_ln125_131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%select_ln125_175 = select i1 %or_ln125_131, i13 %select_ln125_174, i13 %sum_97" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1937 'select' 'select_ln125_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%shl_ln125_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_175, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1938 'bitconcatenate' 'shl_ln125_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_81)   --->   "%sext_ln125_38 = sext i22 %shl_ln125_37" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1939 'sext' 'sext_ln125_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1940 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_81 = add i28 %sext_ln125_38, i28 %mul_ln126_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1940 'add' 'add_ln125_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1941 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%sum_98 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_81, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1942 'partselect' 'sum_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1943 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1944 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_309)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1945 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%or_ln125_132 = or i1 %tmp_431, i1 %icmp_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1946 'or' 'or_ln125_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%and_ln125_308 = and i1 %or_ln125_132, i1 %tmp_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1947 'and' 'and_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node sum_99)   --->   "%zext_ln125_44 = zext i1 %and_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1948 'zext' 'zext_ln125_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1949 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_99 = add i13 %sum_98, i13 %zext_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1949 'add' 'sum_99' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_99, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1950 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_309)   --->   "%xor_ln125_176 = xor i1 %tmp_434, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1951 'xor' 'xor_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1952 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_309 = and i1 %tmp_433, i1 %xor_ln125_176" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1952 'and' 'and_ln125_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_81, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1953 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1954 [1/1] (0.70ns)   --->   "%icmp_ln125_177 = icmp_eq  i5 %tmp_150, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1954 'icmp' 'icmp_ln125_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_81, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1955 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1956 [1/1] (0.70ns)   --->   "%icmp_ln125_178 = icmp_eq  i6 %tmp_152, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1956 'icmp' 'icmp_ln125_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1957 [1/1] (0.70ns)   --->   "%icmp_ln125_179 = icmp_eq  i6 %tmp_152, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1957 'icmp' 'icmp_ln125_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%select_ln125_176 = select i1 %and_ln125_309, i1 %icmp_ln125_178, i1 %icmp_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1958 'select' 'select_ln125_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_81, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1959 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%xor_ln125_300 = xor i1 %tmp_435, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1960 'xor' 'xor_ln125_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%and_ln125_310 = and i1 %icmp_ln125_177, i1 %xor_ln125_300" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1961 'and' 'and_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_313)   --->   "%select_ln125_177 = select i1 %and_ln125_309, i1 %and_ln125_310, i1 %icmp_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1962 'select' 'select_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%and_ln125_311 = and i1 %and_ln125_309, i1 %icmp_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1963 'and' 'and_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%xor_ln125_177 = xor i1 %select_ln125_176, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1964 'xor' 'xor_ln125_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%or_ln125_133 = or i1 %tmp_434, i1 %xor_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1965 'or' 'or_ln125_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_312)   --->   "%xor_ln125_178 = xor i1 %tmp_430, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1966 'xor' 'xor_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1967 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_312 = and i1 %or_ln125_133, i1 %xor_ln125_178" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1967 'and' 'and_ln125_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1968 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_313 = and i1 %tmp_434, i1 %select_ln125_177" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1968 'and' 'and_ln125_313' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%or_ln125_236 = or i1 %and_ln125_311, i1 %and_ln125_313" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1969 'or' 'or_ln125_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%xor_ln125_179 = xor i1 %or_ln125_236, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1970 'xor' 'xor_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_134)   --->   "%and_ln125_314 = and i1 %tmp_430, i1 %xor_ln125_179" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1971 'and' 'and_ln125_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1972 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_134 = or i1 %and_ln125_312, i1 %and_ln125_314" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1972 'or' 'or_ln125_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%select_ln125_178 = select i1 %and_ln125_312, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1973 'select' 'select_ln125_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%select_ln125_179 = select i1 %or_ln125_134, i13 %select_ln125_178, i13 %sum_99" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1974 'select' 'select_ln125_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%shl_ln125_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_179, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1975 'bitconcatenate' 'shl_ln125_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_83)   --->   "%sext_ln125_39 = sext i22 %shl_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1976 'sext' 'sext_ln125_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1977 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_83 = add i28 %sext_ln125_39, i28 %mul_ln126_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1977 'add' 'add_ln125_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1978 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%sum_100 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_83, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1979 'partselect' 'sum_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 1980 'bitselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1981 'bitselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_316)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1982 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%or_ln125_135 = or i1 %tmp_437, i1 %icmp_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1983 'or' 'or_ln125_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%and_ln125_315 = and i1 %or_ln125_135, i1 %tmp_438" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1984 'and' 'and_ln125_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node sum_101)   --->   "%zext_ln125_45 = zext i1 %and_ln125_315" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1985 'zext' 'zext_ln125_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1986 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_101 = add i13 %sum_100, i13 %zext_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1986 'add' 'sum_101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_101, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1987 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_316)   --->   "%xor_ln125_180 = xor i1 %tmp_440, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1988 'xor' 'xor_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1989 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_316 = and i1 %tmp_439, i1 %xor_ln125_180" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1989 'and' 'and_ln125_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_83, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1990 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1991 [1/1] (0.70ns)   --->   "%icmp_ln125_181 = icmp_eq  i5 %tmp_153, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1991 'icmp' 'icmp_ln125_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_83, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1992 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1993 [1/1] (0.70ns)   --->   "%icmp_ln125_182 = icmp_eq  i6 %tmp_155, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1993 'icmp' 'icmp_ln125_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1994 [1/1] (0.70ns)   --->   "%icmp_ln125_183 = icmp_eq  i6 %tmp_155, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1994 'icmp' 'icmp_ln125_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%select_ln125_180 = select i1 %and_ln125_316, i1 %icmp_ln125_182, i1 %icmp_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1995 'select' 'select_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_83, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1996 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%xor_ln125_301 = xor i1 %tmp_441, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1997 'xor' 'xor_ln125_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%and_ln125_317 = and i1 %icmp_ln125_181, i1 %xor_ln125_301" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1998 'and' 'and_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_320)   --->   "%select_ln125_181 = select i1 %and_ln125_316, i1 %and_ln125_317, i1 %icmp_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 1999 'select' 'select_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%and_ln125_318 = and i1 %and_ln125_316, i1 %icmp_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2000 'and' 'and_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%xor_ln125_181 = xor i1 %select_ln125_180, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2001 'xor' 'xor_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%or_ln125_136 = or i1 %tmp_440, i1 %xor_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2002 'or' 'or_ln125_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_319)   --->   "%xor_ln125_182 = xor i1 %tmp_436, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2003 'xor' 'xor_ln125_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2004 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_319 = and i1 %or_ln125_136, i1 %xor_ln125_182" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2004 'and' 'and_ln125_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2005 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_320 = and i1 %tmp_440, i1 %select_ln125_181" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2005 'and' 'and_ln125_320' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%or_ln125_237 = or i1 %and_ln125_318, i1 %and_ln125_320" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2006 'or' 'or_ln125_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%xor_ln125_183 = xor i1 %or_ln125_237, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2007 'xor' 'xor_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_137)   --->   "%and_ln125_321 = and i1 %tmp_436, i1 %xor_ln125_183" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2008 'and' 'and_ln125_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2009 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_137 = or i1 %and_ln125_319, i1 %and_ln125_321" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2009 'or' 'or_ln125_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln126_100 = sext i13 %key_30_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2010 'sext' 'sext_ln126_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2011 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_46)   --->   "%sub_ln126_46 = sub i14 %sext_ln126_82, i14 %sext_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2011 'sub' 'sub_ln126_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2012 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_46)   --->   "%sext_ln126_101 = sext i14 %sub_ln126_46" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2012 'sext' 'sext_ln126_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2013 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_46 = mul i28 %sext_ln126_101, i28 %sext_ln126_101" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2013 'mul' 'mul_ln126_46' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln125_46 = trunc i28 %mul_ln126_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2014 'trunc' 'trunc_ln125_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2015 [1/1] (0.70ns)   --->   "%icmp_ln125_184 = icmp_ne  i8 %trunc_ln125_46, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2015 'icmp' 'icmp_ln125_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln126_102 = sext i13 %key_31_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2016 'sext' 'sext_ln126_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2017 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_47)   --->   "%sub_ln126_47 = sub i14 %sext_ln126_85, i14 %sext_ln126_102" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2017 'sub' 'sub_ln126_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2018 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_47)   --->   "%sext_ln126_103 = sext i14 %sub_ln126_47" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2018 'sext' 'sext_ln126_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2019 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_47 = mul i28 %sext_ln126_103, i28 %sext_ln126_103" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2019 'mul' 'mul_ln126_47' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln125_47 = trunc i28 %mul_ln126_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2020 'trunc' 'trunc_ln125_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2021 [1/1] (0.70ns)   --->   "%icmp_ln125_188 = icmp_ne  i8 %trunc_ln125_47, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2021 'icmp' 'icmp_ln125_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%select_ln125_206 = select i1 %and_ln125_361, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2022 'select' 'select_ln125_206' <Predicate = (or_ln125_155)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%select_ln125_207 = select i1 %or_ln125_155, i13 %select_ln125_206, i13 %sum_115" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2023 'select' 'select_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%shl_ln125_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_207, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2024 'bitconcatenate' 'shl_ln125_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_96)   --->   "%sext_ln125_45 = sext i22 %shl_ln125_44" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2025 'sext' 'sext_ln125_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2026 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_96 = add i28 %sext_ln125_45, i28 %mul_ln126_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2026 'add' 'add_ln125_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2027 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%sum_116 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_96, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2028 'partselect' 'sum_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2029 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2030 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_365)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2031 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%or_ln125_156 = or i1 %tmp_485, i1 %icmp_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2032 'or' 'or_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%and_ln125_364 = and i1 %or_ln125_156, i1 %tmp_486" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2033 'and' 'and_ln125_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node sum_117)   --->   "%zext_ln125_52 = zext i1 %and_ln125_364" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2034 'zext' 'zext_ln125_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2035 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_117 = add i13 %sum_116, i13 %zext_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2035 'add' 'sum_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_117, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2036 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_365)   --->   "%xor_ln125_208 = xor i1 %tmp_488, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2037 'xor' 'xor_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2038 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_365 = and i1 %tmp_487, i1 %xor_ln125_208" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2038 'and' 'and_ln125_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_96, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2039 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2040 [1/1] (0.70ns)   --->   "%icmp_ln125_209 = icmp_eq  i5 %tmp_178, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2040 'icmp' 'icmp_ln125_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_96, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2041 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2042 [1/1] (0.70ns)   --->   "%icmp_ln125_210 = icmp_eq  i6 %tmp_180, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2042 'icmp' 'icmp_ln125_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2043 [1/1] (0.70ns)   --->   "%icmp_ln125_211 = icmp_eq  i6 %tmp_180, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2043 'icmp' 'icmp_ln125_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%select_ln125_208 = select i1 %and_ln125_365, i1 %icmp_ln125_210, i1 %icmp_ln125_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2044 'select' 'select_ln125_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_96, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2045 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%xor_ln125_308 = xor i1 %tmp_489, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2046 'xor' 'xor_ln125_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%and_ln125_366 = and i1 %icmp_ln125_209, i1 %xor_ln125_308" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2047 'and' 'and_ln125_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_369)   --->   "%select_ln125_209 = select i1 %and_ln125_365, i1 %and_ln125_366, i1 %icmp_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2048 'select' 'select_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%and_ln125_367 = and i1 %and_ln125_365, i1 %icmp_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2049 'and' 'and_ln125_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%xor_ln125_209 = xor i1 %select_ln125_208, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2050 'xor' 'xor_ln125_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%or_ln125_157 = or i1 %tmp_488, i1 %xor_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2051 'or' 'or_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_368)   --->   "%xor_ln125_210 = xor i1 %tmp_484, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2052 'xor' 'xor_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2053 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_368 = and i1 %or_ln125_157, i1 %xor_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2053 'and' 'and_ln125_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2054 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_369 = and i1 %tmp_488, i1 %select_ln125_209" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2054 'and' 'and_ln125_369' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%or_ln125_244 = or i1 %and_ln125_367, i1 %and_ln125_369" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2055 'or' 'or_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%xor_ln125_211 = xor i1 %or_ln125_244, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2056 'xor' 'xor_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_158)   --->   "%and_ln125_370 = and i1 %tmp_484, i1 %xor_ln125_211" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2057 'and' 'and_ln125_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2058 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_158 = or i1 %and_ln125_368, i1 %and_ln125_370" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2058 'or' 'or_ln125_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%select_ln125_210 = select i1 %and_ln125_368, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2059 'select' 'select_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%select_ln125_211 = select i1 %or_ln125_158, i13 %select_ln125_210, i13 %sum_117" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2060 'select' 'select_ln125_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%shl_ln125_45 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_211, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2061 'bitconcatenate' 'shl_ln125_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_98)   --->   "%sext_ln125_46 = sext i22 %shl_ln125_45" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2062 'sext' 'sext_ln125_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2063 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_98 = add i28 %sext_ln125_46, i28 %mul_ln126_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2063 'add' 'add_ln125_98' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2064 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%sum_118 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_98, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2065 'partselect' 'sum_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2066 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2067 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_372)   --->   "%tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2068 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%or_ln125_159 = or i1 %tmp_491, i1 %icmp_ln125_212" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2069 'or' 'or_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%and_ln125_371 = and i1 %or_ln125_159, i1 %tmp_492" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2070 'and' 'and_ln125_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node sum_119)   --->   "%zext_ln125_53 = zext i1 %and_ln125_371" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2071 'zext' 'zext_ln125_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2072 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_119 = add i13 %sum_118, i13 %zext_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2072 'add' 'sum_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2073 [1/1] (0.00ns)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_119, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2073 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_372)   --->   "%xor_ln125_212 = xor i1 %tmp_494, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2074 'xor' 'xor_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2075 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_372 = and i1 %tmp_493, i1 %xor_ln125_212" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2075 'and' 'and_ln125_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_98, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2076 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2077 [1/1] (0.70ns)   --->   "%icmp_ln125_213 = icmp_eq  i5 %tmp_181, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2077 'icmp' 'icmp_ln125_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_98, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2078 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2079 [1/1] (0.70ns)   --->   "%icmp_ln125_214 = icmp_eq  i6 %tmp_183, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2079 'icmp' 'icmp_ln125_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2080 [1/1] (0.70ns)   --->   "%icmp_ln125_215 = icmp_eq  i6 %tmp_183, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2080 'icmp' 'icmp_ln125_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%select_ln125_212 = select i1 %and_ln125_372, i1 %icmp_ln125_214, i1 %icmp_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2081 'select' 'select_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_98, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2082 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%xor_ln125_309 = xor i1 %tmp_495, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2083 'xor' 'xor_ln125_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%and_ln125_373 = and i1 %icmp_ln125_213, i1 %xor_ln125_309" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2084 'and' 'and_ln125_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_376)   --->   "%select_ln125_213 = select i1 %and_ln125_372, i1 %and_ln125_373, i1 %icmp_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2085 'select' 'select_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%and_ln125_374 = and i1 %and_ln125_372, i1 %icmp_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2086 'and' 'and_ln125_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%xor_ln125_213 = xor i1 %select_ln125_212, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2087 'xor' 'xor_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%or_ln125_160 = or i1 %tmp_494, i1 %xor_ln125_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2088 'or' 'or_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_375)   --->   "%xor_ln125_214 = xor i1 %tmp_490, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2089 'xor' 'xor_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2090 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_375 = and i1 %or_ln125_160, i1 %xor_ln125_214" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2090 'and' 'and_ln125_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2091 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_376 = and i1 %tmp_494, i1 %select_ln125_213" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2091 'and' 'and_ln125_376' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%or_ln125_245 = or i1 %and_ln125_374, i1 %and_ln125_376" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2092 'or' 'or_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%xor_ln125_215 = xor i1 %or_ln125_245, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2093 'xor' 'xor_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_161)   --->   "%and_ln125_377 = and i1 %tmp_490, i1 %xor_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2094 'and' 'and_ln125_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2095 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_161 = or i1 %and_ln125_375, i1 %and_ln125_377" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2095 'or' 'or_ln125_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln126_116 = sext i13 %query_30_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2096 'sext' 'sext_ln126_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2097 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_54)   --->   "%sub_ln126_54 = sub i14 %sext_ln126_116, i14 %sext_ln126_83" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2097 'sub' 'sub_ln126_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2098 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_54)   --->   "%sext_ln126_117 = sext i14 %sub_ln126_54" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2098 'sext' 'sext_ln126_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2099 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_54 = mul i28 %sext_ln126_117, i28 %sext_ln126_117" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2099 'mul' 'mul_ln126_54' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2100 [1/1] (0.00ns)   --->   "%trunc_ln125_54 = trunc i28 %mul_ln126_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2100 'trunc' 'trunc_ln125_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2101 [1/1] (0.70ns)   --->   "%icmp_ln125_216 = icmp_ne  i8 %trunc_ln125_54, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2101 'icmp' 'icmp_ln125_216' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln126_118 = sext i13 %query_31_val_read" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2102 'sext' 'sext_ln126_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2103 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_55)   --->   "%sub_ln126_55 = sub i14 %sext_ln126_118, i14 %sext_ln126_86" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2103 'sub' 'sub_ln126_55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2104 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_55)   --->   "%sext_ln126_119 = sext i14 %sub_ln126_55" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2104 'sext' 'sext_ln126_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2105 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_55 = mul i28 %sext_ln126_119, i28 %sext_ln126_119" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2105 'mul' 'mul_ln126_55' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln125_55 = trunc i28 %mul_ln126_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2106 'trunc' 'trunc_ln125_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2107 [1/1] (0.70ns)   --->   "%icmp_ln125_220 = icmp_ne  i8 %trunc_ln125_55, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2107 'icmp' 'icmp_ln125_220' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_111)   --->   "%select_ln125_238 = select i1 %and_ln125_417, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2108 'select' 'select_ln125_238' <Predicate = (or_ln125_179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_111)   --->   "%select_ln125_239 = select i1 %or_ln125_179, i13 %select_ln125_238, i13 %sum_133" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2109 'select' 'select_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_111)   --->   "%shl_ln125_51 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_239, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2110 'bitconcatenate' 'shl_ln125_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_111)   --->   "%sext_ln125_52 = sext i22 %shl_ln125_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2111 'sext' 'sext_ln125_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2112 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_111 = add i28 %sext_ln125_52, i28 %mul_ln126_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2112 'add' 'add_ln125_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_111, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2113 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%sum_134 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_111, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2114 'partselect' 'sum_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_111, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2115 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_111, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2116 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_421)   --->   "%tmp_541 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_111, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2117 'bitselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%or_ln125_180 = or i1 %tmp_539, i1 %icmp_ln125_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2118 'or' 'or_ln125_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%and_ln125_420 = and i1 %or_ln125_180, i1 %tmp_540" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2119 'and' 'and_ln125_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node sum_135)   --->   "%zext_ln125_60 = zext i1 %and_ln125_420" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2120 'zext' 'zext_ln125_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2121 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_135 = add i13 %sum_134, i13 %zext_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2121 'add' 'sum_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_135, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2122 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_421)   --->   "%xor_ln125_240 = xor i1 %tmp_542, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2123 'xor' 'xor_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2124 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_421 = and i1 %tmp_541, i1 %xor_ln125_240" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2124 'and' 'and_ln125_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_111, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2125 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2126 [1/1] (0.70ns)   --->   "%icmp_ln125_241 = icmp_eq  i5 %tmp_206, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2126 'icmp' 'icmp_ln125_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_111, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2127 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2128 [1/1] (0.70ns)   --->   "%icmp_ln125_242 = icmp_eq  i6 %tmp_208, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2128 'icmp' 'icmp_ln125_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2129 [1/1] (0.70ns)   --->   "%icmp_ln125_243 = icmp_eq  i6 %tmp_208, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2129 'icmp' 'icmp_ln125_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%select_ln125_240 = select i1 %and_ln125_421, i1 %icmp_ln125_242, i1 %icmp_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2130 'select' 'select_ln125_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_111, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2131 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%xor_ln125_316 = xor i1 %tmp_543, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2132 'xor' 'xor_ln125_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%and_ln125_422 = and i1 %icmp_ln125_241, i1 %xor_ln125_316" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2133 'and' 'and_ln125_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_425)   --->   "%select_ln125_241 = select i1 %and_ln125_421, i1 %and_ln125_422, i1 %icmp_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2134 'select' 'select_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%and_ln125_423 = and i1 %and_ln125_421, i1 %icmp_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2135 'and' 'and_ln125_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%xor_ln125_241 = xor i1 %select_ln125_240, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2136 'xor' 'xor_ln125_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%or_ln125_181 = or i1 %tmp_542, i1 %xor_ln125_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2137 'or' 'or_ln125_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_424)   --->   "%xor_ln125_242 = xor i1 %tmp_538, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2138 'xor' 'xor_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_424 = and i1 %or_ln125_181, i1 %xor_ln125_242" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2139 'and' 'and_ln125_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2140 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_425 = and i1 %tmp_542, i1 %select_ln125_241" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2140 'and' 'and_ln125_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%or_ln125_252 = or i1 %and_ln125_423, i1 %and_ln125_425" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2141 'or' 'or_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%xor_ln125_243 = xor i1 %or_ln125_252, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2142 'xor' 'xor_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_182)   --->   "%and_ln125_426 = and i1 %tmp_538, i1 %xor_ln125_243" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2143 'and' 'and_ln125_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2144 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_182 = or i1 %and_ln125_424, i1 %and_ln125_426" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2144 'or' 'or_ln125_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_113)   --->   "%select_ln125_242 = select i1 %and_ln125_424, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2145 'select' 'select_ln125_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_113)   --->   "%select_ln125_243 = select i1 %or_ln125_182, i13 %select_ln125_242, i13 %sum_135" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2146 'select' 'select_ln125_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_113)   --->   "%shl_ln125_52 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_243, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2147 'bitconcatenate' 'shl_ln125_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_113)   --->   "%sext_ln125_53 = sext i22 %shl_ln125_52" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2148 'sext' 'sext_ln125_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2149 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_113 = add i28 %sext_ln125_53, i28 %mul_ln126_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2149 'add' 'add_ln125_113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_113, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2150 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%sum_136 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_113, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2151 'partselect' 'sum_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_113, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2152 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_113, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2153 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_428)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_113, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2154 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%or_ln125_183 = or i1 %tmp_545, i1 %icmp_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2155 'or' 'or_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%and_ln125_427 = and i1 %or_ln125_183, i1 %tmp_546" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2156 'and' 'and_ln125_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node sum_137)   --->   "%zext_ln125_61 = zext i1 %and_ln125_427" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2157 'zext' 'zext_ln125_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2158 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_137 = add i13 %sum_136, i13 %zext_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2158 'add' 'sum_137' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_137, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2159 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_428)   --->   "%xor_ln125_244 = xor i1 %tmp_548, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2160 'xor' 'xor_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2161 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_428 = and i1 %tmp_547, i1 %xor_ln125_244" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2161 'and' 'and_ln125_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_113, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2162 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2163 [1/1] (0.70ns)   --->   "%icmp_ln125_245 = icmp_eq  i5 %tmp_209, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2163 'icmp' 'icmp_ln125_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_113, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2164 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2165 [1/1] (0.70ns)   --->   "%icmp_ln125_246 = icmp_eq  i6 %tmp_211, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2165 'icmp' 'icmp_ln125_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2166 [1/1] (0.70ns)   --->   "%icmp_ln125_247 = icmp_eq  i6 %tmp_211, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2166 'icmp' 'icmp_ln125_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%select_ln125_244 = select i1 %and_ln125_428, i1 %icmp_ln125_246, i1 %icmp_ln125_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2167 'select' 'select_ln125_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_113, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2168 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%xor_ln125_317 = xor i1 %tmp_549, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2169 'xor' 'xor_ln125_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%and_ln125_429 = and i1 %icmp_ln125_245, i1 %xor_ln125_317" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2170 'and' 'and_ln125_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_432)   --->   "%select_ln125_245 = select i1 %and_ln125_428, i1 %and_ln125_429, i1 %icmp_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2171 'select' 'select_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%and_ln125_430 = and i1 %and_ln125_428, i1 %icmp_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2172 'and' 'and_ln125_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%xor_ln125_245 = xor i1 %select_ln125_244, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2173 'xor' 'xor_ln125_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%or_ln125_184 = or i1 %tmp_548, i1 %xor_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2174 'or' 'or_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_431)   --->   "%xor_ln125_246 = xor i1 %tmp_544, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2175 'xor' 'xor_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2176 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_431 = and i1 %or_ln125_184, i1 %xor_ln125_246" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2176 'and' 'and_ln125_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2177 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_432 = and i1 %tmp_548, i1 %select_ln125_245" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2177 'and' 'and_ln125_432' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%or_ln125_253 = or i1 %and_ln125_430, i1 %and_ln125_432" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2178 'or' 'or_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%xor_ln125_247 = xor i1 %or_ln125_253, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2179 'xor' 'xor_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_185)   --->   "%and_ln125_433 = and i1 %tmp_544, i1 %xor_ln125_247" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2180 'and' 'and_ln125_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2181 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_185 = or i1 %and_ln125_431, i1 %and_ln125_433" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2181 'or' 'or_ln125_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2182 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_62)   --->   "%sub_ln126_62 = sub i14 %sext_ln126_116, i14 %sext_ln126_100" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2182 'sub' 'sub_ln126_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2183 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_62)   --->   "%sext_ln126_126 = sext i14 %sub_ln126_62" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2183 'sext' 'sext_ln126_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2184 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_62 = mul i28 %sext_ln126_126, i28 %sext_ln126_126" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2184 'mul' 'mul_ln126_62' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln125_62 = trunc i28 %mul_ln126_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2185 'trunc' 'trunc_ln125_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2186 [1/1] (0.70ns)   --->   "%icmp_ln125_248 = icmp_ne  i8 %trunc_ln125_62, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2186 'icmp' 'icmp_ln125_248' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2187 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_63)   --->   "%sub_ln126_63 = sub i14 %sext_ln126_118, i14 %sext_ln126_102" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2187 'sub' 'sub_ln126_63' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2188 [1/1] (0.00ns) (grouped into DSP with root node mul_ln126_63)   --->   "%sext_ln126_127 = sext i14 %sub_ln126_63" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2188 'sext' 'sext_ln126_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2189 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln126_63 = mul i28 %sext_ln126_127, i28 %sext_ln126_127" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 2189 'mul' 'mul_ln126_63' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2190 [1/1] (0.00ns)   --->   "%trunc_ln125_63 = trunc i28 %mul_ln126_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2190 'trunc' 'trunc_ln125_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2191 [1/1] (0.70ns)   --->   "%icmp_ln125_252 = icmp_ne  i8 %trunc_ln125_63, i8 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2191 'icmp' 'icmp_ln125_252' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.26>
ST_5 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_10)   --->   "%select_ln125_22 = select i1 %and_ln125_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2192 'select' 'select_ln125_22' <Predicate = (or_ln125_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_10)   --->   "%select_ln125_23 = select i1 %or_ln125_17, i13 %select_ln125_22, i13 %sum_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2193 'select' 'select_ln125_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_10)   --->   "%shl_ln125_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_23, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2194 'bitconcatenate' 'shl_ln125_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_10)   --->   "%sext_ln125_5 = sext i22 %shl_ln125_5" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2195 'sext' 'sext_ln125_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2196 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_10 = add i28 %sext_ln125_5, i28 %mul_ln126_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2196 'add' 'add_ln125_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_10, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2197 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%sum_12 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_10, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2198 'partselect' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_10, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2199 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_10, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2200 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_43)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_10, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2201 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%or_ln125_18 = or i1 %tmp_98, i1 %icmp_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2202 'or' 'or_ln125_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%and_ln125_42 = and i1 %or_ln125_18, i1 %tmp_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2203 'and' 'and_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%zext_ln125_6 = zext i1 %and_ln125_42" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2204 'zext' 'zext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2205 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_13 = add i13 %sum_12, i13 %zext_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2205 'add' 'sum_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_13, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2206 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_43)   --->   "%xor_ln125_24 = xor i1 %tmp_107, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2207 'xor' 'xor_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2208 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_43 = and i1 %tmp_104, i1 %xor_ln125_24" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2208 'and' 'and_ln125_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_10, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2209 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2210 [1/1] (0.70ns)   --->   "%icmp_ln125_25 = icmp_eq  i5 %tmp_16, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2210 'icmp' 'icmp_ln125_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_10, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2211 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2212 [1/1] (0.70ns)   --->   "%icmp_ln125_26 = icmp_eq  i6 %tmp_18, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2212 'icmp' 'icmp_ln125_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2213 [1/1] (0.70ns)   --->   "%icmp_ln125_27 = icmp_eq  i6 %tmp_18, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2213 'icmp' 'icmp_ln125_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%select_ln125_24 = select i1 %and_ln125_43, i1 %icmp_ln125_26, i1 %icmp_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2214 'select' 'select_ln125_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_10, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2215 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%xor_ln125_262 = xor i1 %tmp_108, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2216 'xor' 'xor_ln125_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%and_ln125_44 = and i1 %icmp_ln125_25, i1 %xor_ln125_262" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2217 'and' 'and_ln125_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_47)   --->   "%select_ln125_25 = select i1 %and_ln125_43, i1 %and_ln125_44, i1 %icmp_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2218 'select' 'select_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%and_ln125_45 = and i1 %and_ln125_43, i1 %icmp_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2219 'and' 'and_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%xor_ln125_25 = xor i1 %select_ln125_24, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2220 'xor' 'xor_ln125_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2221 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%or_ln125_19 = or i1 %tmp_107, i1 %xor_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2221 'or' 'or_ln125_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_46)   --->   "%xor_ln125_26 = xor i1 %tmp_95, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2222 'xor' 'xor_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2223 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_46 = and i1 %or_ln125_19, i1 %xor_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2223 'and' 'and_ln125_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2224 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_47 = and i1 %tmp_107, i1 %select_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2224 'and' 'and_ln125_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%or_ln125_198 = or i1 %and_ln125_45, i1 %and_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2225 'or' 'or_ln125_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%xor_ln125_27 = xor i1 %or_ln125_198, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2226 'xor' 'xor_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_20)   --->   "%and_ln125_48 = and i1 %tmp_95, i1 %xor_ln125_27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2227 'and' 'and_ln125_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2228 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_20 = or i1 %and_ln125_46, i1 %and_ln125_48" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2228 'or' 'or_ln125_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_12)   --->   "%select_ln125_26 = select i1 %and_ln125_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2229 'select' 'select_ln125_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_12)   --->   "%select_ln125_27 = select i1 %or_ln125_20, i13 %select_ln125_26, i13 %sum_13" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2230 'select' 'select_ln125_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_12)   --->   "%shl_ln125_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_27, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2231 'bitconcatenate' 'shl_ln125_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_12)   --->   "%sext_ln125_6 = sext i22 %shl_ln125_6" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2232 'sext' 'sext_ln125_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2233 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_12 = add i28 %sext_ln125_6, i28 %mul_ln126_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2233 'add' 'add_ln125_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_12, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2234 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%sum_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_12, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2235 'partselect' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_12, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2236 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_12, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2237 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_50)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_12, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2238 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%or_ln125_21 = or i1 %tmp_112, i1 %icmp_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2239 'or' 'or_ln125_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%and_ln125_49 = and i1 %or_ln125_21, i1 %tmp_114" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2240 'and' 'and_ln125_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%zext_ln125_7 = zext i1 %and_ln125_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2241 'zext' 'zext_ln125_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2242 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_15 = add i13 %sum_14, i13 %zext_ln125_7" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2242 'add' 'sum_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_15, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2243 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_50)   --->   "%xor_ln125_28 = xor i1 %tmp_120, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2244 'xor' 'xor_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2245 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_50 = and i1 %tmp_117, i1 %xor_ln125_28" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2245 'and' 'and_ln125_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_12, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2246 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2247 [1/1] (0.70ns)   --->   "%icmp_ln125_29 = icmp_eq  i5 %tmp_19, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2247 'icmp' 'icmp_ln125_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_12, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2248 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2249 [1/1] (0.70ns)   --->   "%icmp_ln125_30 = icmp_eq  i6 %tmp_21, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2249 'icmp' 'icmp_ln125_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2250 [1/1] (0.70ns)   --->   "%icmp_ln125_31 = icmp_eq  i6 %tmp_21, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2250 'icmp' 'icmp_ln125_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%select_ln125_28 = select i1 %and_ln125_50, i1 %icmp_ln125_30, i1 %icmp_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2251 'select' 'select_ln125_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_12, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2252 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%xor_ln125_263 = xor i1 %tmp_123, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2253 'xor' 'xor_ln125_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%and_ln125_51 = and i1 %icmp_ln125_29, i1 %xor_ln125_263" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2254 'and' 'and_ln125_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_54)   --->   "%select_ln125_29 = select i1 %and_ln125_50, i1 %and_ln125_51, i1 %icmp_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2255 'select' 'select_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%and_ln125_52 = and i1 %and_ln125_50, i1 %icmp_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2256 'and' 'and_ln125_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%xor_ln125_29 = xor i1 %select_ln125_28, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2257 'xor' 'xor_ln125_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%or_ln125_22 = or i1 %tmp_120, i1 %xor_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2258 'or' 'or_ln125_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_53)   --->   "%xor_ln125_30 = xor i1 %tmp_111, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2259 'xor' 'xor_ln125_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2260 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_53 = and i1 %or_ln125_22, i1 %xor_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2260 'and' 'and_ln125_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2261 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_54 = and i1 %tmp_120, i1 %select_ln125_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2261 'and' 'and_ln125_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%or_ln125_199 = or i1 %and_ln125_52, i1 %and_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2262 'or' 'or_ln125_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%xor_ln125_31 = xor i1 %or_ln125_199, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2263 'xor' 'xor_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_23)   --->   "%and_ln125_55 = and i1 %tmp_111, i1 %xor_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2264 'and' 'and_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2265 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_23 = or i1 %and_ln125_53, i1 %and_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2265 'or' 'or_ln125_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%select_ln125_54 = select i1 %and_ln125_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2266 'select' 'select_ln125_54' <Predicate = (or_ln125_41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%select_ln125_55 = select i1 %or_ln125_41, i13 %select_ln125_54, i13 %sum_29" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2267 'select' 'select_ln125_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%shl_ln125_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_55, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2268 'bitconcatenate' 'shl_ln125_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_25)   --->   "%sext_ln125_12 = sext i22 %shl_ln125_11" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2269 'sext' 'sext_ln125_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2270 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_25 = add i28 %sext_ln125_12, i28 %mul_ln126_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2270 'add' 'add_ln125_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2271 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%sum_30 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_25, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2272 'partselect' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2273 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2274 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_99)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2275 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%or_ln125_42 = or i1 %tmp_227, i1 %icmp_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2276 'or' 'or_ln125_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%and_ln125_98 = and i1 %or_ln125_42, i1 %tmp_228" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2277 'and' 'and_ln125_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node sum_31)   --->   "%zext_ln125_14 = zext i1 %and_ln125_98" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2278 'zext' 'zext_ln125_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2279 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_31 = add i13 %sum_30, i13 %zext_ln125_14" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2279 'add' 'sum_31' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2280 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_31, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2280 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_99)   --->   "%xor_ln125_56 = xor i1 %tmp_230, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2281 'xor' 'xor_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2282 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_99 = and i1 %tmp_229, i1 %xor_ln125_56" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2282 'and' 'and_ln125_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_25, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2283 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2284 [1/1] (0.70ns)   --->   "%icmp_ln125_57 = icmp_eq  i5 %tmp_44, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2284 'icmp' 'icmp_ln125_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_25, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2285 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2286 [1/1] (0.70ns)   --->   "%icmp_ln125_58 = icmp_eq  i6 %tmp_46, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2286 'icmp' 'icmp_ln125_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2287 [1/1] (0.70ns)   --->   "%icmp_ln125_59 = icmp_eq  i6 %tmp_46, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2287 'icmp' 'icmp_ln125_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%select_ln125_56 = select i1 %and_ln125_99, i1 %icmp_ln125_58, i1 %icmp_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2288 'select' 'select_ln125_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_25, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2289 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%xor_ln125_270 = xor i1 %tmp_231, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2290 'xor' 'xor_ln125_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%and_ln125_100 = and i1 %icmp_ln125_57, i1 %xor_ln125_270" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2291 'and' 'and_ln125_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_103)   --->   "%select_ln125_57 = select i1 %and_ln125_99, i1 %and_ln125_100, i1 %icmp_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2292 'select' 'select_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%and_ln125_101 = and i1 %and_ln125_99, i1 %icmp_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2293 'and' 'and_ln125_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%xor_ln125_57 = xor i1 %select_ln125_56, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2294 'xor' 'xor_ln125_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%or_ln125_43 = or i1 %tmp_230, i1 %xor_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2295 'or' 'or_ln125_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_102)   --->   "%xor_ln125_58 = xor i1 %tmp_226, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2296 'xor' 'xor_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2297 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_102 = and i1 %or_ln125_43, i1 %xor_ln125_58" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2297 'and' 'and_ln125_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2298 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_103 = and i1 %tmp_230, i1 %select_ln125_57" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2298 'and' 'and_ln125_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%or_ln125_206 = or i1 %and_ln125_101, i1 %and_ln125_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2299 'or' 'or_ln125_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%xor_ln125_59 = xor i1 %or_ln125_206, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2300 'xor' 'xor_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_44)   --->   "%and_ln125_104 = and i1 %tmp_226, i1 %xor_ln125_59" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2301 'and' 'and_ln125_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2302 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_44 = or i1 %and_ln125_102, i1 %and_ln125_104" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2302 'or' 'or_ln125_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_27)   --->   "%select_ln125_58 = select i1 %and_ln125_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2303 'select' 'select_ln125_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_27)   --->   "%select_ln125_59 = select i1 %or_ln125_44, i13 %select_ln125_58, i13 %sum_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2304 'select' 'select_ln125_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_27)   --->   "%shl_ln125_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_59, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2305 'bitconcatenate' 'shl_ln125_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_27)   --->   "%sext_ln125_13 = sext i22 %shl_ln125_12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2306 'sext' 'sext_ln125_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2307 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_27 = add i28 %sext_ln125_13, i28 %mul_ln126_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2307 'add' 'add_ln125_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_27, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2308 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%sum_32 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_27, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2309 'partselect' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_27, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2310 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_27, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2311 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_106)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_27, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2312 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%or_ln125_45 = or i1 %tmp_233, i1 %icmp_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2313 'or' 'or_ln125_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%and_ln125_105 = and i1 %or_ln125_45, i1 %tmp_234" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2314 'and' 'and_ln125_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node sum_33)   --->   "%zext_ln125_15 = zext i1 %and_ln125_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2315 'zext' 'zext_ln125_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2316 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_33 = add i13 %sum_32, i13 %zext_ln125_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2316 'add' 'sum_33' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_33, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2317 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_106)   --->   "%xor_ln125_60 = xor i1 %tmp_236, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2318 'xor' 'xor_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2319 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_106 = and i1 %tmp_235, i1 %xor_ln125_60" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2319 'and' 'and_ln125_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2320 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_27, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2320 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2321 [1/1] (0.70ns)   --->   "%icmp_ln125_61 = icmp_eq  i5 %tmp_47, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2321 'icmp' 'icmp_ln125_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_27, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2322 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2323 [1/1] (0.70ns)   --->   "%icmp_ln125_62 = icmp_eq  i6 %tmp_49, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2323 'icmp' 'icmp_ln125_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2324 [1/1] (0.70ns)   --->   "%icmp_ln125_63 = icmp_eq  i6 %tmp_49, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2324 'icmp' 'icmp_ln125_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%select_ln125_60 = select i1 %and_ln125_106, i1 %icmp_ln125_62, i1 %icmp_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2325 'select' 'select_ln125_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_27, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2326 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%xor_ln125_271 = xor i1 %tmp_237, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2327 'xor' 'xor_ln125_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%and_ln125_107 = and i1 %icmp_ln125_61, i1 %xor_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2328 'and' 'and_ln125_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_110)   --->   "%select_ln125_61 = select i1 %and_ln125_106, i1 %and_ln125_107, i1 %icmp_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2329 'select' 'select_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%and_ln125_108 = and i1 %and_ln125_106, i1 %icmp_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2330 'and' 'and_ln125_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%xor_ln125_61 = xor i1 %select_ln125_60, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2331 'xor' 'xor_ln125_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%or_ln125_46 = or i1 %tmp_236, i1 %xor_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2332 'or' 'or_ln125_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_109)   --->   "%xor_ln125_62 = xor i1 %tmp_232, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2333 'xor' 'xor_ln125_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2334 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_109 = and i1 %or_ln125_46, i1 %xor_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2334 'and' 'and_ln125_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2335 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_110 = and i1 %tmp_236, i1 %select_ln125_61" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2335 'and' 'and_ln125_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%or_ln125_207 = or i1 %and_ln125_108, i1 %and_ln125_110" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2336 'or' 'or_ln125_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%xor_ln125_63 = xor i1 %or_ln125_207, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2337 'xor' 'xor_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_47)   --->   "%and_ln125_111 = and i1 %tmp_232, i1 %xor_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2338 'and' 'and_ln125_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2339 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_47 = or i1 %and_ln125_109, i1 %and_ln125_111" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2339 'or' 'or_ln125_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_40)   --->   "%select_ln125_86 = select i1 %and_ln125_151, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2340 'select' 'select_ln125_86' <Predicate = (or_ln125_65)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_40)   --->   "%select_ln125_87 = select i1 %or_ln125_65, i13 %select_ln125_86, i13 %sum_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2341 'select' 'select_ln125_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_40)   --->   "%shl_ln125_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_87, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2342 'bitconcatenate' 'shl_ln125_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_40)   --->   "%sext_ln125_19 = sext i22 %shl_ln125_18" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2343 'sext' 'sext_ln125_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2344 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_40 = add i28 %sext_ln125_19, i28 %mul_ln126_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2344 'add' 'add_ln125_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2345 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_40, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2345 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%sum_48 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_40, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2346 'partselect' 'sum_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_40, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2347 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_40, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2348 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_155)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_40, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2349 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%or_ln125_66 = or i1 %tmp_281, i1 %icmp_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2350 'or' 'or_ln125_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%and_ln125_154 = and i1 %or_ln125_66, i1 %tmp_282" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2351 'and' 'and_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node sum_49)   --->   "%zext_ln125_22 = zext i1 %and_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2352 'zext' 'zext_ln125_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2353 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_49 = add i13 %sum_48, i13 %zext_ln125_22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2353 'add' 'sum_49' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_49, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2354 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_155)   --->   "%xor_ln125_88 = xor i1 %tmp_284, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2355 'xor' 'xor_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2356 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_155 = and i1 %tmp_283, i1 %xor_ln125_88" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2356 'and' 'and_ln125_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_40, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2357 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2358 [1/1] (0.70ns)   --->   "%icmp_ln125_89 = icmp_eq  i5 %tmp_72, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2358 'icmp' 'icmp_ln125_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_40, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2359 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2360 [1/1] (0.70ns)   --->   "%icmp_ln125_90 = icmp_eq  i6 %tmp_74, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2360 'icmp' 'icmp_ln125_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2361 [1/1] (0.70ns)   --->   "%icmp_ln125_91 = icmp_eq  i6 %tmp_74, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2361 'icmp' 'icmp_ln125_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%select_ln125_88 = select i1 %and_ln125_155, i1 %icmp_ln125_90, i1 %icmp_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2362 'select' 'select_ln125_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_40, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2363 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%xor_ln125_278 = xor i1 %tmp_285, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2364 'xor' 'xor_ln125_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%and_ln125_156 = and i1 %icmp_ln125_89, i1 %xor_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2365 'and' 'and_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_159)   --->   "%select_ln125_89 = select i1 %and_ln125_155, i1 %and_ln125_156, i1 %icmp_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2366 'select' 'select_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%and_ln125_157 = and i1 %and_ln125_155, i1 %icmp_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2367 'and' 'and_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%xor_ln125_89 = xor i1 %select_ln125_88, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2368 'xor' 'xor_ln125_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%or_ln125_67 = or i1 %tmp_284, i1 %xor_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2369 'or' 'or_ln125_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_158)   --->   "%xor_ln125_90 = xor i1 %tmp_280, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2370 'xor' 'xor_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2371 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_158 = and i1 %or_ln125_67, i1 %xor_ln125_90" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2371 'and' 'and_ln125_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2372 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_159 = and i1 %tmp_284, i1 %select_ln125_89" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2372 'and' 'and_ln125_159' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%or_ln125_214 = or i1 %and_ln125_157, i1 %and_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2373 'or' 'or_ln125_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%xor_ln125_91 = xor i1 %or_ln125_214, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2374 'xor' 'xor_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_68)   --->   "%and_ln125_160 = and i1 %tmp_280, i1 %xor_ln125_91" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2375 'and' 'and_ln125_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2376 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_68 = or i1 %and_ln125_158, i1 %and_ln125_160" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2376 'or' 'or_ln125_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%select_ln125_90 = select i1 %and_ln125_158, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2377 'select' 'select_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%select_ln125_91 = select i1 %or_ln125_68, i13 %select_ln125_90, i13 %sum_49" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2378 'select' 'select_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%shl_ln125_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_91, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2379 'bitconcatenate' 'shl_ln125_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_42)   --->   "%sext_ln125_20 = sext i22 %shl_ln125_19" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2380 'sext' 'sext_ln125_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2381 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_42 = add i28 %sext_ln125_20, i28 %mul_ln126_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2381 'add' 'add_ln125_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2382 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%sum_50 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_42, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2383 'partselect' 'sum_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2384 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2385 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_162)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2386 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%or_ln125_69 = or i1 %tmp_287, i1 %icmp_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2387 'or' 'or_ln125_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%and_ln125_161 = and i1 %or_ln125_69, i1 %tmp_288" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2388 'and' 'and_ln125_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node sum_51)   --->   "%zext_ln125_23 = zext i1 %and_ln125_161" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2389 'zext' 'zext_ln125_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2390 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_51 = add i13 %sum_50, i13 %zext_ln125_23" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2390 'add' 'sum_51' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_51, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2391 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_162)   --->   "%xor_ln125_92 = xor i1 %tmp_290, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2392 'xor' 'xor_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2393 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_162 = and i1 %tmp_289, i1 %xor_ln125_92" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2393 'and' 'and_ln125_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_42, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2394 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2395 [1/1] (0.70ns)   --->   "%icmp_ln125_93 = icmp_eq  i5 %tmp_75, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2395 'icmp' 'icmp_ln125_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2396 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_42, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2396 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2397 [1/1] (0.70ns)   --->   "%icmp_ln125_94 = icmp_eq  i6 %tmp_77, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2397 'icmp' 'icmp_ln125_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2398 [1/1] (0.70ns)   --->   "%icmp_ln125_95 = icmp_eq  i6 %tmp_77, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2398 'icmp' 'icmp_ln125_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%select_ln125_92 = select i1 %and_ln125_162, i1 %icmp_ln125_94, i1 %icmp_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2399 'select' 'select_ln125_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_42, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2400 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%xor_ln125_279 = xor i1 %tmp_291, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2401 'xor' 'xor_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%and_ln125_163 = and i1 %icmp_ln125_93, i1 %xor_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2402 'and' 'and_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_166)   --->   "%select_ln125_93 = select i1 %and_ln125_162, i1 %and_ln125_163, i1 %icmp_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2403 'select' 'select_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%and_ln125_164 = and i1 %and_ln125_162, i1 %icmp_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2404 'and' 'and_ln125_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%xor_ln125_93 = xor i1 %select_ln125_92, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2405 'xor' 'xor_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%or_ln125_70 = or i1 %tmp_290, i1 %xor_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2406 'or' 'or_ln125_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_165)   --->   "%xor_ln125_94 = xor i1 %tmp_286, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2407 'xor' 'xor_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2408 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_165 = and i1 %or_ln125_70, i1 %xor_ln125_94" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2408 'and' 'and_ln125_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2409 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_166 = and i1 %tmp_290, i1 %select_ln125_93" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2409 'and' 'and_ln125_166' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%or_ln125_215 = or i1 %and_ln125_164, i1 %and_ln125_166" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2410 'or' 'or_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%xor_ln125_95 = xor i1 %or_ln125_215, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2411 'xor' 'xor_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_71)   --->   "%and_ln125_167 = and i1 %tmp_286, i1 %xor_ln125_95" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2412 'and' 'and_ln125_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2413 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_71 = or i1 %and_ln125_165, i1 %and_ln125_167" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2413 'or' 'or_ln125_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%select_ln125_118 = select i1 %and_ln125_207, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2414 'select' 'select_ln125_118' <Predicate = (or_ln125_89)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%select_ln125_119 = select i1 %or_ln125_89, i13 %select_ln125_118, i13 %sum_65" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2415 'select' 'select_ln125_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%shl_ln125_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_119, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2416 'bitconcatenate' 'shl_ln125_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_55)   --->   "%sext_ln125_26 = sext i22 %shl_ln125_25" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2417 'sext' 'sext_ln125_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2418 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_55 = add i28 %sext_ln125_26, i28 %mul_ln126_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2418 'add' 'add_ln125_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2419 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2419 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%sum_66 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_55, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2420 'partselect' 'sum_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2421 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2421 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2422 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_211)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2423 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%or_ln125_90 = or i1 %tmp_335, i1 %icmp_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2424 'or' 'or_ln125_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%and_ln125_210 = and i1 %or_ln125_90, i1 %tmp_336" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2425 'and' 'and_ln125_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node sum_67)   --->   "%zext_ln125_30 = zext i1 %and_ln125_210" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2426 'zext' 'zext_ln125_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2427 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_67 = add i13 %sum_66, i13 %zext_ln125_30" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2427 'add' 'sum_67' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2428 [1/1] (0.00ns)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_67, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2428 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_211)   --->   "%xor_ln125_120 = xor i1 %tmp_338, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2429 'xor' 'xor_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2430 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_211 = and i1 %tmp_337, i1 %xor_ln125_120" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2430 'and' 'and_ln125_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_55, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2431 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2432 [1/1] (0.70ns)   --->   "%icmp_ln125_121 = icmp_eq  i5 %tmp_100, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2432 'icmp' 'icmp_ln125_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2433 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_55, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2433 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2434 [1/1] (0.70ns)   --->   "%icmp_ln125_122 = icmp_eq  i6 %tmp_102, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2434 'icmp' 'icmp_ln125_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2435 [1/1] (0.70ns)   --->   "%icmp_ln125_123 = icmp_eq  i6 %tmp_102, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2435 'icmp' 'icmp_ln125_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%select_ln125_120 = select i1 %and_ln125_211, i1 %icmp_ln125_122, i1 %icmp_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2436 'select' 'select_ln125_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_55, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2437 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%xor_ln125_286 = xor i1 %tmp_339, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2438 'xor' 'xor_ln125_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%and_ln125_212 = and i1 %icmp_ln125_121, i1 %xor_ln125_286" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2439 'and' 'and_ln125_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_215)   --->   "%select_ln125_121 = select i1 %and_ln125_211, i1 %and_ln125_212, i1 %icmp_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2440 'select' 'select_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%and_ln125_213 = and i1 %and_ln125_211, i1 %icmp_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2441 'and' 'and_ln125_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%xor_ln125_121 = xor i1 %select_ln125_120, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2442 'xor' 'xor_ln125_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%or_ln125_91 = or i1 %tmp_338, i1 %xor_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2443 'or' 'or_ln125_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_214)   --->   "%xor_ln125_122 = xor i1 %tmp_334, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2444 'xor' 'xor_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2445 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_214 = and i1 %or_ln125_91, i1 %xor_ln125_122" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2445 'and' 'and_ln125_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_215 = and i1 %tmp_338, i1 %select_ln125_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2446 'and' 'and_ln125_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%or_ln125_222 = or i1 %and_ln125_213, i1 %and_ln125_215" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2447 'or' 'or_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%xor_ln125_123 = xor i1 %or_ln125_222, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2448 'xor' 'xor_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_92)   --->   "%and_ln125_216 = and i1 %tmp_334, i1 %xor_ln125_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2449 'and' 'and_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2450 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_92 = or i1 %and_ln125_214, i1 %and_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2450 'or' 'or_ln125_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%select_ln125_122 = select i1 %and_ln125_214, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2451 'select' 'select_ln125_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%select_ln125_123 = select i1 %or_ln125_92, i13 %select_ln125_122, i13 %sum_67" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2452 'select' 'select_ln125_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%shl_ln125_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_123, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2453 'bitconcatenate' 'shl_ln125_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_57)   --->   "%sext_ln125_27 = sext i22 %shl_ln125_26" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2454 'sext' 'sext_ln125_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2455 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_57 = add i28 %sext_ln125_27, i28 %mul_ln126_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2455 'add' 'add_ln125_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2456 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%sum_68 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_57, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2457 'partselect' 'sum_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2458 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2459 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_218)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2460 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%or_ln125_93 = or i1 %tmp_341, i1 %icmp_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2461 'or' 'or_ln125_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%and_ln125_217 = and i1 %or_ln125_93, i1 %tmp_342" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2462 'and' 'and_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node sum_69)   --->   "%zext_ln125_31 = zext i1 %and_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2463 'zext' 'zext_ln125_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2464 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_69 = add i13 %sum_68, i13 %zext_ln125_31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2464 'add' 'sum_69' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2465 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_69, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2465 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_218)   --->   "%xor_ln125_124 = xor i1 %tmp_344, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2466 'xor' 'xor_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2467 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_218 = and i1 %tmp_343, i1 %xor_ln125_124" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2467 'and' 'and_ln125_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_57, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2468 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2469 [1/1] (0.70ns)   --->   "%icmp_ln125_125 = icmp_eq  i5 %tmp_103, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2469 'icmp' 'icmp_ln125_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2470 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_57, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2470 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2471 [1/1] (0.70ns)   --->   "%icmp_ln125_126 = icmp_eq  i6 %tmp_105, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2471 'icmp' 'icmp_ln125_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2472 [1/1] (0.70ns)   --->   "%icmp_ln125_127 = icmp_eq  i6 %tmp_105, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2472 'icmp' 'icmp_ln125_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%select_ln125_124 = select i1 %and_ln125_218, i1 %icmp_ln125_126, i1 %icmp_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2473 'select' 'select_ln125_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_57, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2474 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%xor_ln125_287 = xor i1 %tmp_345, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2475 'xor' 'xor_ln125_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%and_ln125_219 = and i1 %icmp_ln125_125, i1 %xor_ln125_287" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2476 'and' 'and_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_222)   --->   "%select_ln125_125 = select i1 %and_ln125_218, i1 %and_ln125_219, i1 %icmp_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2477 'select' 'select_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%and_ln125_220 = and i1 %and_ln125_218, i1 %icmp_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2478 'and' 'and_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%xor_ln125_125 = xor i1 %select_ln125_124, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2479 'xor' 'xor_ln125_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%or_ln125_94 = or i1 %tmp_344, i1 %xor_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2480 'or' 'or_ln125_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_221)   --->   "%xor_ln125_126 = xor i1 %tmp_340, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2481 'xor' 'xor_ln125_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2482 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_221 = and i1 %or_ln125_94, i1 %xor_ln125_126" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2482 'and' 'and_ln125_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_222 = and i1 %tmp_344, i1 %select_ln125_125" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2483 'and' 'and_ln125_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%or_ln125_223 = or i1 %and_ln125_220, i1 %and_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2484 'or' 'or_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%xor_ln125_127 = xor i1 %or_ln125_223, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2485 'xor' 'xor_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_95)   --->   "%and_ln125_223 = and i1 %tmp_340, i1 %xor_ln125_127" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2486 'and' 'and_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2487 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_95 = or i1 %and_ln125_221, i1 %and_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2487 'or' 'or_ln125_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%select_ln125_150 = select i1 %and_ln125_263, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2488 'select' 'select_ln125_150' <Predicate = (or_ln125_113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%select_ln125_151 = select i1 %or_ln125_113, i13 %select_ln125_150, i13 %sum_83" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2489 'select' 'select_ln125_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%shl_ln125_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_151, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2490 'bitconcatenate' 'shl_ln125_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_70)   --->   "%sext_ln125_33 = sext i22 %shl_ln125_32" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2491 'sext' 'sext_ln125_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2492 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_70 = add i28 %sext_ln125_33, i28 %mul_ln126_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2492 'add' 'add_ln125_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2493 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%sum_84 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_70, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2494 'partselect' 'sum_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2495 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2496 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_267)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2497 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%or_ln125_114 = or i1 %tmp_389, i1 %icmp_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2498 'or' 'or_ln125_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%and_ln125_266 = and i1 %or_ln125_114, i1 %tmp_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2499 'and' 'and_ln125_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node sum_85)   --->   "%zext_ln125_38 = zext i1 %and_ln125_266" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2500 'zext' 'zext_ln125_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2501 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_85 = add i13 %sum_84, i13 %zext_ln125_38" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2501 'add' 'sum_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_85, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2502 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_267)   --->   "%xor_ln125_152 = xor i1 %tmp_392, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2503 'xor' 'xor_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2504 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_267 = and i1 %tmp_391, i1 %xor_ln125_152" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2504 'and' 'and_ln125_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_70, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2505 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2506 [1/1] (0.70ns)   --->   "%icmp_ln125_153 = icmp_eq  i5 %tmp_128, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2506 'icmp' 'icmp_ln125_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_70, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2507 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2508 [1/1] (0.70ns)   --->   "%icmp_ln125_154 = icmp_eq  i6 %tmp_130, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2508 'icmp' 'icmp_ln125_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2509 [1/1] (0.70ns)   --->   "%icmp_ln125_155 = icmp_eq  i6 %tmp_130, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2509 'icmp' 'icmp_ln125_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%select_ln125_152 = select i1 %and_ln125_267, i1 %icmp_ln125_154, i1 %icmp_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2510 'select' 'select_ln125_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_70, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2511 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%xor_ln125_294 = xor i1 %tmp_393, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2512 'xor' 'xor_ln125_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%and_ln125_268 = and i1 %icmp_ln125_153, i1 %xor_ln125_294" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2513 'and' 'and_ln125_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_271)   --->   "%select_ln125_153 = select i1 %and_ln125_267, i1 %and_ln125_268, i1 %icmp_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2514 'select' 'select_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%and_ln125_269 = and i1 %and_ln125_267, i1 %icmp_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2515 'and' 'and_ln125_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%xor_ln125_153 = xor i1 %select_ln125_152, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2516 'xor' 'xor_ln125_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%or_ln125_115 = or i1 %tmp_392, i1 %xor_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2517 'or' 'or_ln125_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_270)   --->   "%xor_ln125_154 = xor i1 %tmp_388, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2518 'xor' 'xor_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2519 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_270 = and i1 %or_ln125_115, i1 %xor_ln125_154" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2519 'and' 'and_ln125_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2520 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_271 = and i1 %tmp_392, i1 %select_ln125_153" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2520 'and' 'and_ln125_271' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2521 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%or_ln125_230 = or i1 %and_ln125_269, i1 %and_ln125_271" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2521 'or' 'or_ln125_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2522 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%xor_ln125_155 = xor i1 %or_ln125_230, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2522 'xor' 'xor_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_116)   --->   "%and_ln125_272 = and i1 %tmp_388, i1 %xor_ln125_155" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2523 'and' 'and_ln125_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2524 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_116 = or i1 %and_ln125_270, i1 %and_ln125_272" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2524 'or' 'or_ln125_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%select_ln125_154 = select i1 %and_ln125_270, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2525 'select' 'select_ln125_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%select_ln125_155 = select i1 %or_ln125_116, i13 %select_ln125_154, i13 %sum_85" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2526 'select' 'select_ln125_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%shl_ln125_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_155, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2527 'bitconcatenate' 'shl_ln125_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_72)   --->   "%sext_ln125_34 = sext i22 %shl_ln125_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2528 'sext' 'sext_ln125_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2529 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_72 = add i28 %sext_ln125_34, i28 %mul_ln126_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2529 'add' 'add_ln125_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2530 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%sum_86 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_72, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2531 'partselect' 'sum_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2532 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2533 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_274)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2534 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%or_ln125_117 = or i1 %tmp_395, i1 %icmp_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2535 'or' 'or_ln125_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%and_ln125_273 = and i1 %or_ln125_117, i1 %tmp_396" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2536 'and' 'and_ln125_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node sum_87)   --->   "%zext_ln125_39 = zext i1 %and_ln125_273" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2537 'zext' 'zext_ln125_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2538 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_87 = add i13 %sum_86, i13 %zext_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2538 'add' 'sum_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2539 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_87, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2539 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_274)   --->   "%xor_ln125_156 = xor i1 %tmp_398, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2540 'xor' 'xor_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2541 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_274 = and i1 %tmp_397, i1 %xor_ln125_156" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2541 'and' 'and_ln125_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_72, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2542 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2543 [1/1] (0.70ns)   --->   "%icmp_ln125_157 = icmp_eq  i5 %tmp_131, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2543 'icmp' 'icmp_ln125_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_72, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2544 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2545 [1/1] (0.70ns)   --->   "%icmp_ln125_158 = icmp_eq  i6 %tmp_133, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2545 'icmp' 'icmp_ln125_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2546 [1/1] (0.70ns)   --->   "%icmp_ln125_159 = icmp_eq  i6 %tmp_133, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2546 'icmp' 'icmp_ln125_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%select_ln125_156 = select i1 %and_ln125_274, i1 %icmp_ln125_158, i1 %icmp_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2547 'select' 'select_ln125_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_72, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2548 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%xor_ln125_295 = xor i1 %tmp_399, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2549 'xor' 'xor_ln125_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%and_ln125_275 = and i1 %icmp_ln125_157, i1 %xor_ln125_295" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2550 'and' 'and_ln125_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_278)   --->   "%select_ln125_157 = select i1 %and_ln125_274, i1 %and_ln125_275, i1 %icmp_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2551 'select' 'select_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%and_ln125_276 = and i1 %and_ln125_274, i1 %icmp_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2552 'and' 'and_ln125_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%xor_ln125_157 = xor i1 %select_ln125_156, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2553 'xor' 'xor_ln125_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%or_ln125_118 = or i1 %tmp_398, i1 %xor_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2554 'or' 'or_ln125_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_277)   --->   "%xor_ln125_158 = xor i1 %tmp_394, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2555 'xor' 'xor_ln125_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2556 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_277 = and i1 %or_ln125_118, i1 %xor_ln125_158" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2556 'and' 'and_ln125_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2557 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_278 = and i1 %tmp_398, i1 %select_ln125_157" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2557 'and' 'and_ln125_278' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%or_ln125_231 = or i1 %and_ln125_276, i1 %and_ln125_278" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2558 'or' 'or_ln125_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%xor_ln125_159 = xor i1 %or_ln125_231, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2559 'xor' 'xor_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_119)   --->   "%and_ln125_279 = and i1 %tmp_394, i1 %xor_ln125_159" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2560 'and' 'and_ln125_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2561 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_119 = or i1 %and_ln125_277, i1 %and_ln125_279" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2561 'or' 'or_ln125_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%select_ln125_182 = select i1 %and_ln125_319, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2562 'select' 'select_ln125_182' <Predicate = (or_ln125_137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%select_ln125_183 = select i1 %or_ln125_137, i13 %select_ln125_182, i13 %sum_101" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2563 'select' 'select_ln125_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%shl_ln125_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_183, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2564 'bitconcatenate' 'shl_ln125_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_85)   --->   "%sext_ln125_40 = sext i22 %shl_ln125_39" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2565 'sext' 'sext_ln125_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2566 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_85 = add i28 %sext_ln125_40, i28 %mul_ln126_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2566 'add' 'add_ln125_85' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2567 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%sum_102 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_85, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2568 'partselect' 'sum_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2569 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2570 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_323)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2571 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%or_ln125_138 = or i1 %tmp_443, i1 %icmp_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2572 'or' 'or_ln125_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%and_ln125_322 = and i1 %or_ln125_138, i1 %tmp_444" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2573 'and' 'and_ln125_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node sum_103)   --->   "%zext_ln125_46 = zext i1 %and_ln125_322" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2574 'zext' 'zext_ln125_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2575 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_103 = add i13 %sum_102, i13 %zext_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2575 'add' 'sum_103' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2576 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_103, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2576 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_323)   --->   "%xor_ln125_184 = xor i1 %tmp_446, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2577 'xor' 'xor_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2578 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_323 = and i1 %tmp_445, i1 %xor_ln125_184" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2578 'and' 'and_ln125_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_85, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2579 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2580 [1/1] (0.70ns)   --->   "%icmp_ln125_185 = icmp_eq  i5 %tmp_156, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2580 'icmp' 'icmp_ln125_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_85, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2581 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2582 [1/1] (0.70ns)   --->   "%icmp_ln125_186 = icmp_eq  i6 %tmp_158, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2582 'icmp' 'icmp_ln125_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2583 [1/1] (0.70ns)   --->   "%icmp_ln125_187 = icmp_eq  i6 %tmp_158, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2583 'icmp' 'icmp_ln125_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%select_ln125_184 = select i1 %and_ln125_323, i1 %icmp_ln125_186, i1 %icmp_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2584 'select' 'select_ln125_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_85, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2585 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%xor_ln125_302 = xor i1 %tmp_447, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2586 'xor' 'xor_ln125_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%and_ln125_324 = and i1 %icmp_ln125_185, i1 %xor_ln125_302" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2587 'and' 'and_ln125_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_327)   --->   "%select_ln125_185 = select i1 %and_ln125_323, i1 %and_ln125_324, i1 %icmp_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2588 'select' 'select_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%and_ln125_325 = and i1 %and_ln125_323, i1 %icmp_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2589 'and' 'and_ln125_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%xor_ln125_185 = xor i1 %select_ln125_184, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2590 'xor' 'xor_ln125_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%or_ln125_139 = or i1 %tmp_446, i1 %xor_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2591 'or' 'or_ln125_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_326)   --->   "%xor_ln125_186 = xor i1 %tmp_442, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2592 'xor' 'xor_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2593 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_326 = and i1 %or_ln125_139, i1 %xor_ln125_186" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2593 'and' 'and_ln125_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2594 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_327 = and i1 %tmp_446, i1 %select_ln125_185" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2594 'and' 'and_ln125_327' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%or_ln125_238 = or i1 %and_ln125_325, i1 %and_ln125_327" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2595 'or' 'or_ln125_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%xor_ln125_187 = xor i1 %or_ln125_238, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2596 'xor' 'xor_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_140)   --->   "%and_ln125_328 = and i1 %tmp_442, i1 %xor_ln125_187" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2597 'and' 'and_ln125_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2598 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_140 = or i1 %and_ln125_326, i1 %and_ln125_328" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2598 'or' 'or_ln125_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_87)   --->   "%select_ln125_186 = select i1 %and_ln125_326, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2599 'select' 'select_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_87)   --->   "%select_ln125_187 = select i1 %or_ln125_140, i13 %select_ln125_186, i13 %sum_103" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2600 'select' 'select_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_87)   --->   "%shl_ln125_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_187, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2601 'bitconcatenate' 'shl_ln125_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_87)   --->   "%sext_ln125_41 = sext i22 %shl_ln125_40" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2602 'sext' 'sext_ln125_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2603 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_87 = add i28 %sext_ln125_41, i28 %mul_ln126_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2603 'add' 'add_ln125_87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_87, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2604 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%sum_104 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_87, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2605 'partselect' 'sum_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_87, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2606 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_87, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2607 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_330)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_87, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2608 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%or_ln125_141 = or i1 %tmp_449, i1 %icmp_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2609 'or' 'or_ln125_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%and_ln125_329 = and i1 %or_ln125_141, i1 %tmp_450" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2610 'and' 'and_ln125_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node sum_105)   --->   "%zext_ln125_47 = zext i1 %and_ln125_329" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2611 'zext' 'zext_ln125_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2612 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_105 = add i13 %sum_104, i13 %zext_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2612 'add' 'sum_105' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_105, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2613 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_330)   --->   "%xor_ln125_188 = xor i1 %tmp_452, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2614 'xor' 'xor_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2615 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_330 = and i1 %tmp_451, i1 %xor_ln125_188" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2615 'and' 'and_ln125_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_87, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2616 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2617 [1/1] (0.70ns)   --->   "%icmp_ln125_189 = icmp_eq  i5 %tmp_159, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2617 'icmp' 'icmp_ln125_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_87, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2618 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2619 [1/1] (0.70ns)   --->   "%icmp_ln125_190 = icmp_eq  i6 %tmp_161, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2619 'icmp' 'icmp_ln125_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2620 [1/1] (0.70ns)   --->   "%icmp_ln125_191 = icmp_eq  i6 %tmp_161, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2620 'icmp' 'icmp_ln125_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%select_ln125_188 = select i1 %and_ln125_330, i1 %icmp_ln125_190, i1 %icmp_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2621 'select' 'select_ln125_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_87, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2622 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%xor_ln125_303 = xor i1 %tmp_453, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2623 'xor' 'xor_ln125_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%and_ln125_331 = and i1 %icmp_ln125_189, i1 %xor_ln125_303" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2624 'and' 'and_ln125_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_334)   --->   "%select_ln125_189 = select i1 %and_ln125_330, i1 %and_ln125_331, i1 %icmp_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2625 'select' 'select_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%and_ln125_332 = and i1 %and_ln125_330, i1 %icmp_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2626 'and' 'and_ln125_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%xor_ln125_189 = xor i1 %select_ln125_188, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2627 'xor' 'xor_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%or_ln125_142 = or i1 %tmp_452, i1 %xor_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2628 'or' 'or_ln125_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_333)   --->   "%xor_ln125_190 = xor i1 %tmp_448, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2629 'xor' 'xor_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_333 = and i1 %or_ln125_142, i1 %xor_ln125_190" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2630 'and' 'and_ln125_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_334 = and i1 %tmp_452, i1 %select_ln125_189" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2631 'and' 'and_ln125_334' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%or_ln125_239 = or i1 %and_ln125_332, i1 %and_ln125_334" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2632 'or' 'or_ln125_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%xor_ln125_191 = xor i1 %or_ln125_239, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2633 'xor' 'xor_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_143)   --->   "%and_ln125_335 = and i1 %tmp_448, i1 %xor_ln125_191" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2634 'and' 'and_ln125_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2635 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_143 = or i1 %and_ln125_333, i1 %and_ln125_335" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2635 'or' 'or_ln125_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%select_ln125_214 = select i1 %and_ln125_375, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2636 'select' 'select_ln125_214' <Predicate = (or_ln125_161)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%select_ln125_215 = select i1 %or_ln125_161, i13 %select_ln125_214, i13 %sum_119" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2637 'select' 'select_ln125_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%shl_ln125_46 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_215, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2638 'bitconcatenate' 'shl_ln125_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_100)   --->   "%sext_ln125_47 = sext i22 %shl_ln125_46" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2639 'sext' 'sext_ln125_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2640 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_100 = add i28 %sext_ln125_47, i28 %mul_ln126_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2640 'add' 'add_ln125_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2641 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2641 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%sum_120 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_100, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2642 'partselect' 'sum_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2643 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2644 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_379)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2645 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%or_ln125_162 = or i1 %tmp_497, i1 %icmp_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2646 'or' 'or_ln125_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%and_ln125_378 = and i1 %or_ln125_162, i1 %tmp_498" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2647 'and' 'and_ln125_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node sum_121)   --->   "%zext_ln125_54 = zext i1 %and_ln125_378" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2648 'zext' 'zext_ln125_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2649 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_121 = add i13 %sum_120, i13 %zext_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2649 'add' 'sum_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2650 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_121, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2650 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_379)   --->   "%xor_ln125_216 = xor i1 %tmp_500, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2651 'xor' 'xor_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2652 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_379 = and i1 %tmp_499, i1 %xor_ln125_216" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2652 'and' 'and_ln125_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_100, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2653 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2654 [1/1] (0.70ns)   --->   "%icmp_ln125_217 = icmp_eq  i5 %tmp_184, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2654 'icmp' 'icmp_ln125_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_100, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2655 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2656 [1/1] (0.70ns)   --->   "%icmp_ln125_218 = icmp_eq  i6 %tmp_186, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2656 'icmp' 'icmp_ln125_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2657 [1/1] (0.70ns)   --->   "%icmp_ln125_219 = icmp_eq  i6 %tmp_186, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2657 'icmp' 'icmp_ln125_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%select_ln125_216 = select i1 %and_ln125_379, i1 %icmp_ln125_218, i1 %icmp_ln125_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2658 'select' 'select_ln125_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_100, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2659 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%xor_ln125_310 = xor i1 %tmp_501, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2660 'xor' 'xor_ln125_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%and_ln125_380 = and i1 %icmp_ln125_217, i1 %xor_ln125_310" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2661 'and' 'and_ln125_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_383)   --->   "%select_ln125_217 = select i1 %and_ln125_379, i1 %and_ln125_380, i1 %icmp_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2662 'select' 'select_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%and_ln125_381 = and i1 %and_ln125_379, i1 %icmp_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2663 'and' 'and_ln125_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%xor_ln125_217 = xor i1 %select_ln125_216, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2664 'xor' 'xor_ln125_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%or_ln125_163 = or i1 %tmp_500, i1 %xor_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2665 'or' 'or_ln125_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_382)   --->   "%xor_ln125_218 = xor i1 %tmp_496, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2666 'xor' 'xor_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2667 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_382 = and i1 %or_ln125_163, i1 %xor_ln125_218" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2667 'and' 'and_ln125_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2668 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_383 = and i1 %tmp_500, i1 %select_ln125_217" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2668 'and' 'and_ln125_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%or_ln125_246 = or i1 %and_ln125_381, i1 %and_ln125_383" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2669 'or' 'or_ln125_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%xor_ln125_219 = xor i1 %or_ln125_246, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2670 'xor' 'xor_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_164)   --->   "%and_ln125_384 = and i1 %tmp_496, i1 %xor_ln125_219" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2671 'and' 'and_ln125_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2672 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_164 = or i1 %and_ln125_382, i1 %and_ln125_384" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2672 'or' 'or_ln125_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%select_ln125_218 = select i1 %and_ln125_382, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2673 'select' 'select_ln125_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%select_ln125_219 = select i1 %or_ln125_164, i13 %select_ln125_218, i13 %sum_121" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2674 'select' 'select_ln125_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%shl_ln125_47 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_219, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2675 'bitconcatenate' 'shl_ln125_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_102)   --->   "%sext_ln125_48 = sext i22 %shl_ln125_47" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2676 'sext' 'sext_ln125_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2677 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_102 = add i28 %sext_ln125_48, i28 %mul_ln126_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2677 'add' 'add_ln125_102' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2678 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%sum_122 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_102, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2679 'partselect' 'sum_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2680 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2681 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_386)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2682 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%or_ln125_165 = or i1 %tmp_503, i1 %icmp_ln125_220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2683 'or' 'or_ln125_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%and_ln125_385 = and i1 %or_ln125_165, i1 %tmp_504" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2684 'and' 'and_ln125_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node sum_123)   --->   "%zext_ln125_55 = zext i1 %and_ln125_385" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2685 'zext' 'zext_ln125_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2686 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_123 = add i13 %sum_122, i13 %zext_ln125_55" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2686 'add' 'sum_123' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_123, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2687 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_386)   --->   "%xor_ln125_220 = xor i1 %tmp_506, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2688 'xor' 'xor_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2689 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_386 = and i1 %tmp_505, i1 %xor_ln125_220" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2689 'and' 'and_ln125_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_102, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2690 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2691 [1/1] (0.70ns)   --->   "%icmp_ln125_221 = icmp_eq  i5 %tmp_187, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2691 'icmp' 'icmp_ln125_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2692 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_102, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2692 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2693 [1/1] (0.70ns)   --->   "%icmp_ln125_222 = icmp_eq  i6 %tmp_189, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2693 'icmp' 'icmp_ln125_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2694 [1/1] (0.70ns)   --->   "%icmp_ln125_223 = icmp_eq  i6 %tmp_189, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2694 'icmp' 'icmp_ln125_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%select_ln125_220 = select i1 %and_ln125_386, i1 %icmp_ln125_222, i1 %icmp_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2695 'select' 'select_ln125_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2696 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_102, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2696 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%xor_ln125_311 = xor i1 %tmp_507, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2697 'xor' 'xor_ln125_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%and_ln125_387 = and i1 %icmp_ln125_221, i1 %xor_ln125_311" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2698 'and' 'and_ln125_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_390)   --->   "%select_ln125_221 = select i1 %and_ln125_386, i1 %and_ln125_387, i1 %icmp_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2699 'select' 'select_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%and_ln125_388 = and i1 %and_ln125_386, i1 %icmp_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2700 'and' 'and_ln125_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%xor_ln125_221 = xor i1 %select_ln125_220, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2701 'xor' 'xor_ln125_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%or_ln125_166 = or i1 %tmp_506, i1 %xor_ln125_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2702 'or' 'or_ln125_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_389)   --->   "%xor_ln125_222 = xor i1 %tmp_502, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2703 'xor' 'xor_ln125_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2704 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_389 = and i1 %or_ln125_166, i1 %xor_ln125_222" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2704 'and' 'and_ln125_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2705 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_390 = and i1 %tmp_506, i1 %select_ln125_221" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2705 'and' 'and_ln125_390' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%or_ln125_247 = or i1 %and_ln125_388, i1 %and_ln125_390" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2706 'or' 'or_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%xor_ln125_223 = xor i1 %or_ln125_247, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2707 'xor' 'xor_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_167)   --->   "%and_ln125_391 = and i1 %tmp_502, i1 %xor_ln125_223" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2708 'and' 'and_ln125_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2709 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_167 = or i1 %and_ln125_389, i1 %and_ln125_391" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2709 'or' 'or_ln125_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_115)   --->   "%select_ln125_246 = select i1 %and_ln125_431, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2710 'select' 'select_ln125_246' <Predicate = (or_ln125_185)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_115)   --->   "%select_ln125_247 = select i1 %or_ln125_185, i13 %select_ln125_246, i13 %sum_137" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2711 'select' 'select_ln125_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2712 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_115)   --->   "%shl_ln125_53 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_247, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2712 'bitconcatenate' 'shl_ln125_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_115)   --->   "%sext_ln125_54 = sext i22 %shl_ln125_53" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2713 'sext' 'sext_ln125_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2714 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_115 = add i28 %sext_ln125_54, i28 %mul_ln126_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2714 'add' 'add_ln125_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_115, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2715 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%sum_138 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_115, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2716 'partselect' 'sum_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_115, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2717 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_115, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2718 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_435)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_115, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2719 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%or_ln125_186 = or i1 %tmp_551, i1 %icmp_ln125_248" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2720 'or' 'or_ln125_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%and_ln125_434 = and i1 %or_ln125_186, i1 %tmp_552" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2721 'and' 'and_ln125_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node sum_139)   --->   "%zext_ln125_62 = zext i1 %and_ln125_434" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2722 'zext' 'zext_ln125_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2723 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_139 = add i13 %sum_138, i13 %zext_ln125_62" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2723 'add' 'sum_139' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_139, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2724 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_435)   --->   "%xor_ln125_248 = xor i1 %tmp_554, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2725 'xor' 'xor_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2726 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_435 = and i1 %tmp_553, i1 %xor_ln125_248" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2726 'and' 'and_ln125_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2727 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_115, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2727 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2728 [1/1] (0.70ns)   --->   "%icmp_ln125_249 = icmp_eq  i5 %tmp_212, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2728 'icmp' 'icmp_ln125_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_115, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2729 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2730 [1/1] (0.70ns)   --->   "%icmp_ln125_250 = icmp_eq  i6 %tmp_214, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2730 'icmp' 'icmp_ln125_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2731 [1/1] (0.70ns)   --->   "%icmp_ln125_251 = icmp_eq  i6 %tmp_214, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2731 'icmp' 'icmp_ln125_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%select_ln125_248 = select i1 %and_ln125_435, i1 %icmp_ln125_250, i1 %icmp_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2732 'select' 'select_ln125_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_115, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2733 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%xor_ln125_318 = xor i1 %tmp_555, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2734 'xor' 'xor_ln125_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%and_ln125_436 = and i1 %icmp_ln125_249, i1 %xor_ln125_318" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2735 'and' 'and_ln125_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_439)   --->   "%select_ln125_249 = select i1 %and_ln125_435, i1 %and_ln125_436, i1 %icmp_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2736 'select' 'select_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%and_ln125_437 = and i1 %and_ln125_435, i1 %icmp_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2737 'and' 'and_ln125_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%xor_ln125_249 = xor i1 %select_ln125_248, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2738 'xor' 'xor_ln125_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%or_ln125_187 = or i1 %tmp_554, i1 %xor_ln125_249" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2739 'or' 'or_ln125_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_438)   --->   "%xor_ln125_250 = xor i1 %tmp_550, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2740 'xor' 'xor_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2741 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_438 = and i1 %or_ln125_187, i1 %xor_ln125_250" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2741 'and' 'and_ln125_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2742 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_439 = and i1 %tmp_554, i1 %select_ln125_249" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2742 'and' 'and_ln125_439' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%or_ln125_254 = or i1 %and_ln125_437, i1 %and_ln125_439" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2743 'or' 'or_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%xor_ln125_251 = xor i1 %or_ln125_254, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2744 'xor' 'xor_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_188)   --->   "%and_ln125_440 = and i1 %tmp_550, i1 %xor_ln125_251" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2745 'and' 'and_ln125_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2746 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_188 = or i1 %and_ln125_438, i1 %and_ln125_440" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2746 'or' 'or_ln125_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_117)   --->   "%select_ln125_250 = select i1 %and_ln125_438, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2747 'select' 'select_ln125_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_117)   --->   "%select_ln125_251 = select i1 %or_ln125_188, i13 %select_ln125_250, i13 %sum_139" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2748 'select' 'select_ln125_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_117)   --->   "%shl_ln125_54 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i13.i9, i13 %select_ln125_251, i9 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2749 'bitconcatenate' 'shl_ln125_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node add_ln125_117)   --->   "%sext_ln125_55 = sext i22 %shl_ln125_54" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2750 'sext' 'sext_ln125_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2751 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln125_117 = add i28 %sext_ln125_55, i28 %mul_ln126_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2751 'add' 'add_ln125_117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2752 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_117, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2752 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%sum_140 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %add_ln125_117, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2753 'partselect' 'sum_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_117, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2754 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_117, i32 8" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2755 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_442)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_117, i32 21" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2756 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%or_ln125_189 = or i1 %tmp_557, i1 %icmp_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2757 'or' 'or_ln125_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%and_ln125_441 = and i1 %or_ln125_189, i1 %tmp_558" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2758 'and' 'and_ln125_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node sum_141)   --->   "%zext_ln125_63 = zext i1 %and_ln125_441" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2759 'zext' 'zext_ln125_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2760 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_141 = add i13 %sum_140, i13 %zext_ln125_63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2760 'add' 'sum_141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2761 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_141, i32 12" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2761 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_442)   --->   "%xor_ln125_252 = xor i1 %tmp_560, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2762 'xor' 'xor_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2763 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln125_442 = and i1 %tmp_559, i1 %xor_ln125_252" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2763 'and' 'and_ln125_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %add_ln125_117, i32 23, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2764 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2765 [1/1] (0.70ns)   --->   "%icmp_ln125_253 = icmp_eq  i5 %tmp_215, i5 31" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2765 'icmp' 'icmp_ln125_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2766 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i6 @_ssdm_op_PartSelect.i6.i28.i32.i32, i28 %add_ln125_117, i32 22, i32 27" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2766 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2767 [1/1] (0.70ns)   --->   "%icmp_ln125_254 = icmp_eq  i6 %tmp_217, i6 63" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2767 'icmp' 'icmp_ln125_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2768 [1/1] (0.70ns)   --->   "%icmp_ln125_255 = icmp_eq  i6 %tmp_217, i6 0" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2768 'icmp' 'icmp_ln125_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%select_ln125_252 = select i1 %and_ln125_442, i1 %icmp_ln125_254, i1 %icmp_ln125_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2769 'select' 'select_ln125_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln125_117, i32 22" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2770 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%xor_ln125_319 = xor i1 %tmp_561, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2771 'xor' 'xor_ln125_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%and_ln125_443 = and i1 %icmp_ln125_253, i1 %xor_ln125_319" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2772 'and' 'and_ln125_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_446)   --->   "%select_ln125_253 = select i1 %and_ln125_442, i1 %and_ln125_443, i1 %icmp_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2773 'select' 'select_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%and_ln125_444 = and i1 %and_ln125_442, i1 %icmp_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2774 'and' 'and_ln125_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%xor_ln125_253 = xor i1 %select_ln125_252, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2775 'xor' 'xor_ln125_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%or_ln125_190 = or i1 %tmp_560, i1 %xor_ln125_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2776 'or' 'or_ln125_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node and_ln125_445)   --->   "%xor_ln125_254 = xor i1 %tmp_556, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2777 'xor' 'xor_ln125_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2778 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_445 = and i1 %or_ln125_190, i1 %xor_ln125_254" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2778 'and' 'and_ln125_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2779 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln125_446 = and i1 %tmp_560, i1 %select_ln125_253" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2779 'and' 'and_ln125_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%or_ln125_255 = or i1 %and_ln125_444, i1 %and_ln125_446" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2780 'or' 'or_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%xor_ln125_255 = xor i1 %or_ln125_255, i1 1" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2781 'xor' 'xor_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node or_ln125_191)   --->   "%and_ln125_447 = and i1 %tmp_556, i1 %xor_ln125_255" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2782 'and' 'and_ln125_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2783 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln125_191 = or i1 %and_ln125_445, i1 %and_ln125_447" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2783 'or' 'or_ln125_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%select_ln125_30 = select i1 %and_ln125_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2784 'select' 'select_ln125_30' <Predicate = (or_ln125_23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%select_ln125_31 = select i1 %or_ln125_23, i13 %select_ln125_30, i13 %sum_15" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2785 'select' 'select_ln125_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%shl_ln1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_31, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2786 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129)   --->   "%sext_ln129 = sext i21 %shl_ln1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2787 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2788 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129 = sub i22 0, i22 %sext_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2788 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2789 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i22 %sub_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2789 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2790 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2790 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%sum_16 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2791 'partselect' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2792 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2793 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp_ne  i9 %trunc_ln129, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2793 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%and_ln129 = and i1 %tmp_129, i1 %icmp_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2794 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node sum_17)   --->   "%zext_ln129 = zext i1 %and_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2795 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2796 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_17 = add i13 %sum_16, i13 %zext_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2796 'add' 'sum_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2797 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_17, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2797 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2798 [1/1] (0.12ns)   --->   "%xor_ln129 = xor i1 %tmp_126, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2798 'xor' 'xor_ln129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln129 = or i1 %tmp_132, i1 %xor_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2799 'or' 'or_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln129_1 = xor i1 %tmp_126, i1 %or_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2800 'xor' 'xor_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln129_2 = xor i1 %xor_ln129_1, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2801 'xor' 'xor_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln129_1 = or i1 %tmp_132, i1 %xor_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2802 'or' 'or_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%and_ln129_1 = and i1 %or_ln129_1, i1 %xor_ln129" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2803 'and' 'and_ln129_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%xor_ln130_8 = xor i13 %sum_17, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2804 'xor' 'xor_ln130_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2805 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130 = select i1 %and_ln129_1, i13 8191, i13 %xor_ln130_8" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2805 'select' 'select_ln130' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2806 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2806 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2807 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2808 [1/1] (0.30ns)   --->   "%index = select i1 %tmp_135, i10 1023, i10 %trunc_ln2" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2808 'select' 'index' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2809 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i10 %index" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2809 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2810 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2810 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2811 [2/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2811 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%select_ln125_62 = select i1 %and_ln125_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2812 'select' 'select_ln125_62' <Predicate = (or_ln125_47)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%select_ln125_63 = select i1 %or_ln125_47, i13 %select_ln125_62, i13 %sum_33" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2813 'select' 'select_ln125_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%shl_ln129_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_63, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2814 'bitconcatenate' 'shl_ln129_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_1)   --->   "%sext_ln129_1 = sext i21 %shl_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2815 'sext' 'sext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2816 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_1 = sub i22 0, i22 %sext_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2816 'sub' 'sub_ln129_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2817 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i22 %sub_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2817 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_1, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2818 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%sum_34 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_1, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2819 'partselect' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2820 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_1, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2820 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2821 [1/1] (0.71ns)   --->   "%icmp_ln129_1 = icmp_ne  i9 %trunc_ln129_1, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2821 'icmp' 'icmp_ln129_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%and_ln129_2 = and i1 %tmp_239, i1 %icmp_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2822 'and' 'and_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node sum_35)   --->   "%zext_ln129_1 = zext i1 %and_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2823 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2824 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_35 = add i13 %sum_34, i13 %zext_ln129_1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2824 'add' 'sum_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_35, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2825 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2826 [1/1] (0.12ns)   --->   "%xor_ln129_3 = xor i1 %tmp_238, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2826 'xor' 'xor_ln129_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%or_ln129_2 = or i1 %tmp_240, i1 %xor_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2827 'or' 'or_ln129_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln129_4 = xor i1 %tmp_238, i1 %or_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2828 'xor' 'xor_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln129_5 = xor i1 %xor_ln129_4, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2829 'xor' 'xor_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%or_ln129_3 = or i1 %tmp_240, i1 %xor_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2830 'or' 'or_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%and_ln129_3 = and i1 %or_ln129_3, i1 %xor_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2831 'and' 'and_ln129_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_1)   --->   "%xor_ln130 = xor i13 %sum_35, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2832 'xor' 'xor_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2833 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_1 = select i1 %and_ln129_3, i13 8191, i13 %xor_ln130" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2833 'select' 'select_ln130_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2834 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_1, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2834 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_1, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2835 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2836 [1/1] (0.30ns)   --->   "%index_1 = select i1 %tmp_241, i10 1023, i10 %trunc_ln130_1" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2836 'select' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i10 %index_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2837 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2838 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2838 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2839 [2/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2839 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%select_ln125_94 = select i1 %and_ln125_165, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2840 'select' 'select_ln125_94' <Predicate = (or_ln125_71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%select_ln125_95 = select i1 %or_ln125_71, i13 %select_ln125_94, i13 %sum_51" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2841 'select' 'select_ln125_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%shl_ln129_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_95, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2842 'bitconcatenate' 'shl_ln129_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_2)   --->   "%sext_ln129_2 = sext i21 %shl_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2843 'sext' 'sext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2844 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_2 = sub i22 0, i22 %sext_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2844 'sub' 'sub_ln129_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = trunc i22 %sub_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2845 'trunc' 'trunc_ln129_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_2, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2846 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%sum_52 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_2, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2847 'partselect' 'sum_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_2, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2848 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2849 [1/1] (0.71ns)   --->   "%icmp_ln129_2 = icmp_ne  i9 %trunc_ln129_2, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2849 'icmp' 'icmp_ln129_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%and_ln129_4 = and i1 %tmp_293, i1 %icmp_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2850 'and' 'and_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node sum_53)   --->   "%zext_ln129_2 = zext i1 %and_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2851 'zext' 'zext_ln129_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2852 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_53 = add i13 %sum_52, i13 %zext_ln129_2" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2852 'add' 'sum_53' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2853 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_53, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2853 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2854 [1/1] (0.12ns)   --->   "%xor_ln129_6 = xor i1 %tmp_292, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2854 'xor' 'xor_ln129_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%or_ln129_4 = or i1 %tmp_294, i1 %xor_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2855 'or' 'or_ln129_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln129_7 = xor i1 %tmp_292, i1 %or_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2856 'xor' 'xor_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln129_8 = xor i1 %xor_ln129_7, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2857 'xor' 'xor_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%or_ln129_5 = or i1 %tmp_294, i1 %xor_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2858 'or' 'or_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%and_ln129_5 = and i1 %or_ln129_5, i1 %xor_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2859 'and' 'and_ln129_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_2)   --->   "%xor_ln130_9 = xor i13 %sum_53, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2860 'xor' 'xor_ln130_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2861 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_2 = select i1 %and_ln129_5, i13 8191, i13 %xor_ln130_9" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2861 'select' 'select_ln130_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2862 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_2, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2862 'partselect' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_2, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2863 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2864 [1/1] (0.30ns)   --->   "%index_2 = select i1 %tmp_295, i10 1023, i10 %trunc_ln130_2" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2864 'select' 'index_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2865 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i10 %index_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2865 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2866 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2866 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2867 [2/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2867 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%select_ln125_126 = select i1 %and_ln125_221, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2868 'select' 'select_ln125_126' <Predicate = (or_ln125_95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%select_ln125_127 = select i1 %or_ln125_95, i13 %select_ln125_126, i13 %sum_69" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2869 'select' 'select_ln125_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%shl_ln129_3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_127, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2870 'bitconcatenate' 'shl_ln129_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_3)   --->   "%sext_ln129_3 = sext i21 %shl_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2871 'sext' 'sext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2872 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_3 = sub i22 0, i22 %sext_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2872 'sub' 'sub_ln129_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2873 [1/1] (0.00ns)   --->   "%trunc_ln129_3 = trunc i22 %sub_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2873 'trunc' 'trunc_ln129_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2874 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_3, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2874 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%sum_70 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_3, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2875 'partselect' 'sum_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_3, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2876 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2877 [1/1] (0.71ns)   --->   "%icmp_ln129_3 = icmp_ne  i9 %trunc_ln129_3, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2877 'icmp' 'icmp_ln129_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%and_ln129_6 = and i1 %tmp_347, i1 %icmp_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2878 'and' 'and_ln129_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node sum_71)   --->   "%zext_ln129_3 = zext i1 %and_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2879 'zext' 'zext_ln129_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2880 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_71 = add i13 %sum_70, i13 %zext_ln129_3" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2880 'add' 'sum_71' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2881 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_71, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2881 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2882 [1/1] (0.12ns)   --->   "%xor_ln129_9 = xor i1 %tmp_346, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2882 'xor' 'xor_ln129_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%or_ln129_6 = or i1 %tmp_348, i1 %xor_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2883 'or' 'or_ln129_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln129_10 = xor i1 %tmp_346, i1 %or_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2884 'xor' 'xor_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln129_11 = xor i1 %xor_ln129_10, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2885 'xor' 'xor_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%or_ln129_7 = or i1 %tmp_348, i1 %xor_ln129_11" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2886 'or' 'or_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%and_ln129_7 = and i1 %or_ln129_7, i1 %xor_ln129_9" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2887 'and' 'and_ln129_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_3)   --->   "%xor_ln130_10 = xor i13 %sum_71, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2888 'xor' 'xor_ln130_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2889 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_3 = select i1 %and_ln129_7, i13 8191, i13 %xor_ln130_10" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2889 'select' 'select_ln130_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2890 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_3, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2890 'partselect' 'trunc_ln130_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2891 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_3, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2891 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2892 [1/1] (0.30ns)   --->   "%index_3 = select i1 %tmp_349, i10 1023, i10 %trunc_ln130_3" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2892 'select' 'index_3' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i10 %index_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2893 'zext' 'zext_ln133_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2894 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2894 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2895 [2/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2895 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%select_ln125_158 = select i1 %and_ln125_277, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2896 'select' 'select_ln125_158' <Predicate = (or_ln125_119)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%select_ln125_159 = select i1 %or_ln125_119, i13 %select_ln125_158, i13 %sum_87" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2897 'select' 'select_ln125_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%shl_ln129_4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_159, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2898 'bitconcatenate' 'shl_ln129_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_4)   --->   "%sext_ln129_4 = sext i21 %shl_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2899 'sext' 'sext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2900 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_4 = sub i22 0, i22 %sext_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2900 'sub' 'sub_ln129_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2901 [1/1] (0.00ns)   --->   "%trunc_ln129_4 = trunc i22 %sub_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2901 'trunc' 'trunc_ln129_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_4, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2902 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%sum_88 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_4, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2903 'partselect' 'sum_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_4, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2904 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2905 [1/1] (0.71ns)   --->   "%icmp_ln129_4 = icmp_ne  i9 %trunc_ln129_4, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2905 'icmp' 'icmp_ln129_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%and_ln129_8 = and i1 %tmp_401, i1 %icmp_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2906 'and' 'and_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node sum_89)   --->   "%zext_ln129_4 = zext i1 %and_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2907 'zext' 'zext_ln129_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2908 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_89 = add i13 %sum_88, i13 %zext_ln129_4" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2908 'add' 'sum_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_89, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2909 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2910 [1/1] (0.12ns)   --->   "%xor_ln129_12 = xor i1 %tmp_400, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2910 'xor' 'xor_ln129_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%or_ln129_8 = or i1 %tmp_402, i1 %xor_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2911 'or' 'or_ln129_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln129_13 = xor i1 %tmp_400, i1 %or_ln129_8" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2912 'xor' 'xor_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln129_14 = xor i1 %xor_ln129_13, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2913 'xor' 'xor_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%or_ln129_9 = or i1 %tmp_402, i1 %xor_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2914 'or' 'or_ln129_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%and_ln129_9 = and i1 %or_ln129_9, i1 %xor_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2915 'and' 'and_ln129_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_4)   --->   "%xor_ln130_11 = xor i13 %sum_89, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2916 'xor' 'xor_ln130_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2917 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_4 = select i1 %and_ln129_9, i13 8191, i13 %xor_ln130_11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2917 'select' 'select_ln130_4' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2918 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_4, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2918 'partselect' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_4, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2919 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2920 [1/1] (0.30ns)   --->   "%index_4 = select i1 %tmp_403, i10 1023, i10 %trunc_ln130_4" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2920 'select' 'index_4' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln133_8 = zext i10 %index_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2921 'zext' 'zext_ln133_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2922 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_8" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2922 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2923 [2/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2923 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%select_ln125_190 = select i1 %and_ln125_333, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2924 'select' 'select_ln125_190' <Predicate = (or_ln125_143)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%select_ln125_191 = select i1 %or_ln125_143, i13 %select_ln125_190, i13 %sum_105" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2925 'select' 'select_ln125_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%shl_ln129_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_191, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2926 'bitconcatenate' 'shl_ln129_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_5)   --->   "%sext_ln129_5 = sext i21 %shl_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2927 'sext' 'sext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2928 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_5 = sub i22 0, i22 %sext_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2928 'sub' 'sub_ln129_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2929 [1/1] (0.00ns)   --->   "%trunc_ln129_5 = trunc i22 %sub_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2929 'trunc' 'trunc_ln129_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2930 [1/1] (0.00ns)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_5, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2930 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%sum_106 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_5, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2931 'partselect' 'sum_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_5, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2932 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2933 [1/1] (0.71ns)   --->   "%icmp_ln129_5 = icmp_ne  i9 %trunc_ln129_5, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2933 'icmp' 'icmp_ln129_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%and_ln129_10 = and i1 %tmp_455, i1 %icmp_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2934 'and' 'and_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node sum_107)   --->   "%zext_ln129_5 = zext i1 %and_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2935 'zext' 'zext_ln129_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2936 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_107 = add i13 %sum_106, i13 %zext_ln129_5" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2936 'add' 'sum_107' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_107, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2937 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2938 [1/1] (0.12ns)   --->   "%xor_ln129_15 = xor i1 %tmp_454, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2938 'xor' 'xor_ln129_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%or_ln129_10 = or i1 %tmp_456, i1 %xor_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2939 'or' 'or_ln129_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln129_16 = xor i1 %tmp_454, i1 %or_ln129_10" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2940 'xor' 'xor_ln129_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln129_17 = xor i1 %xor_ln129_16, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2941 'xor' 'xor_ln129_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%or_ln129_11 = or i1 %tmp_456, i1 %xor_ln129_17" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2942 'or' 'or_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%and_ln129_11 = and i1 %or_ln129_11, i1 %xor_ln129_15" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2943 'and' 'and_ln129_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_5)   --->   "%xor_ln130_12 = xor i13 %sum_107, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2944 'xor' 'xor_ln130_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2945 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_5 = select i1 %and_ln129_11, i13 8191, i13 %xor_ln130_12" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2945 'select' 'select_ln130_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2946 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_5, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2946 'partselect' 'trunc_ln130_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_5, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2947 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2948 [1/1] (0.30ns)   --->   "%index_5 = select i1 %tmp_457, i10 1023, i10 %trunc_ln130_5" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2948 'select' 'index_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2949 [1/1] (0.00ns)   --->   "%zext_ln133_10 = zext i10 %index_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2949 'zext' 'zext_ln133_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2950 [1/1] (0.00ns)   --->   "%exp_table_addr_5 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_10" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2950 'getelementptr' 'exp_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2951 [2/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2951 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%select_ln125_222 = select i1 %and_ln125_389, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2952 'select' 'select_ln125_222' <Predicate = (or_ln125_167)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%select_ln125_223 = select i1 %or_ln125_167, i13 %select_ln125_222, i13 %sum_123" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2953 'select' 'select_ln125_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%shl_ln129_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_223, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2954 'bitconcatenate' 'shl_ln129_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_6)   --->   "%sext_ln129_6 = sext i21 %shl_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2955 'sext' 'sext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2956 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_6 = sub i22 0, i22 %sext_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2956 'sub' 'sub_ln129_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2957 [1/1] (0.00ns)   --->   "%trunc_ln129_6 = trunc i22 %sub_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2957 'trunc' 'trunc_ln129_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_6, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2958 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%sum_124 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_6, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2959 'partselect' 'sum_124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_6, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2960 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2961 [1/1] (0.71ns)   --->   "%icmp_ln129_6 = icmp_ne  i9 %trunc_ln129_6, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2961 'icmp' 'icmp_ln129_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%and_ln129_12 = and i1 %tmp_509, i1 %icmp_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2962 'and' 'and_ln129_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node sum_125)   --->   "%zext_ln129_6 = zext i1 %and_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2963 'zext' 'zext_ln129_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2964 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_125 = add i13 %sum_124, i13 %zext_ln129_6" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2964 'add' 'sum_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2965 [1/1] (0.00ns)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_125, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2965 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2966 [1/1] (0.12ns)   --->   "%xor_ln129_18 = xor i1 %tmp_508, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2966 'xor' 'xor_ln129_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%or_ln129_12 = or i1 %tmp_510, i1 %xor_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2967 'or' 'or_ln129_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln129_19 = xor i1 %tmp_508, i1 %or_ln129_12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2968 'xor' 'xor_ln129_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln129_20 = xor i1 %xor_ln129_19, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2969 'xor' 'xor_ln129_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%or_ln129_13 = or i1 %tmp_510, i1 %xor_ln129_20" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2970 'or' 'or_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%and_ln129_13 = and i1 %or_ln129_13, i1 %xor_ln129_18" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2971 'and' 'and_ln129_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_6)   --->   "%xor_ln130_13 = xor i13 %sum_125, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2972 'xor' 'xor_ln130_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2973 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_6 = select i1 %and_ln129_13, i13 8191, i13 %xor_ln130_13" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2973 'select' 'select_ln130_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2974 [1/1] (0.00ns)   --->   "%trunc_ln130_6 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_6, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 2974 'partselect' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_6, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2975 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2976 [1/1] (0.30ns)   --->   "%index_6 = select i1 %tmp_511, i10 1023, i10 %trunc_ln130_6" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 2976 'select' 'index_6' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln133_12 = zext i10 %index_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2977 'zext' 'zext_ln133_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2978 [1/1] (0.00ns)   --->   "%exp_table_addr_6 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_12" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2978 'getelementptr' 'exp_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2979 [2/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 2979 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_6 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%select_ln125_254 = select i1 %and_ln125_445, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2980 'select' 'select_ln125_254' <Predicate = (or_ln125_191)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%select_ln125_255 = select i1 %or_ln125_191, i13 %select_ln125_254, i13 %sum_141" [firmware/nnet_utils/nnet_hept.h:125]   --->   Operation 2981 'select' 'select_ln125_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%shl_ln129_7 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %select_ln125_255, i8 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2982 'bitconcatenate' 'shl_ln129_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node sub_ln129_7)   --->   "%sext_ln129_7 = sext i21 %shl_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2983 'sext' 'sext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2984 [1/1] (0.81ns) (out node of the LUT)   --->   "%sub_ln129_7 = sub i22 0, i22 %sext_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2984 'sub' 'sub_ln129_7' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2985 [1/1] (0.00ns)   --->   "%trunc_ln129_7 = trunc i22 %sub_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2985 'trunc' 'trunc_ln129_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_7, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2986 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%sum_142 = partselect i13 @_ssdm_op_PartSelect.i13.i22.i32.i32, i22 %sub_ln129_7, i32 9, i32 21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2987 'partselect' 'sum_142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln129_7, i32 9" [firmware/nnet_utils/nnet_hept.h:122]   --->   Operation 2988 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2989 [1/1] (0.71ns)   --->   "%icmp_ln129_7 = icmp_ne  i9 %trunc_ln129_7, i9 0" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2989 'icmp' 'icmp_ln129_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%and_ln129_14 = and i1 %tmp_563, i1 %icmp_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2990 'and' 'and_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node sum_143)   --->   "%zext_ln129_7 = zext i1 %and_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2991 'zext' 'zext_ln129_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2992 [1/1] (0.75ns) (out node of the LUT)   --->   "%sum_143 = add i13 %sum_142, i13 %zext_ln129_7" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2992 'add' 'sum_143' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_143, i32 12" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2993 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2994 [1/1] (0.12ns)   --->   "%xor_ln129_21 = xor i1 %tmp_562, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2994 'xor' 'xor_ln129_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%or_ln129_14 = or i1 %tmp_564, i1 %xor_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2995 'or' 'or_ln129_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln129_22 = xor i1 %tmp_562, i1 %or_ln129_14" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2996 'xor' 'xor_ln129_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln129_23 = xor i1 %xor_ln129_22, i1 1" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2997 'xor' 'xor_ln129_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%or_ln129_15 = or i1 %tmp_564, i1 %xor_ln129_23" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2998 'or' 'or_ln129_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%and_ln129_15 = and i1 %or_ln129_15, i1 %xor_ln129_21" [firmware/nnet_utils/nnet_hept.h:129]   --->   Operation 2999 'and' 'and_ln129_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node select_ln130_7)   --->   "%xor_ln130_14 = xor i13 %sum_143, i13 4096" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 3000 'xor' 'xor_ln130_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 3001 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln130_7 = select i1 %and_ln129_15, i13 8191, i13 %xor_ln130_14" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 3001 'select' 'select_ln130_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3002 [1/1] (0.00ns)   --->   "%trunc_ln130_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %select_ln130_7, i32 2, i32 11" [firmware/nnet_utils/nnet_hept.h:130]   --->   Operation 3002 'partselect' 'trunc_ln130_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3003 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %select_ln130_7, i32 12" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 3003 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3004 [1/1] (0.30ns)   --->   "%index_7 = select i1 %tmp_565, i10 1023, i10 %trunc_ln130_7" [firmware/nnet_utils/nnet_hept.h:132]   --->   Operation 3004 'select' 'index_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 3005 [1/1] (0.00ns)   --->   "%zext_ln133_14 = zext i10 %index_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3005 'zext' 'zext_ln133_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3006 [1/1] (0.00ns)   --->   "%exp_table_addr_7 = getelementptr i16 %exp_table, i64 0, i64 %zext_ln133_14" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3006 'getelementptr' 'exp_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3007 [2/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3007 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.59>
ST_7 : Operation 3008 [1/2] (1.17ns)   --->   "%exp_table_load = load i10 %exp_table_addr" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3008 'load' 'exp_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_22 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3009 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133_16 = zext i9 %tmp_22" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3010 'zext' 'zext_ln133_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3011 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3012 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3013 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i16 %exp_table_load" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3013 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3014 [1/1] (0.70ns)   --->   "%icmp_ln133 = icmp_ne  i6 %trunc_ln133, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3014 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%or_ln133 = or i1 %tmp_136, i1 %icmp_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3015 'or' 'or_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%and_ln133 = and i1 %or_ln133, i1 %tmp_139" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3016 'and' 'and_ln133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node add_ln133)   --->   "%zext_ln133_1 = zext i1 %and_ln133" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3017 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3018 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133 = add i10 %zext_ln133_16, i10 %zext_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3018 'add' 'add_ln133' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i10 %add_ln133" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3019 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3020 [1/2] (1.17ns)   --->   "%exp_table_load_1 = load i10 %exp_table_addr_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3020 'load' 'exp_table_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_50 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_1, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3021 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%zext_ln133_17 = zext i9 %tmp_50" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3022 'zext' 'zext_ln133_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3023 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_1, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3024 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3025 [1/1] (0.00ns)   --->   "%trunc_ln133_1 = trunc i16 %exp_table_load_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3025 'trunc' 'trunc_ln133_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3026 [1/1] (0.70ns)   --->   "%icmp_ln133_1 = icmp_ne  i6 %trunc_ln133_1, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3026 'icmp' 'icmp_ln133_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%or_ln133_1 = or i1 %tmp_242, i1 %icmp_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3027 'or' 'or_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%and_ln133_1 = and i1 %or_ln133_1, i1 %tmp_243" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3028 'and' 'and_ln133_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_1)   --->   "%zext_ln133_3 = zext i1 %and_ln133_1" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3029 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3030 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_1 = add i10 %zext_ln133_17, i10 %zext_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3030 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3031 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i10 %add_ln133_1" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3031 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3032 [1/2] (1.17ns)   --->   "%exp_table_load_2 = load i10 %exp_table_addr_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3032 'load' 'exp_table_load_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_78 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_2, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3033 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%zext_ln133_18 = zext i9 %tmp_78" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3034 'zext' 'zext_ln133_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3035 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_2, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3036 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln133_2 = trunc i16 %exp_table_load_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3037 'trunc' 'trunc_ln133_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3038 [1/1] (0.70ns)   --->   "%icmp_ln133_2 = icmp_ne  i6 %trunc_ln133_2, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3038 'icmp' 'icmp_ln133_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%or_ln133_2 = or i1 %tmp_296, i1 %icmp_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3039 'or' 'or_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%and_ln133_2 = and i1 %or_ln133_2, i1 %tmp_297" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3040 'and' 'and_ln133_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_2)   --->   "%zext_ln133_5 = zext i1 %and_ln133_2" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3041 'zext' 'zext_ln133_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3042 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_2 = add i10 %zext_ln133_18, i10 %zext_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3042 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i10 %add_ln133_2" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3043 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3044 [1/2] (1.17ns)   --->   "%exp_table_load_3 = load i10 %exp_table_addr_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3044 'load' 'exp_table_load_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_106 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_3, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3045 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%zext_ln133_19 = zext i9 %tmp_106" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3046 'zext' 'zext_ln133_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3047 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_3, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3048 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3049 [1/1] (0.00ns)   --->   "%trunc_ln133_3 = trunc i16 %exp_table_load_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3049 'trunc' 'trunc_ln133_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3050 [1/1] (0.70ns)   --->   "%icmp_ln133_3 = icmp_ne  i6 %trunc_ln133_3, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3050 'icmp' 'icmp_ln133_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%or_ln133_3 = or i1 %tmp_350, i1 %icmp_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3051 'or' 'or_ln133_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%and_ln133_3 = and i1 %or_ln133_3, i1 %tmp_351" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3052 'and' 'and_ln133_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_3)   --->   "%zext_ln133_7 = zext i1 %and_ln133_3" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3053 'zext' 'zext_ln133_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3054 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_3 = add i10 %zext_ln133_19, i10 %zext_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3054 'add' 'add_ln133_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3055 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i10 %add_ln133_3" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3055 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3056 [1/2] (1.17ns)   --->   "%exp_table_load_4 = load i10 %exp_table_addr_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3056 'load' 'exp_table_load_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_134 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_4, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3057 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%zext_ln133_20 = zext i9 %tmp_134" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3058 'zext' 'zext_ln133_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3059 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_4, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3060 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln133_4 = trunc i16 %exp_table_load_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3061 'trunc' 'trunc_ln133_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3062 [1/1] (0.70ns)   --->   "%icmp_ln133_4 = icmp_ne  i6 %trunc_ln133_4, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3062 'icmp' 'icmp_ln133_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%or_ln133_4 = or i1 %tmp_404, i1 %icmp_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3063 'or' 'or_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%and_ln133_4 = and i1 %or_ln133_4, i1 %tmp_405" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3064 'and' 'and_ln133_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3065 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_4)   --->   "%zext_ln133_9 = zext i1 %and_ln133_4" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3065 'zext' 'zext_ln133_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3066 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_4 = add i10 %zext_ln133_20, i10 %zext_ln133_9" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3066 'add' 'add_ln133_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3067 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i10 %add_ln133_4" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3067 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3068 [1/2] (1.17ns)   --->   "%exp_table_load_5 = load i10 %exp_table_addr_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3068 'load' 'exp_table_load_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_162 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_5, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3069 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%zext_ln133_21 = zext i9 %tmp_162" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3070 'zext' 'zext_ln133_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3071 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_5, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3072 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3073 [1/1] (0.00ns)   --->   "%trunc_ln133_5 = trunc i16 %exp_table_load_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3073 'trunc' 'trunc_ln133_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3074 [1/1] (0.70ns)   --->   "%icmp_ln133_5 = icmp_ne  i6 %trunc_ln133_5, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3074 'icmp' 'icmp_ln133_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%or_ln133_5 = or i1 %tmp_458, i1 %icmp_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3075 'or' 'or_ln133_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%and_ln133_5 = and i1 %or_ln133_5, i1 %tmp_459" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3076 'and' 'and_ln133_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_5)   --->   "%zext_ln133_11 = zext i1 %and_ln133_5" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3077 'zext' 'zext_ln133_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3078 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_5 = add i10 %zext_ln133_21, i10 %zext_ln133_11" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3078 'add' 'add_ln133_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i10 %add_ln133_5" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3079 'zext' 'zext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3080 [1/2] (1.17ns)   --->   "%exp_table_load_6 = load i10 %exp_table_addr_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3080 'load' 'exp_table_load_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_190 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_6, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3081 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%zext_ln133_22 = zext i9 %tmp_190" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3082 'zext' 'zext_ln133_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3083 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_6, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3084 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3085 [1/1] (0.00ns)   --->   "%trunc_ln133_6 = trunc i16 %exp_table_load_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3085 'trunc' 'trunc_ln133_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3086 [1/1] (0.70ns)   --->   "%icmp_ln133_6 = icmp_ne  i6 %trunc_ln133_6, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3086 'icmp' 'icmp_ln133_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%or_ln133_6 = or i1 %tmp_512, i1 %icmp_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3087 'or' 'or_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%and_ln133_6 = and i1 %or_ln133_6, i1 %tmp_513" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3088 'and' 'and_ln133_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_6)   --->   "%zext_ln133_13 = zext i1 %and_ln133_6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3089 'zext' 'zext_ln133_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3090 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_6 = add i10 %zext_ln133_22, i10 %zext_ln133_13" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3090 'add' 'add_ln133_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i10 %add_ln133_6" [firmware/nnet_utils/nnet_hept.h:126]   --->   Operation 3091 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3092 [1/2] (1.17ns)   --->   "%exp_table_load_7 = load i10 %exp_table_addr_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3092 'load' 'exp_table_load_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1024> <ROM>
ST_7 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_218 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %exp_table_load_7, i32 7, i32 15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3093 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3094 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%zext_ln133_23 = zext i9 %tmp_218" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3094 'zext' 'zext_ln133_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3095 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3095 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3096 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %exp_table_load_7, i32 6" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3096 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln133_7 = trunc i16 %exp_table_load_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3097 'trunc' 'trunc_ln133_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3098 [1/1] (0.70ns)   --->   "%icmp_ln133_7 = icmp_ne  i6 %trunc_ln133_7, i6 0" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3098 'icmp' 'icmp_ln133_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%or_ln133_7 = or i1 %tmp_566, i1 %icmp_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3099 'or' 'or_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%and_ln133_7 = and i1 %or_ln133_7, i1 %tmp_567" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3100 'and' 'and_ln133_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node add_ln133_7)   --->   "%zext_ln133_15 = zext i1 %and_ln133_7" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3101 'zext' 'zext_ln133_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3102 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln133_7 = add i10 %zext_ln133_23, i10 %zext_ln133_15" [firmware/nnet_utils/nnet_hept.h:133]   --->   Operation 3102 'add' 'add_ln133_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3103 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %add_ln133_7" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3103 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3104 [1/1] (0.00ns)   --->   "%mrv = insertvalue i104 <undef>, i13 %zext_ln126" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i104 %mrv, i13 %zext_ln126_1" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3106 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i104 %mrv_1, i13 %zext_ln126_2" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3106 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3107 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i104 %mrv_2, i13 %zext_ln126_3" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3107 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3108 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i104 %mrv_3, i13 %zext_ln126_4" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3108 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3109 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i104 %mrv_4, i13 %zext_ln126_5" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3109 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3110 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i104 %mrv_5, i13 %zext_ln126_6" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3110 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3111 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i104 %mrv_6, i13 %zext_ln137" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3111 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3112 [1/1] (0.00ns)   --->   "%ret_ln137 = ret i104 %mrv_7" [firmware/nnet_utils/nnet_hept.h:137]   --->   Operation 3112 'ret' 'ret_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.240ns
The critical path consists of the following:
	wire read operation ('key_0_val_read', firmware/nnet_utils/nnet_hept.h:126) on port 'key_0_val' (firmware/nnet_utils/nnet_hept.h:126) [97]  (0.000 ns)
	'sub' operation 14 bit of DSP[134] ('sub_ln126', firmware/nnet_utils/nnet_hept.h:126) [132]  (0.000 ns)
	'mul' operation 28 bit of DSP[134] ('mul_ln126', firmware/nnet_utils/nnet_hept.h:126) [134]  (2.533 ns)
	'icmp' operation 1 bit ('icmp_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [150]  (0.707 ns)

 <State 2>: 3.410ns
The critical path consists of the following:
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [145]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125', firmware/nnet_utils/nnet_hept.h:125) [147]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [148]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_1', firmware/nnet_utils/nnet_hept.h:125) [158]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [164]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_192', firmware/nnet_utils/nnet_hept.h:125) [165]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_3', firmware/nnet_utils/nnet_hept.h:125) [166]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_6', firmware/nnet_utils/nnet_hept.h:125) [167]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_2', firmware/nnet_utils/nnet_hept.h:125) [168]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_3', firmware/nnet_utils/nnet_hept.h:125) [175]  (0.000 ns)
	'add' operation 28 bit ('add_ln125', firmware/nnet_utils/nnet_hept.h:125) [178]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [189]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [191]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [192]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [202]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [208]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_193', firmware/nnet_utils/nnet_hept.h:125) [209]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [210]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [211]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_5', firmware/nnet_utils/nnet_hept.h:125) [212]  (0.122 ns)

 <State 3>: 4.266ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_6', firmware/nnet_utils/nnet_hept.h:125) [218]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [219]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_2', firmware/nnet_utils/nnet_hept.h:125) [222]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [233]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [235]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [236]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [242]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_9', firmware/nnet_utils/nnet_hept.h:125) [248]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_7', firmware/nnet_utils/nnet_hept.h:125) [249]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_18', firmware/nnet_utils/nnet_hept.h:125) [251]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [256]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [263]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_4', firmware/nnet_utils/nnet_hept.h:125) [266]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [277]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [279]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_22', firmware/nnet_utils/nnet_hept.h:125) [280]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [286]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [292]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_10', firmware/nnet_utils/nnet_hept.h:125) [293]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_25', firmware/nnet_utils/nnet_hept.h:125) [295]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_11', firmware/nnet_utils/nnet_hept.h:125) [300]  (0.122 ns)

 <State 4>: 4.266ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_14', firmware/nnet_utils/nnet_hept.h:125) [306]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_15', firmware/nnet_utils/nnet_hept.h:125) [307]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_6', firmware/nnet_utils/nnet_hept.h:125) [310]  (0.856 ns)
	'and' operation 1 bit ('and_ln125_28', firmware/nnet_utils/nnet_hept.h:125) [319]  (0.000 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [321]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_16', firmware/nnet_utils/nnet_hept.h:125) [323]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_29', firmware/nnet_utils/nnet_hept.h:125) [324]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_16', firmware/nnet_utils/nnet_hept.h:125) [330]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_17', firmware/nnet_utils/nnet_hept.h:125) [336]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_13', firmware/nnet_utils/nnet_hept.h:125) [337]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_32', firmware/nnet_utils/nnet_hept.h:125) [339]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_14', firmware/nnet_utils/nnet_hept.h:125) [344]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_19', firmware/nnet_utils/nnet_hept.h:125) [351]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_8', firmware/nnet_utils/nnet_hept.h:125) [354]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [365]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_20', firmware/nnet_utils/nnet_hept.h:125) [367]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_36', firmware/nnet_utils/nnet_hept.h:125) [368]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_21', firmware/nnet_utils/nnet_hept.h:125) [378]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_40', firmware/nnet_utils/nnet_hept.h:125) [384]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_197', firmware/nnet_utils/nnet_hept.h:125) [385]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_23', firmware/nnet_utils/nnet_hept.h:125) [386]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_41', firmware/nnet_utils/nnet_hept.h:125) [387]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_17', firmware/nnet_utils/nnet_hept.h:125) [388]  (0.122 ns)

 <State 5>: 4.266ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_22', firmware/nnet_utils/nnet_hept.h:125) [394]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_23', firmware/nnet_utils/nnet_hept.h:125) [395]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_10', firmware/nnet_utils/nnet_hept.h:125) [398]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [409]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_24', firmware/nnet_utils/nnet_hept.h:125) [411]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_43', firmware/nnet_utils/nnet_hept.h:125) [412]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_24', firmware/nnet_utils/nnet_hept.h:125) [418]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_25', firmware/nnet_utils/nnet_hept.h:125) [424]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_19', firmware/nnet_utils/nnet_hept.h:125) [425]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_46', firmware/nnet_utils/nnet_hept.h:125) [427]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_20', firmware/nnet_utils/nnet_hept.h:125) [432]  (0.122 ns)
	'select' operation 13 bit ('select_ln125_27', firmware/nnet_utils/nnet_hept.h:125) [439]  (0.000 ns)
	'add' operation 28 bit ('add_ln125_12', firmware/nnet_utils/nnet_hept.h:125) [442]  (0.856 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:125) [453]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln125_28', firmware/nnet_utils/nnet_hept.h:125) [455]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_50', firmware/nnet_utils/nnet_hept.h:125) [456]  (0.122 ns)
	'select' operation 1 bit ('select_ln125_28', firmware/nnet_utils/nnet_hept.h:125) [462]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln125_29', firmware/nnet_utils/nnet_hept.h:125) [468]  (0.000 ns)
	'or' operation 1 bit ('or_ln125_22', firmware/nnet_utils/nnet_hept.h:125) [469]  (0.000 ns)
	'and' operation 1 bit ('and_ln125_53', firmware/nnet_utils/nnet_hept.h:125) [471]  (0.278 ns)
	'or' operation 1 bit ('or_ln125_23', firmware/nnet_utils/nnet_hept.h:125) [476]  (0.122 ns)

 <State 6>: 4.085ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln125_30', firmware/nnet_utils/nnet_hept.h:125) [477]  (0.000 ns)
	'select' operation 13 bit ('select_ln125_31', firmware/nnet_utils/nnet_hept.h:125) [478]  (0.000 ns)
	'sub' operation 22 bit ('sub_ln129', firmware/nnet_utils/nnet_hept.h:129) [481]  (0.815 ns)
	'icmp' operation 1 bit ('icmp_ln129', firmware/nnet_utils/nnet_hept.h:129) [486]  (0.715 ns)
	'and' operation 1 bit ('and_ln129', firmware/nnet_utils/nnet_hept.h:129) [487]  (0.000 ns)
	'add' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:129) [489]  (0.755 ns)
	'or' operation 1 bit ('or_ln129_1', firmware/nnet_utils/nnet_hept.h:129) [495]  (0.000 ns)
	'and' operation 1 bit ('and_ln129_1', firmware/nnet_utils/nnet_hept.h:129) [496]  (0.000 ns)
	'select' operation 13 bit ('select_ln130', firmware/nnet_utils/nnet_hept.h:130) [498]  (0.321 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:132) [501]  (0.303 ns)
	'getelementptr' operation 10 bit ('exp_table_addr', firmware/nnet_utils/nnet_hept.h:133) [503]  (0.000 ns)
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:133) on array 'exp_table' [504]  (1.177 ns)

 <State 7>: 2.599ns
The critical path consists of the following:
	'load' operation 16 bit ('exp_table_load', firmware/nnet_utils/nnet_hept.h:133) on array 'exp_table' [504]  (1.177 ns)
	'icmp' operation 1 bit ('icmp_ln133', firmware/nnet_utils/nnet_hept.h:133) [510]  (0.706 ns)
	'or' operation 1 bit ('or_ln133', firmware/nnet_utils/nnet_hept.h:133) [511]  (0.000 ns)
	'and' operation 1 bit ('and_ln133', firmware/nnet_utils/nnet_hept.h:133) [512]  (0.000 ns)
	'add' operation 10 bit ('add_ln133', firmware/nnet_utils/nnet_hept.h:133) [514]  (0.715 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
