{
  "design": {
    "design_info": {
      "boundary_crc": "0x90A5211B02A22545",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../ax4_stream_debugging.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "external_ports_adder_0": "",
      "clk_wiz_0": "",
      "axis_data_fifo_0": ""
    },
    "ports": {
      "data_out_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "valid_out_0": {
        "direction": "O"
      },
      "sys_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "first_in_0": {
        "direction": "I"
      },
      "s_axis_tdata_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "s_axis_tlast_0": {
        "direction": "I"
      },
      "s_axis_tready_0": {
        "direction": "O"
      },
      "s_axis_tvalid_0": {
        "direction": "I"
      },
      "clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "external_ports_adder_0": {
        "vlnv": "user.org:ip:external_ports_adder_four:1.0",
        "ip_revision": "1000000",
        "xci_name": "design_1_external_ports_adder_0_0",
        "xci_path": "ip/design_1_external_ports_adder_0_0/design_1_external_ports_adder_0_0.xci",
        "inst_hier_path": "external_ports_adder_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "11",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          }
        }
      }
    },
    "nets": {
      "IPCORE_RESETN_0_1": {
        "ports": [
          "rst_0",
          "axis_data_fifo_0/s_axis_aresetn",
          "external_ports_adder_0/IPCORE_RESETN"
        ]
      },
      "axis_data_fifo_0_m_axis_tdata": {
        "ports": [
          "axis_data_fifo_0/m_axis_tdata",
          "external_ports_adder_0/data_in"
        ]
      },
      "axis_data_fifo_0_m_axis_tlast": {
        "ports": [
          "axis_data_fifo_0/m_axis_tlast",
          "external_ports_adder_0/last_in"
        ]
      },
      "axis_data_fifo_0_m_axis_tvalid": {
        "ports": [
          "axis_data_fifo_0/m_axis_tvalid",
          "external_ports_adder_0/valid_in"
        ]
      },
      "axis_data_fifo_0_s_axis_tready": {
        "ports": [
          "axis_data_fifo_0/s_axis_tready",
          "s_axis_tready_0"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sys_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_data_fifo_0/s_axis_aclk",
          "clk",
          "external_ports_adder_0/IPCORE_CLK"
        ]
      },
      "external_ports_adder_0_data_out": {
        "ports": [
          "external_ports_adder_0/data_out",
          "data_out_0"
        ]
      },
      "external_ports_adder_0_ready": {
        "ports": [
          "external_ports_adder_0/ready",
          "axis_data_fifo_0/m_axis_tready"
        ]
      },
      "external_ports_adder_0_valid_out": {
        "ports": [
          "external_ports_adder_0/valid_out",
          "valid_out_0"
        ]
      },
      "first_in_0_1": {
        "ports": [
          "first_in_0",
          "external_ports_adder_0/first_in"
        ]
      },
      "s_axis_tdata_0_1": {
        "ports": [
          "s_axis_tdata_0",
          "axis_data_fifo_0/s_axis_tdata"
        ]
      },
      "s_axis_tlast_0_1": {
        "ports": [
          "s_axis_tlast_0",
          "axis_data_fifo_0/s_axis_tlast"
        ]
      },
      "s_axis_tvalid_0_1": {
        "ports": [
          "s_axis_tvalid_0",
          "axis_data_fifo_0/s_axis_tvalid"
        ]
      }
    }
  }
}