// Seed: 2110317861
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(id_3)
    @(id_3 or 1 + id_1 - id_1) begin
      id_1 = id_1;
      assume (1 ^ id_3);
    end
  id_4 :
  assert property (@(negedge 1) id_1 - 1)
  else $display(id_1 + id_1);
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2
);
  pullup id_4 ({1, id_2}, id_2);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  ); id_6(
      .id_0(), .id_1(id_5), .id_2(1), .id_3(1), .id_4(id_2 - 1)
  );
  wire id_7;
  wire id_8;
endmodule
