$date
	Sat Aug 10 14:23:18 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # en $end
$scope module UUT $end
$var wire 4 $ a [3:0] $end
$var wire 1 # en $end
$var wire 4 % y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz %
b1 $
0#
b1 "
bz !
$end
#100
b1 !
b1 %
1#
#200
