{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:28:14 2019 " "Info: Processing started: Mon Sep 09 14:28:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP3C40Q240C8 " "Info: Selected device EP3C40Q240C8 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 21 " "Warning: No exact pin location assignment(s) for 8 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[0\] " "Info: Pin P1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[0] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[1\] " "Info: Pin P1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[1] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[2\] " "Info: Pin P1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[2] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[3\] " "Info: Pin P1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[3] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[4\] " "Info: Pin P1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[4] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[5\] " "Info: Pin P1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[5] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[6\] " "Info: Pin P1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[6] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1\[7\] " "Info: Pin P1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[7] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hs1\$latch\|combout " "Warning: Node \"hs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "vs1\$latch\|combout " "Warning: Node \"vs1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[0\]\|combout " "Warning: Node \"i_receiver\|key_code\[0\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[3\]\|combout " "Warning: Node \"i_receiver\|key_code\[3\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[1\]\|combout " "Warning: Node \"i_receiver\|key_code\[1\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[5\]\|combout " "Warning: Node \"i_receiver\|key_code\[5\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[4\]\|combout " "Warning: Node \"i_receiver\|key_code\[4\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[6\]\|combout " "Warning: Node \"i_receiver\|key_code\[6\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_receiver\|key_code\[2\]\|combout " "Warning: Node \"i_receiver\|key_code\[2\]\|combout\" is a latch" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "r1\$latch\|combout " "Warning: Node \"r1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[2\]\|combout " "Warning: Node \"i_mid\|count_temph\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[2\]\|combout " "Warning: Node \"i_mid\|count_tempv\[2\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[3\]\|combout " "Warning: Node \"i_mid\|count_tempv\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[4\]\|combout " "Warning: Node \"i_mid\|count_temph\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[4\]\|combout " "Warning: Node \"i_mid\|count_tempv\[4\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[5\]\|combout " "Warning: Node \"i_mid\|count_tempv\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[6\]\|combout " "Warning: Node \"i_mid\|count_temph\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[6\]\|combout " "Warning: Node \"i_mid\|count_tempv\[6\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[7\]\|combout " "Warning: Node \"i_mid\|count_tempv\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[8\]\|combout " "Warning: Node \"i_mid\|count_temph\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[8\]\|combout " "Warning: Node \"i_mid\|count_tempv\[8\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[1\]\|combout " "Warning: Node \"i_mid\|count_temph\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[3\]\|combout " "Warning: Node \"i_mid\|count_temph\[3\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[5\]\|combout " "Warning: Node \"i_mid\|count_temph\[5\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[0\]\|combout " "Warning: Node \"i_mid\|count_temph\[0\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_tempv\[1\]\|combout " "Warning: Node \"i_mid\|count_tempv\[1\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "i_mid\|count_temph\[7\]\|combout " "Warning: Node \"i_mid\|count_temph\[7\]\|combout\" is a latch" {  } { { "mid.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/mid.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "g1\$latch\|combout " "Warning: Node \"g1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "b1\$latch\|combout " "Warning: Node \"b1\$latch\|combout\" is a latch" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 155 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 0}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 0}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~23  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~23  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_main_entity\|Mux1~24  from: datac  to: combout " "Info: Cell: i_main_entity\|Mux1~24  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_mid\|process_2~190  from: datab  to: combout " "Info: Cell: i_mid\|process_2~190  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 0}
{ "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Warning: The following clock transfers have no clock uncertainty assignment" { { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) MS (Rise) setup and hold " "Warning: From MS (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) MS (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to MS (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|FS\[3\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|FS\[3\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) COLOR:UU\|FS\[3\] (Fall) setup and hold " "Warning: From clk12MHz (Rise) to COLOR:UU\|FS\[3\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) main_entity:i_main_entity\|clk25MHz (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to main_entity:i_main_entity\|clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) main_entity:i_main_entity\|clk25MHz (Fall) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to main_entity:i_main_entity\|clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) clk25MHz (Rise) setup and hold " "Warning: From MODE (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) clk25MHz (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to clk25MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Rise) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk25MHz (Fall) setup and hold " "Warning: From clk25MHz (Fall) to clk25MHz (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Fall) clk12MHz (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Fall) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk12MHz (Rise) clk12MHz (Rise) setup and hold " "Warning: From clk12MHz (Rise) to clk12MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Fall) clk50MHz (Rise) setup and hold " "Warning: From clk25MHz (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) clk50MHz (Rise) setup and hold " "Warning: From clk50MHz (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) clk50MHz (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to clk50MHz (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) COLOR:UU\|CC\[4\] (Fall) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to COLOR:UU\|CC\[4\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) changesignal\[0\] (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to changesignal\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) MD1 (Fall) setup and hold " "Warning: From MD1 (Fall) to MD1 (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MODE (Fall) MODE (Fall) setup and hold " "Warning: From MODE (Fall) to MODE (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From clk25MHz (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) vga640480:i_vga640480\|vcnt\[0\] (Fall) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to vga640480:i_vga640480\|vcnt\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|FS\[3\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|FS\[3\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_entity:i_main_entity\|clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From main_entity:i_main_entity\|clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk25MHz (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From clk25MHz (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "COLOR:UU\|CC\[4\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From COLOR:UU\|CC\[4\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "changesignal\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From changesignal\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MD1 (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From MD1 (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vga640480:i_vga640480\|vcnt\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From vga640480:i_vga640480\|vcnt\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Rise) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MS (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From MS (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Rise) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Rise) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ms1\[0\] (Fall) ms1\[0\] (Fall) setup and hold " "Warning: From ms1\[0\] (Fall) to ms1\[0\] (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Rise) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Rise) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50MHz (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From clk50MHz (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Rise) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Rise) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0} { "Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "receiver:i_receiver\|receive_flag (Fall) receiver:i_receiver\|receive_flag (Fall) setup and hold " "Warning: From receiver:i_receiver\|receive_flag (Fall) to receiver:i_receiver\|receive_flag (Fall) (setup and hold)" {  } {  } 0 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 0}  } {  } 0 0 "The following clock transfers have no clock uncertainty assignment" 0 0 "" 0 0}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50MHz~input (placed in PIN 152 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk50MHz~input (placed in PIN 152 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 6 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50MHz~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk12MHz~input (placed in PIN 151 (CLK5, DIFFCLK_2n)) " "Info: Automatically promoted node clk12MHz~input (placed in PIN 151 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 7 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk12MHz~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_entity:i_main_entity\|clk25MHz  " "Info: Automatically promoted node main_entity:i_main_entity\|clk25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[5\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[5\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[6\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[6\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[7\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[7\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[8\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[8\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[2\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[2\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[0\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[0\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[1\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[1\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[3\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[3\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[9\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[9\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[4\] " "Info: Destination node main_entity:i_main_entity\|RAMvga640480:v1\|vcnt\[4\]" {  } { { "RAMvga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/RAMvga640480.vhd" 45 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|RAMvga640480:v1|vcnt[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 84 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|clk25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mid:i_mid\|process_2~196  " "Info: Automatically promoted node mid:i_mid\|process_2~196 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mid:i_mid|process_2~196 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25MHz  " "Info: Automatically promoted node clk25MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[9\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[9\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[5\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[5\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[6\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[6\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[7\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[7\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[4\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[4\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[2\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[2\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[3\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[3\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|hcnt\[8\] " "Info: Destination node vga640480:i_vga640480\|hcnt\[8\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 33 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|hcnt[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[2\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[2\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 44 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:i_vga640480\|vcnt\[1\] " "Info: Destination node vga640480:i_vga640480\|vcnt\[1\]" {  } { { "vga640480.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/vga640480.vhd" 44 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|vcnt[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 120 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25MHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COLOR:UU\|CC\[4\]  " "Info: Automatically promoted node COLOR:UU\|CC\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux8~168 " "Info: Destination node Mux8~168" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux8~168 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux4~241 " "Info: Destination node Mux4~241" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~241 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1830 " "Info: Destination node COLOR:UU\|process_6~1830" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1830 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1831 " "Info: Destination node COLOR:UU\|process_6~1831" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1831 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1834 " "Info: Destination node COLOR:UU\|process_6~1834" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1834 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|GRBX\[2\]~505 " "Info: Destination node COLOR:UU\|GRBX\[2\]~505" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|GRBX[2]~505 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1836 " "Info: Destination node COLOR:UU\|process_6~1836" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1836 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1837 " "Info: Destination node COLOR:UU\|process_6~1837" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1837 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1841 " "Info: Destination node COLOR:UU\|process_6~1841" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1841 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|process_6~1844 " "Info: Destination node COLOR:UU\|process_6~1844" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|process_6~1844 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 54 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|CC[4] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:i_receiver\|receive_flag  " "Info: Automatically promoted node receiver:i_receiver\|receive_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|rec_shift_reg\[7\]~159 " "Info: Destination node receiver:i_receiver\|rec_shift_reg\[7\]~159" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 20 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|rec_shift_reg[7]~159 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|receive_flag~146 " "Info: Destination node receiver:i_receiver\|receive_flag~146" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|receive_flag~146 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:i_receiver\|rec_shift_reg\[7\]~161 " "Info: Destination node receiver:i_receiver\|rec_shift_reg\[7\]~161" {  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 20 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|rec_shift_reg[7]~161 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "receiver.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/receiver.vhd" 16 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:i_receiver|receive_flag } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COLOR:UU\|FS\[3\]  " "Info: Automatically promoted node COLOR:UU\|FS\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|FS~106 " "Info: Destination node COLOR:UU\|FS~106" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS~106 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|FS~107 " "Info: Destination node COLOR:UU\|FS~107" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS~107 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COLOR:UU\|FS~109 " "Info: Destination node COLOR:UU\|FS~109" {  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS~109 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "COLOR.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/COLOR.vhd" 12 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLOR:UU|FS[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux9~25  " "Info: Automatically promoted node Mux9~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux9~25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_entity:i_main_entity\|Mux1  " "Info: Automatically promoted node main_entity:i_main_entity\|Mux1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux7~176 " "Info: Destination node Mux7~176" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~176 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "main_entity.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/main_entity.vhd" 119 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_entity:i_main_entity|Mux1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MD1~input  " "Info: Automatically promoted node MD1~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux6~249 " "Info: Destination node Mux6~249" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux6~249 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux5~260 " "Info: Destination node Mux5~260" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux5~260 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux4~243 " "Info: Destination node Mux4~243" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux4~243 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD1~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "MD1~input Global Clock " "Info: Pin MD1~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 15 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD1~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODE~input  " "Info: Automatically promoted node MODE~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 18 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "MODE~input Global Clock " "Info: Pin MODE~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 18 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MODE~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:i_vga640480\|process_3~0  " "Info: Automatically promoted node vga640480:i_vga640480\|process_3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux7~176 " "Info: Destination node Mux7~176" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 157 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux7~176 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[9\] " "Info: Destination node ttxx\[9\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[8\] " "Info: Destination node ttxx\[8\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[7\] " "Info: Destination node ttxx\[7\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[6\] " "Info: Destination node ttxx\[6\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[5\] " "Info: Destination node ttxx\[5\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[4\] " "Info: Destination node ttxx\[4\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[3\] " "Info: Destination node ttxx\[3\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[2\] " "Info: Destination node ttxx\[2\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ttxx\[1\] " "Info: Destination node ttxx\[1\]" {  } { { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 132 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ttxx[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:i_vga640480|process_3~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Extra Info: Packed 18 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 8 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 13 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 16 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 13 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 17 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 10 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X45_Y22 X55_Y32 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires that a large amount of routing delay be added for some signals to meet hold time requirements, and there is excessive demand for the available routing resources. Reducing the routing delays of some signals to help the routing algorithm converge, but this may cause hold time failures." {  } {  } 0 0 "Design requires that a large amount of routing delay be added for some signals to meet hold time requirements, and there is excessive demand for the available routing resources. Reducing the routing delays of some signals to help the routing algorithm converge, but this may cause hold time failures." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "1 " "Info: Fitter merged 1 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M9K_X58_Y24_N0 " "Info: Physical RAM block M9K_X58_Y24_N0 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r11\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r22\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r33\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7 " "Info: RAM slice: main_entity:i_main_entity\|ram_test:r44\|altsyncram:altsyncram_component\|altsyncram_len1:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0 0}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0 0}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[0\] GND " "Info: Pin P1\[0\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[0] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[1\] GND " "Info: Pin P1\[1\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[1] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[2\] VCC " "Info: Pin P1\[2\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[2] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[3\] VCC " "Info: Pin P1\[3\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[3] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[4\] GND " "Info: Pin P1\[4\] has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[4] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[5\] VCC " "Info: Pin P1\[5\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[5] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[6\] VCC " "Info: Pin P1\[6\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[6] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "P1\[7\] VCC " "Info: Pin P1\[7\] has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { P1[7] } } } { "IMG.vhd" "" { Text "C:/Users/Administrator/Desktop/yanshou/final/IMG.vhd" 5 -1 0 } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/yanshou/final/vga.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/yanshou/final/vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 108 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:28:22 2019 " "Info: Processing ended: Mon Sep 09 14:28:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
