// Seed: 1633862071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_14(
      1, 1, id_2
  );
  initial begin
    if (id_3) begin
      if (1 - 1) begin
        id_3 <= id_2;
      end
    end
  end
  reg id_4 = 1;
  always @((id_4), negedge id_2) id_2 <= id_2;
  type_16 id_6 (
      .id_0(id_4),
      .id_1(1),
      .id_2(id_1)
  );
  wor id_7;
  assign id_5 = id_2;
  uwire id_8;
  assign id_7[1'b0+1] = 1'h0;
  logic id_9, id_10;
  assign id_8[1'd0] = 1'b0;
  logic id_11;
  defparam id_12.id_13 = (1'b0);
endmodule
