

================================================================
== Vivado HLS Report for 'relu_R3'
================================================================
* Date:           Thu Mar 19 22:49:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution_baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  481|  481|  481|  481|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- OUT     |  480|  480|         4|          -|          -|   120|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     93|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|      91|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     157|    383|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3eOg_U38  |lenet_fcmp_32ns_3eOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |c_fu_81_p2             |     +    |      0|  0|  15|           7|           1|
    |and_ln51_fu_127_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln49_fu_75_p2     |   icmp   |      0|  0|  11|           7|           5|
    |icmp_ln51_1_fu_115_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln51_fu_109_p2    |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |or_ln51_fu_121_p2      |    or    |      0|  0|   2|           1|           1|
    |data_2_fu_133_p3       |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  93|          49|          44|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |ap_done     |   9|          2|    1|          2|
    |c_0_reg_58  |   9|          2|    7|         14|
    +------------+----+-----------+-----+-----------+
    |Total       |  51|         10|    9|         22|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |c_0_reg_58         |   7|   0|    7|          0|
    |c_reg_143          |   7|   0|    7|          0|
    |data_2_reg_165     |  32|   0|   32|          0|
    |data_reg_158       |  32|   0|   32|          0|
    |zext_ln50_reg_148  |   7|   0|   64|         57|
    +-------------------+----+----+-----+-----------+
    |Total              |  91|   0|  148|         57|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    relu_R3   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    relu_R3   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    relu_R3   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    relu_R3   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    relu_R3   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    relu_R3   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    relu_R3   | return value |
|in_r_address0   | out |    7|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

