--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml FIR_DF_Top.twx FIR_DF_Top.ncd -o FIR_DF_Top.twr
FIR_DF_Top.pcf -ucf FIR_UCF.ucf

Design file:              FIR_DF_Top.ncd
Physical constraint file: FIR_DF_Top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clock = PERIOD TIMEGRP "Clock" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 231 paths analyzed, 231 endpoints analyzed, 23 failing endpoints
 23 timing errors detected. (23 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.871ns.
--------------------------------------------------------------------------------

Paths for end point Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1 (DSP48_X0Y12.B12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT (DSP)
  Destination:          Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.329 - 0.348)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT to Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y15.P12      Tdspcko_P_PREG        1.332   Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT
                                                       Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT
    DSP48_X0Y12.B12      net (fanout=1)        1.685   Adder_Tree_1<12>
    DSP48_X0Y12.CLK      Tdspdck_B_CARRYOUTREG  2.800   Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
                                                       Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (4.132ns logic, 1.685ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1 (DSP48_X0Y12.B7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT (DSP)
  Destination:          Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      5.777ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.329 - 0.348)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT to Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y15.P7       Tdspcko_P_PREG        1.332   Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT
                                                       Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT
    DSP48_X0Y12.B7       net (fanout=1)        1.645   Adder_Tree_1<7>
    DSP48_X0Y12.CLK      Tdspdck_B_CARRYOUTREG  2.800   Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
                                                       Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.777ns (4.132ns logic, 1.645ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1 (DSP48_X0Y12.B13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT (DSP)
  Destination:          Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (0.329 - 0.348)
  Source Clock:         Clock_BUFGP rising at 0.000ns
  Destination Clock:    Clock_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT to Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y15.P13      Tdspcko_P_PREG        1.332   Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT
                                                       Maddsub_GND_4_o_Input_Signal_D3[13]_MuLt_4_OUT
    DSP48_X0Y12.B13      net (fanout=1)        1.594   Adder_Tree_1<13>
    DSP48_X0Y12.CLK      Tdspdck_B_CARRYOUTREG  2.800   Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
                                                       Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      5.726ns (4.132ns logic, 1.594ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clock = PERIOD TIMEGRP "Clock" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT (DSP48_X0Y14.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Signal_Int_6 (FF)
  Destination:          Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.106 - 0.099)
  Source Clock:         Clock_BUFGP rising at 5.000ns
  Destination Clock:    Clock_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Signal_Int_6 to Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y57.CQ       Tcko                  0.200   Input_Signal_Int<7>
                                                       Input_Signal_Int_6
    DSP48_X0Y14.B6       net (fanout=2)        0.160   Input_Signal_Int<6>
    DSP48_X0Y14.CLK      Tdspckd_B_B0REG(-Th)     0.037   Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
                                                       Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.163ns logic, 0.160ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT (DSP48_X0Y14.B7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Signal_Int_7 (FF)
  Destination:          Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.106 - 0.099)
  Source Clock:         Clock_BUFGP rising at 5.000ns
  Destination Clock:    Clock_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Signal_Int_7 to Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y57.DQ       Tcko                  0.200   Input_Signal_Int<7>
                                                       Input_Signal_Int_7
    DSP48_X0Y14.B7       net (fanout=2)        0.160   Input_Signal_Int<7>
    DSP48_X0Y14.CLK      Tdspckd_B_B0REG(-Th)     0.037   Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
                                                       Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.163ns logic, 0.160ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT (DSP48_X0Y14.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Input_Signal_Int_1 (FF)
  Destination:          Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.106 - 0.097)
  Source Clock:         Clock_BUFGP rising at 5.000ns
  Destination Clock:    Clock_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Input_Signal_Int_1 to Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.200   Input_Signal_Int<3>
                                                       Input_Signal_Int_1
    DSP48_X0Y14.B1       net (fanout=2)        0.167   Input_Signal_Int<1>
    DSP48_X0Y14.CLK      Tdspckd_B_B0REG(-Th)     0.037   Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
                                                       Mmult_GND_4_o_Input_Signal_D2[13]_MuLt_3_OUT
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.163ns logic, 0.167ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clock = PERIOD TIMEGRP "Clock" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.925ns (254.777MHz) (Tdspper_BREG_PREG)
  Physical resource: Mmult_GND_4_o_Input_Signal_Int[13]_MuLt_1_OUT/CLK
  Logical resource: Mmult_GND_4_o_Input_Signal_Int[13]_MuLt_1_OUT/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------
Slack: 2.041ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1/CLK
  Logical resource: Madd_Adder_Tree_0[22]_Adder_Tree_1[22]_add_7_OUT1/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: Clock_BUFGP
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: Clock_BUFGP/BUFG/I0
  Logical resource: Clock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: Clock_BUFGP/IBUFG
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    5.871|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 23  Score: 13185  (Setup/Max: 13185, Hold: 0)

Constraints cover 231 paths, 0 nets, and 245 connections

Design statistics:
   Minimum period:   5.871ns{1}   (Maximum frequency: 170.329MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 28 15:11:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



