
SERVO_MOTOR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001618  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  00001618  0000168c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00000de0  00000000  00000000  00001794  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000b76  00000000  00000000  00002574  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  000030ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001b9  00000000  00000000  0000324a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001d18  00000000  00000000  00003403  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001004  00000000  00000000  0000511b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f90  00000000  00000000  0000611f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  000070b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  00007230  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008e2  00000000  00000000  000074f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00007dd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e1       	ldi	r30, 0x18	; 24
      68:	f6 e1       	ldi	r31, 0x16	; 22
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 ce 0a 	call	0x159c	; 0x159c <main>
      7a:	0c 94 0a 0b 	jmp	0x1614	; 0x1614 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 11 03 	call	0x622	; 0x622 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 9f 03 	call	0x73e	; 0x73e <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 9f 03 	call	0x73e	; 0x73e <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 d3 0a 	jmp	0x15a6	; 0x15a6 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 ef 0a 	jmp	0x15de	; 0x15de <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 df 0a 	jmp	0x15be	; 0x15be <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 bb 04 	call	0x976	; 0x976 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 fb 0a 	jmp	0x15f6	; 0x15f6 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 df 0a 	jmp	0x15be	; 0x15be <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 bb 04 	call	0x976	; 0x976 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 fb 0a 	jmp	0x15f6	; 0x15f6 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 d3 0a 	jmp	0x15a6	; 0x15a6 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 bb 04 	call	0x976	; 0x976 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 ef 0a 	jmp	0x15de	; 0x15de <__epilogue_restores__>

00000622 <__gesf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 df 0a 	jmp	0x15be	; 0x15be <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gesf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gesf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 08 06 	call	0xc10	; 0xc10 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gesf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 fb 0a 	jmp	0x15f6	; 0x15f6 <__epilogue_restores__+0x18>

00000682 <__floatsisf>:
     682:	a8 e0       	ldi	r26, 0x08	; 8
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 dc 0a 	jmp	0x15b8	; 0x15b8 <__prologue_saves__+0x12>
     68e:	9b 01       	movw	r18, r22
     690:	ac 01       	movw	r20, r24
     692:	83 e0       	ldi	r24, 0x03	; 3
     694:	89 83       	std	Y+1, r24	; 0x01
     696:	da 01       	movw	r26, r20
     698:	c9 01       	movw	r24, r18
     69a:	88 27       	eor	r24, r24
     69c:	b7 fd       	sbrc	r27, 7
     69e:	83 95       	inc	r24
     6a0:	99 27       	eor	r25, r25
     6a2:	aa 27       	eor	r26, r26
     6a4:	bb 27       	eor	r27, r27
     6a6:	b8 2e       	mov	r11, r24
     6a8:	21 15       	cp	r18, r1
     6aa:	31 05       	cpc	r19, r1
     6ac:	41 05       	cpc	r20, r1
     6ae:	51 05       	cpc	r21, r1
     6b0:	19 f4       	brne	.+6      	; 0x6b8 <__floatsisf+0x36>
     6b2:	82 e0       	ldi	r24, 0x02	; 2
     6b4:	89 83       	std	Y+1, r24	; 0x01
     6b6:	3a c0       	rjmp	.+116    	; 0x72c <__floatsisf+0xaa>
     6b8:	88 23       	and	r24, r24
     6ba:	a9 f0       	breq	.+42     	; 0x6e6 <__floatsisf+0x64>
     6bc:	20 30       	cpi	r18, 0x00	; 0
     6be:	80 e0       	ldi	r24, 0x00	; 0
     6c0:	38 07       	cpc	r19, r24
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	48 07       	cpc	r20, r24
     6c6:	80 e8       	ldi	r24, 0x80	; 128
     6c8:	58 07       	cpc	r21, r24
     6ca:	29 f4       	brne	.+10     	; 0x6d6 <__floatsisf+0x54>
     6cc:	60 e0       	ldi	r22, 0x00	; 0
     6ce:	70 e0       	ldi	r23, 0x00	; 0
     6d0:	80 e0       	ldi	r24, 0x00	; 0
     6d2:	9f ec       	ldi	r25, 0xCF	; 207
     6d4:	30 c0       	rjmp	.+96     	; 0x736 <__floatsisf+0xb4>
     6d6:	ee 24       	eor	r14, r14
     6d8:	ff 24       	eor	r15, r15
     6da:	87 01       	movw	r16, r14
     6dc:	e2 1a       	sub	r14, r18
     6de:	f3 0a       	sbc	r15, r19
     6e0:	04 0b       	sbc	r16, r20
     6e2:	15 0b       	sbc	r17, r21
     6e4:	02 c0       	rjmp	.+4      	; 0x6ea <__floatsisf+0x68>
     6e6:	79 01       	movw	r14, r18
     6e8:	8a 01       	movw	r16, r20
     6ea:	8e e1       	ldi	r24, 0x1E	; 30
     6ec:	c8 2e       	mov	r12, r24
     6ee:	d1 2c       	mov	r13, r1
     6f0:	dc 82       	std	Y+4, r13	; 0x04
     6f2:	cb 82       	std	Y+3, r12	; 0x03
     6f4:	ed 82       	std	Y+5, r14	; 0x05
     6f6:	fe 82       	std	Y+6, r15	; 0x06
     6f8:	0f 83       	std	Y+7, r16	; 0x07
     6fa:	18 87       	std	Y+8, r17	; 0x08
     6fc:	c8 01       	movw	r24, r16
     6fe:	b7 01       	movw	r22, r14
     700:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <__clzsi2>
     704:	01 97       	sbiw	r24, 0x01	; 1
     706:	18 16       	cp	r1, r24
     708:	19 06       	cpc	r1, r25
     70a:	84 f4       	brge	.+32     	; 0x72c <__floatsisf+0xaa>
     70c:	08 2e       	mov	r0, r24
     70e:	04 c0       	rjmp	.+8      	; 0x718 <__floatsisf+0x96>
     710:	ee 0c       	add	r14, r14
     712:	ff 1c       	adc	r15, r15
     714:	00 1f       	adc	r16, r16
     716:	11 1f       	adc	r17, r17
     718:	0a 94       	dec	r0
     71a:	d2 f7       	brpl	.-12     	; 0x710 <__floatsisf+0x8e>
     71c:	ed 82       	std	Y+5, r14	; 0x05
     71e:	fe 82       	std	Y+6, r15	; 0x06
     720:	0f 83       	std	Y+7, r16	; 0x07
     722:	18 87       	std	Y+8, r17	; 0x08
     724:	c8 1a       	sub	r12, r24
     726:	d9 0a       	sbc	r13, r25
     728:	dc 82       	std	Y+4, r13	; 0x04
     72a:	cb 82       	std	Y+3, r12	; 0x03
     72c:	ba 82       	std	Y+2, r11	; 0x02
     72e:	ce 01       	movw	r24, r28
     730:	01 96       	adiw	r24, 0x01	; 1
     732:	0e 94 bb 04 	call	0x976	; 0x976 <__pack_f>
     736:	28 96       	adiw	r28, 0x08	; 8
     738:	e9 e0       	ldi	r30, 0x09	; 9
     73a:	0c 94 f8 0a 	jmp	0x15f0	; 0x15f0 <__epilogue_restores__+0x12>

0000073e <__fixsfsi>:
     73e:	ac e0       	ldi	r26, 0x0C	; 12
     740:	b0 e0       	ldi	r27, 0x00	; 0
     742:	e5 ea       	ldi	r30, 0xA5	; 165
     744:	f3 e0       	ldi	r31, 0x03	; 3
     746:	0c 94 e3 0a 	jmp	0x15c6	; 0x15c6 <__prologue_saves__+0x20>
     74a:	69 83       	std	Y+1, r22	; 0x01
     74c:	7a 83       	std	Y+2, r23	; 0x02
     74e:	8b 83       	std	Y+3, r24	; 0x03
     750:	9c 83       	std	Y+4, r25	; 0x04
     752:	ce 01       	movw	r24, r28
     754:	01 96       	adiw	r24, 0x01	; 1
     756:	be 01       	movw	r22, r28
     758:	6b 5f       	subi	r22, 0xFB	; 251
     75a:	7f 4f       	sbci	r23, 0xFF	; 255
     75c:	0e 94 90 05 	call	0xb20	; 0xb20 <__unpack_f>
     760:	8d 81       	ldd	r24, Y+5	; 0x05
     762:	82 30       	cpi	r24, 0x02	; 2
     764:	61 f1       	breq	.+88     	; 0x7be <__fixsfsi+0x80>
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	50 f1       	brcs	.+84     	; 0x7be <__fixsfsi+0x80>
     76a:	84 30       	cpi	r24, 0x04	; 4
     76c:	21 f4       	brne	.+8      	; 0x776 <__fixsfsi+0x38>
     76e:	8e 81       	ldd	r24, Y+6	; 0x06
     770:	88 23       	and	r24, r24
     772:	51 f1       	breq	.+84     	; 0x7c8 <__fixsfsi+0x8a>
     774:	2e c0       	rjmp	.+92     	; 0x7d2 <__fixsfsi+0x94>
     776:	2f 81       	ldd	r18, Y+7	; 0x07
     778:	38 85       	ldd	r19, Y+8	; 0x08
     77a:	37 fd       	sbrc	r19, 7
     77c:	20 c0       	rjmp	.+64     	; 0x7be <__fixsfsi+0x80>
     77e:	6e 81       	ldd	r22, Y+6	; 0x06
     780:	2f 31       	cpi	r18, 0x1F	; 31
     782:	31 05       	cpc	r19, r1
     784:	1c f0       	brlt	.+6      	; 0x78c <__fixsfsi+0x4e>
     786:	66 23       	and	r22, r22
     788:	f9 f0       	breq	.+62     	; 0x7c8 <__fixsfsi+0x8a>
     78a:	23 c0       	rjmp	.+70     	; 0x7d2 <__fixsfsi+0x94>
     78c:	8e e1       	ldi	r24, 0x1E	; 30
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	82 1b       	sub	r24, r18
     792:	93 0b       	sbc	r25, r19
     794:	29 85       	ldd	r18, Y+9	; 0x09
     796:	3a 85       	ldd	r19, Y+10	; 0x0a
     798:	4b 85       	ldd	r20, Y+11	; 0x0b
     79a:	5c 85       	ldd	r21, Y+12	; 0x0c
     79c:	04 c0       	rjmp	.+8      	; 0x7a6 <__fixsfsi+0x68>
     79e:	56 95       	lsr	r21
     7a0:	47 95       	ror	r20
     7a2:	37 95       	ror	r19
     7a4:	27 95       	ror	r18
     7a6:	8a 95       	dec	r24
     7a8:	d2 f7       	brpl	.-12     	; 0x79e <__fixsfsi+0x60>
     7aa:	66 23       	and	r22, r22
     7ac:	b1 f0       	breq	.+44     	; 0x7da <__fixsfsi+0x9c>
     7ae:	50 95       	com	r21
     7b0:	40 95       	com	r20
     7b2:	30 95       	com	r19
     7b4:	21 95       	neg	r18
     7b6:	3f 4f       	sbci	r19, 0xFF	; 255
     7b8:	4f 4f       	sbci	r20, 0xFF	; 255
     7ba:	5f 4f       	sbci	r21, 0xFF	; 255
     7bc:	0e c0       	rjmp	.+28     	; 0x7da <__fixsfsi+0x9c>
     7be:	20 e0       	ldi	r18, 0x00	; 0
     7c0:	30 e0       	ldi	r19, 0x00	; 0
     7c2:	40 e0       	ldi	r20, 0x00	; 0
     7c4:	50 e0       	ldi	r21, 0x00	; 0
     7c6:	09 c0       	rjmp	.+18     	; 0x7da <__fixsfsi+0x9c>
     7c8:	2f ef       	ldi	r18, 0xFF	; 255
     7ca:	3f ef       	ldi	r19, 0xFF	; 255
     7cc:	4f ef       	ldi	r20, 0xFF	; 255
     7ce:	5f e7       	ldi	r21, 0x7F	; 127
     7d0:	04 c0       	rjmp	.+8      	; 0x7da <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e8       	ldi	r21, 0x80	; 128
     7da:	b9 01       	movw	r22, r18
     7dc:	ca 01       	movw	r24, r20
     7de:	2c 96       	adiw	r28, 0x0c	; 12
     7e0:	e2 e0       	ldi	r30, 0x02	; 2
     7e2:	0c 94 ff 0a 	jmp	0x15fe	; 0x15fe <__epilogue_restores__+0x20>

000007e6 <__floatunsisf>:
     7e6:	a8 e0       	ldi	r26, 0x08	; 8
     7e8:	b0 e0       	ldi	r27, 0x00	; 0
     7ea:	e9 ef       	ldi	r30, 0xF9	; 249
     7ec:	f3 e0       	ldi	r31, 0x03	; 3
     7ee:	0c 94 db 0a 	jmp	0x15b6	; 0x15b6 <__prologue_saves__+0x10>
     7f2:	7b 01       	movw	r14, r22
     7f4:	8c 01       	movw	r16, r24
     7f6:	61 15       	cp	r22, r1
     7f8:	71 05       	cpc	r23, r1
     7fa:	81 05       	cpc	r24, r1
     7fc:	91 05       	cpc	r25, r1
     7fe:	19 f4       	brne	.+6      	; 0x806 <__floatunsisf+0x20>
     800:	82 e0       	ldi	r24, 0x02	; 2
     802:	89 83       	std	Y+1, r24	; 0x01
     804:	60 c0       	rjmp	.+192    	; 0x8c6 <__stack+0x67>
     806:	83 e0       	ldi	r24, 0x03	; 3
     808:	89 83       	std	Y+1, r24	; 0x01
     80a:	8e e1       	ldi	r24, 0x1E	; 30
     80c:	c8 2e       	mov	r12, r24
     80e:	d1 2c       	mov	r13, r1
     810:	dc 82       	std	Y+4, r13	; 0x04
     812:	cb 82       	std	Y+3, r12	; 0x03
     814:	ed 82       	std	Y+5, r14	; 0x05
     816:	fe 82       	std	Y+6, r15	; 0x06
     818:	0f 83       	std	Y+7, r16	; 0x07
     81a:	18 87       	std	Y+8, r17	; 0x08
     81c:	c8 01       	movw	r24, r16
     81e:	b7 01       	movw	r22, r14
     820:	0e 94 6c 04 	call	0x8d8	; 0x8d8 <__clzsi2>
     824:	fc 01       	movw	r30, r24
     826:	31 97       	sbiw	r30, 0x01	; 1
     828:	f7 ff       	sbrs	r31, 7
     82a:	3b c0       	rjmp	.+118    	; 0x8a2 <__stack+0x43>
     82c:	22 27       	eor	r18, r18
     82e:	33 27       	eor	r19, r19
     830:	2e 1b       	sub	r18, r30
     832:	3f 0b       	sbc	r19, r31
     834:	57 01       	movw	r10, r14
     836:	68 01       	movw	r12, r16
     838:	02 2e       	mov	r0, r18
     83a:	04 c0       	rjmp	.+8      	; 0x844 <__floatunsisf+0x5e>
     83c:	d6 94       	lsr	r13
     83e:	c7 94       	ror	r12
     840:	b7 94       	ror	r11
     842:	a7 94       	ror	r10
     844:	0a 94       	dec	r0
     846:	d2 f7       	brpl	.-12     	; 0x83c <__floatunsisf+0x56>
     848:	40 e0       	ldi	r20, 0x00	; 0
     84a:	50 e0       	ldi	r21, 0x00	; 0
     84c:	60 e0       	ldi	r22, 0x00	; 0
     84e:	70 e0       	ldi	r23, 0x00	; 0
     850:	81 e0       	ldi	r24, 0x01	; 1
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	a0 e0       	ldi	r26, 0x00	; 0
     856:	b0 e0       	ldi	r27, 0x00	; 0
     858:	04 c0       	rjmp	.+8      	; 0x862 <__stack+0x3>
     85a:	88 0f       	add	r24, r24
     85c:	99 1f       	adc	r25, r25
     85e:	aa 1f       	adc	r26, r26
     860:	bb 1f       	adc	r27, r27
     862:	2a 95       	dec	r18
     864:	d2 f7       	brpl	.-12     	; 0x85a <__floatunsisf+0x74>
     866:	01 97       	sbiw	r24, 0x01	; 1
     868:	a1 09       	sbc	r26, r1
     86a:	b1 09       	sbc	r27, r1
     86c:	8e 21       	and	r24, r14
     86e:	9f 21       	and	r25, r15
     870:	a0 23       	and	r26, r16
     872:	b1 23       	and	r27, r17
     874:	00 97       	sbiw	r24, 0x00	; 0
     876:	a1 05       	cpc	r26, r1
     878:	b1 05       	cpc	r27, r1
     87a:	21 f0       	breq	.+8      	; 0x884 <__stack+0x25>
     87c:	41 e0       	ldi	r20, 0x01	; 1
     87e:	50 e0       	ldi	r21, 0x00	; 0
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	70 e0       	ldi	r23, 0x00	; 0
     884:	4a 29       	or	r20, r10
     886:	5b 29       	or	r21, r11
     888:	6c 29       	or	r22, r12
     88a:	7d 29       	or	r23, r13
     88c:	4d 83       	std	Y+5, r20	; 0x05
     88e:	5e 83       	std	Y+6, r21	; 0x06
     890:	6f 83       	std	Y+7, r22	; 0x07
     892:	78 87       	std	Y+8, r23	; 0x08
     894:	8e e1       	ldi	r24, 0x1E	; 30
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	8e 1b       	sub	r24, r30
     89a:	9f 0b       	sbc	r25, r31
     89c:	9c 83       	std	Y+4, r25	; 0x04
     89e:	8b 83       	std	Y+3, r24	; 0x03
     8a0:	12 c0       	rjmp	.+36     	; 0x8c6 <__stack+0x67>
     8a2:	30 97       	sbiw	r30, 0x00	; 0
     8a4:	81 f0       	breq	.+32     	; 0x8c6 <__stack+0x67>
     8a6:	0e 2e       	mov	r0, r30
     8a8:	04 c0       	rjmp	.+8      	; 0x8b2 <__stack+0x53>
     8aa:	ee 0c       	add	r14, r14
     8ac:	ff 1c       	adc	r15, r15
     8ae:	00 1f       	adc	r16, r16
     8b0:	11 1f       	adc	r17, r17
     8b2:	0a 94       	dec	r0
     8b4:	d2 f7       	brpl	.-12     	; 0x8aa <__stack+0x4b>
     8b6:	ed 82       	std	Y+5, r14	; 0x05
     8b8:	fe 82       	std	Y+6, r15	; 0x06
     8ba:	0f 83       	std	Y+7, r16	; 0x07
     8bc:	18 87       	std	Y+8, r17	; 0x08
     8be:	ce 1a       	sub	r12, r30
     8c0:	df 0a       	sbc	r13, r31
     8c2:	dc 82       	std	Y+4, r13	; 0x04
     8c4:	cb 82       	std	Y+3, r12	; 0x03
     8c6:	1a 82       	std	Y+2, r1	; 0x02
     8c8:	ce 01       	movw	r24, r28
     8ca:	01 96       	adiw	r24, 0x01	; 1
     8cc:	0e 94 bb 04 	call	0x976	; 0x976 <__pack_f>
     8d0:	28 96       	adiw	r28, 0x08	; 8
     8d2:	ea e0       	ldi	r30, 0x0A	; 10
     8d4:	0c 94 f7 0a 	jmp	0x15ee	; 0x15ee <__epilogue_restores__+0x10>

000008d8 <__clzsi2>:
     8d8:	ef 92       	push	r14
     8da:	ff 92       	push	r15
     8dc:	0f 93       	push	r16
     8de:	1f 93       	push	r17
     8e0:	7b 01       	movw	r14, r22
     8e2:	8c 01       	movw	r16, r24
     8e4:	80 e0       	ldi	r24, 0x00	; 0
     8e6:	e8 16       	cp	r14, r24
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	f8 06       	cpc	r15, r24
     8ec:	81 e0       	ldi	r24, 0x01	; 1
     8ee:	08 07       	cpc	r16, r24
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	18 07       	cpc	r17, r24
     8f4:	88 f4       	brcc	.+34     	; 0x918 <__clzsi2+0x40>
     8f6:	8f ef       	ldi	r24, 0xFF	; 255
     8f8:	e8 16       	cp	r14, r24
     8fa:	f1 04       	cpc	r15, r1
     8fc:	01 05       	cpc	r16, r1
     8fe:	11 05       	cpc	r17, r1
     900:	31 f0       	breq	.+12     	; 0x90e <__clzsi2+0x36>
     902:	28 f0       	brcs	.+10     	; 0x90e <__clzsi2+0x36>
     904:	88 e0       	ldi	r24, 0x08	; 8
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	a0 e0       	ldi	r26, 0x00	; 0
     90a:	b0 e0       	ldi	r27, 0x00	; 0
     90c:	17 c0       	rjmp	.+46     	; 0x93c <__clzsi2+0x64>
     90e:	80 e0       	ldi	r24, 0x00	; 0
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	a0 e0       	ldi	r26, 0x00	; 0
     914:	b0 e0       	ldi	r27, 0x00	; 0
     916:	12 c0       	rjmp	.+36     	; 0x93c <__clzsi2+0x64>
     918:	80 e0       	ldi	r24, 0x00	; 0
     91a:	e8 16       	cp	r14, r24
     91c:	80 e0       	ldi	r24, 0x00	; 0
     91e:	f8 06       	cpc	r15, r24
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	08 07       	cpc	r16, r24
     924:	81 e0       	ldi	r24, 0x01	; 1
     926:	18 07       	cpc	r17, r24
     928:	28 f0       	brcs	.+10     	; 0x934 <__clzsi2+0x5c>
     92a:	88 e1       	ldi	r24, 0x18	; 24
     92c:	90 e0       	ldi	r25, 0x00	; 0
     92e:	a0 e0       	ldi	r26, 0x00	; 0
     930:	b0 e0       	ldi	r27, 0x00	; 0
     932:	04 c0       	rjmp	.+8      	; 0x93c <__clzsi2+0x64>
     934:	80 e1       	ldi	r24, 0x10	; 16
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	20 e2       	ldi	r18, 0x20	; 32
     93e:	30 e0       	ldi	r19, 0x00	; 0
     940:	40 e0       	ldi	r20, 0x00	; 0
     942:	50 e0       	ldi	r21, 0x00	; 0
     944:	28 1b       	sub	r18, r24
     946:	39 0b       	sbc	r19, r25
     948:	4a 0b       	sbc	r20, r26
     94a:	5b 0b       	sbc	r21, r27
     94c:	04 c0       	rjmp	.+8      	; 0x956 <__clzsi2+0x7e>
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d2 f7       	brpl	.-12     	; 0x94e <__clzsi2+0x76>
     95a:	f7 01       	movw	r30, r14
     95c:	e8 59       	subi	r30, 0x98	; 152
     95e:	ff 4f       	sbci	r31, 0xFF	; 255
     960:	80 81       	ld	r24, Z
     962:	28 1b       	sub	r18, r24
     964:	31 09       	sbc	r19, r1
     966:	41 09       	sbc	r20, r1
     968:	51 09       	sbc	r21, r1
     96a:	c9 01       	movw	r24, r18
     96c:	1f 91       	pop	r17
     96e:	0f 91       	pop	r16
     970:	ff 90       	pop	r15
     972:	ef 90       	pop	r14
     974:	08 95       	ret

00000976 <__pack_f>:
     976:	df 92       	push	r13
     978:	ef 92       	push	r14
     97a:	ff 92       	push	r15
     97c:	0f 93       	push	r16
     97e:	1f 93       	push	r17
     980:	fc 01       	movw	r30, r24
     982:	e4 80       	ldd	r14, Z+4	; 0x04
     984:	f5 80       	ldd	r15, Z+5	; 0x05
     986:	06 81       	ldd	r16, Z+6	; 0x06
     988:	17 81       	ldd	r17, Z+7	; 0x07
     98a:	d1 80       	ldd	r13, Z+1	; 0x01
     98c:	80 81       	ld	r24, Z
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	48 f4       	brcc	.+18     	; 0x9a4 <__pack_f+0x2e>
     992:	80 e0       	ldi	r24, 0x00	; 0
     994:	90 e0       	ldi	r25, 0x00	; 0
     996:	a0 e1       	ldi	r26, 0x10	; 16
     998:	b0 e0       	ldi	r27, 0x00	; 0
     99a:	e8 2a       	or	r14, r24
     99c:	f9 2a       	or	r15, r25
     99e:	0a 2b       	or	r16, r26
     9a0:	1b 2b       	or	r17, r27
     9a2:	a5 c0       	rjmp	.+330    	; 0xaee <__pack_f+0x178>
     9a4:	84 30       	cpi	r24, 0x04	; 4
     9a6:	09 f4       	brne	.+2      	; 0x9aa <__pack_f+0x34>
     9a8:	9f c0       	rjmp	.+318    	; 0xae8 <__pack_f+0x172>
     9aa:	82 30       	cpi	r24, 0x02	; 2
     9ac:	21 f4       	brne	.+8      	; 0x9b6 <__pack_f+0x40>
     9ae:	ee 24       	eor	r14, r14
     9b0:	ff 24       	eor	r15, r15
     9b2:	87 01       	movw	r16, r14
     9b4:	05 c0       	rjmp	.+10     	; 0x9c0 <__pack_f+0x4a>
     9b6:	e1 14       	cp	r14, r1
     9b8:	f1 04       	cpc	r15, r1
     9ba:	01 05       	cpc	r16, r1
     9bc:	11 05       	cpc	r17, r1
     9be:	19 f4       	brne	.+6      	; 0x9c6 <__pack_f+0x50>
     9c0:	e0 e0       	ldi	r30, 0x00	; 0
     9c2:	f0 e0       	ldi	r31, 0x00	; 0
     9c4:	96 c0       	rjmp	.+300    	; 0xaf2 <__pack_f+0x17c>
     9c6:	62 81       	ldd	r22, Z+2	; 0x02
     9c8:	73 81       	ldd	r23, Z+3	; 0x03
     9ca:	9f ef       	ldi	r25, 0xFF	; 255
     9cc:	62 38       	cpi	r22, 0x82	; 130
     9ce:	79 07       	cpc	r23, r25
     9d0:	0c f0       	brlt	.+2      	; 0x9d4 <__pack_f+0x5e>
     9d2:	5b c0       	rjmp	.+182    	; 0xa8a <__pack_f+0x114>
     9d4:	22 e8       	ldi	r18, 0x82	; 130
     9d6:	3f ef       	ldi	r19, 0xFF	; 255
     9d8:	26 1b       	sub	r18, r22
     9da:	37 0b       	sbc	r19, r23
     9dc:	2a 31       	cpi	r18, 0x1A	; 26
     9de:	31 05       	cpc	r19, r1
     9e0:	2c f0       	brlt	.+10     	; 0x9ec <__pack_f+0x76>
     9e2:	20 e0       	ldi	r18, 0x00	; 0
     9e4:	30 e0       	ldi	r19, 0x00	; 0
     9e6:	40 e0       	ldi	r20, 0x00	; 0
     9e8:	50 e0       	ldi	r21, 0x00	; 0
     9ea:	2a c0       	rjmp	.+84     	; 0xa40 <__pack_f+0xca>
     9ec:	b8 01       	movw	r22, r16
     9ee:	a7 01       	movw	r20, r14
     9f0:	02 2e       	mov	r0, r18
     9f2:	04 c0       	rjmp	.+8      	; 0x9fc <__pack_f+0x86>
     9f4:	76 95       	lsr	r23
     9f6:	67 95       	ror	r22
     9f8:	57 95       	ror	r21
     9fa:	47 95       	ror	r20
     9fc:	0a 94       	dec	r0
     9fe:	d2 f7       	brpl	.-12     	; 0x9f4 <__pack_f+0x7e>
     a00:	81 e0       	ldi	r24, 0x01	; 1
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	a0 e0       	ldi	r26, 0x00	; 0
     a06:	b0 e0       	ldi	r27, 0x00	; 0
     a08:	04 c0       	rjmp	.+8      	; 0xa12 <__pack_f+0x9c>
     a0a:	88 0f       	add	r24, r24
     a0c:	99 1f       	adc	r25, r25
     a0e:	aa 1f       	adc	r26, r26
     a10:	bb 1f       	adc	r27, r27
     a12:	2a 95       	dec	r18
     a14:	d2 f7       	brpl	.-12     	; 0xa0a <__pack_f+0x94>
     a16:	01 97       	sbiw	r24, 0x01	; 1
     a18:	a1 09       	sbc	r26, r1
     a1a:	b1 09       	sbc	r27, r1
     a1c:	8e 21       	and	r24, r14
     a1e:	9f 21       	and	r25, r15
     a20:	a0 23       	and	r26, r16
     a22:	b1 23       	and	r27, r17
     a24:	00 97       	sbiw	r24, 0x00	; 0
     a26:	a1 05       	cpc	r26, r1
     a28:	b1 05       	cpc	r27, r1
     a2a:	21 f0       	breq	.+8      	; 0xa34 <__pack_f+0xbe>
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	a0 e0       	ldi	r26, 0x00	; 0
     a32:	b0 e0       	ldi	r27, 0x00	; 0
     a34:	9a 01       	movw	r18, r20
     a36:	ab 01       	movw	r20, r22
     a38:	28 2b       	or	r18, r24
     a3a:	39 2b       	or	r19, r25
     a3c:	4a 2b       	or	r20, r26
     a3e:	5b 2b       	or	r21, r27
     a40:	da 01       	movw	r26, r20
     a42:	c9 01       	movw	r24, r18
     a44:	8f 77       	andi	r24, 0x7F	; 127
     a46:	90 70       	andi	r25, 0x00	; 0
     a48:	a0 70       	andi	r26, 0x00	; 0
     a4a:	b0 70       	andi	r27, 0x00	; 0
     a4c:	80 34       	cpi	r24, 0x40	; 64
     a4e:	91 05       	cpc	r25, r1
     a50:	a1 05       	cpc	r26, r1
     a52:	b1 05       	cpc	r27, r1
     a54:	39 f4       	brne	.+14     	; 0xa64 <__pack_f+0xee>
     a56:	27 ff       	sbrs	r18, 7
     a58:	09 c0       	rjmp	.+18     	; 0xa6c <__pack_f+0xf6>
     a5a:	20 5c       	subi	r18, 0xC0	; 192
     a5c:	3f 4f       	sbci	r19, 0xFF	; 255
     a5e:	4f 4f       	sbci	r20, 0xFF	; 255
     a60:	5f 4f       	sbci	r21, 0xFF	; 255
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__pack_f+0xf6>
     a64:	21 5c       	subi	r18, 0xC1	; 193
     a66:	3f 4f       	sbci	r19, 0xFF	; 255
     a68:	4f 4f       	sbci	r20, 0xFF	; 255
     a6a:	5f 4f       	sbci	r21, 0xFF	; 255
     a6c:	e0 e0       	ldi	r30, 0x00	; 0
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	20 30       	cpi	r18, 0x00	; 0
     a72:	a0 e0       	ldi	r26, 0x00	; 0
     a74:	3a 07       	cpc	r19, r26
     a76:	a0 e0       	ldi	r26, 0x00	; 0
     a78:	4a 07       	cpc	r20, r26
     a7a:	a0 e4       	ldi	r26, 0x40	; 64
     a7c:	5a 07       	cpc	r21, r26
     a7e:	10 f0       	brcs	.+4      	; 0xa84 <__pack_f+0x10e>
     a80:	e1 e0       	ldi	r30, 0x01	; 1
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	79 01       	movw	r14, r18
     a86:	8a 01       	movw	r16, r20
     a88:	27 c0       	rjmp	.+78     	; 0xad8 <__pack_f+0x162>
     a8a:	60 38       	cpi	r22, 0x80	; 128
     a8c:	71 05       	cpc	r23, r1
     a8e:	64 f5       	brge	.+88     	; 0xae8 <__pack_f+0x172>
     a90:	fb 01       	movw	r30, r22
     a92:	e1 58       	subi	r30, 0x81	; 129
     a94:	ff 4f       	sbci	r31, 0xFF	; 255
     a96:	d8 01       	movw	r26, r16
     a98:	c7 01       	movw	r24, r14
     a9a:	8f 77       	andi	r24, 0x7F	; 127
     a9c:	90 70       	andi	r25, 0x00	; 0
     a9e:	a0 70       	andi	r26, 0x00	; 0
     aa0:	b0 70       	andi	r27, 0x00	; 0
     aa2:	80 34       	cpi	r24, 0x40	; 64
     aa4:	91 05       	cpc	r25, r1
     aa6:	a1 05       	cpc	r26, r1
     aa8:	b1 05       	cpc	r27, r1
     aaa:	39 f4       	brne	.+14     	; 0xaba <__pack_f+0x144>
     aac:	e7 fe       	sbrs	r14, 7
     aae:	0d c0       	rjmp	.+26     	; 0xaca <__pack_f+0x154>
     ab0:	80 e4       	ldi	r24, 0x40	; 64
     ab2:	90 e0       	ldi	r25, 0x00	; 0
     ab4:	a0 e0       	ldi	r26, 0x00	; 0
     ab6:	b0 e0       	ldi	r27, 0x00	; 0
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__pack_f+0x14c>
     aba:	8f e3       	ldi	r24, 0x3F	; 63
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	a0 e0       	ldi	r26, 0x00	; 0
     ac0:	b0 e0       	ldi	r27, 0x00	; 0
     ac2:	e8 0e       	add	r14, r24
     ac4:	f9 1e       	adc	r15, r25
     ac6:	0a 1f       	adc	r16, r26
     ac8:	1b 1f       	adc	r17, r27
     aca:	17 ff       	sbrs	r17, 7
     acc:	05 c0       	rjmp	.+10     	; 0xad8 <__pack_f+0x162>
     ace:	16 95       	lsr	r17
     ad0:	07 95       	ror	r16
     ad2:	f7 94       	ror	r15
     ad4:	e7 94       	ror	r14
     ad6:	31 96       	adiw	r30, 0x01	; 1
     ad8:	87 e0       	ldi	r24, 0x07	; 7
     ada:	16 95       	lsr	r17
     adc:	07 95       	ror	r16
     ade:	f7 94       	ror	r15
     ae0:	e7 94       	ror	r14
     ae2:	8a 95       	dec	r24
     ae4:	d1 f7       	brne	.-12     	; 0xada <__pack_f+0x164>
     ae6:	05 c0       	rjmp	.+10     	; 0xaf2 <__pack_f+0x17c>
     ae8:	ee 24       	eor	r14, r14
     aea:	ff 24       	eor	r15, r15
     aec:	87 01       	movw	r16, r14
     aee:	ef ef       	ldi	r30, 0xFF	; 255
     af0:	f0 e0       	ldi	r31, 0x00	; 0
     af2:	6e 2f       	mov	r22, r30
     af4:	67 95       	ror	r22
     af6:	66 27       	eor	r22, r22
     af8:	67 95       	ror	r22
     afa:	90 2f       	mov	r25, r16
     afc:	9f 77       	andi	r25, 0x7F	; 127
     afe:	d7 94       	ror	r13
     b00:	dd 24       	eor	r13, r13
     b02:	d7 94       	ror	r13
     b04:	8e 2f       	mov	r24, r30
     b06:	86 95       	lsr	r24
     b08:	49 2f       	mov	r20, r25
     b0a:	46 2b       	or	r20, r22
     b0c:	58 2f       	mov	r21, r24
     b0e:	5d 29       	or	r21, r13
     b10:	b7 01       	movw	r22, r14
     b12:	ca 01       	movw	r24, r20
     b14:	1f 91       	pop	r17
     b16:	0f 91       	pop	r16
     b18:	ff 90       	pop	r15
     b1a:	ef 90       	pop	r14
     b1c:	df 90       	pop	r13
     b1e:	08 95       	ret

00000b20 <__unpack_f>:
     b20:	fc 01       	movw	r30, r24
     b22:	db 01       	movw	r26, r22
     b24:	40 81       	ld	r20, Z
     b26:	51 81       	ldd	r21, Z+1	; 0x01
     b28:	22 81       	ldd	r18, Z+2	; 0x02
     b2a:	62 2f       	mov	r22, r18
     b2c:	6f 77       	andi	r22, 0x7F	; 127
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	22 1f       	adc	r18, r18
     b32:	22 27       	eor	r18, r18
     b34:	22 1f       	adc	r18, r18
     b36:	93 81       	ldd	r25, Z+3	; 0x03
     b38:	89 2f       	mov	r24, r25
     b3a:	88 0f       	add	r24, r24
     b3c:	82 2b       	or	r24, r18
     b3e:	28 2f       	mov	r18, r24
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	99 1f       	adc	r25, r25
     b44:	99 27       	eor	r25, r25
     b46:	99 1f       	adc	r25, r25
     b48:	11 96       	adiw	r26, 0x01	; 1
     b4a:	9c 93       	st	X, r25
     b4c:	11 97       	sbiw	r26, 0x01	; 1
     b4e:	21 15       	cp	r18, r1
     b50:	31 05       	cpc	r19, r1
     b52:	a9 f5       	brne	.+106    	; 0xbbe <__unpack_f+0x9e>
     b54:	41 15       	cp	r20, r1
     b56:	51 05       	cpc	r21, r1
     b58:	61 05       	cpc	r22, r1
     b5a:	71 05       	cpc	r23, r1
     b5c:	11 f4       	brne	.+4      	; 0xb62 <__unpack_f+0x42>
     b5e:	82 e0       	ldi	r24, 0x02	; 2
     b60:	37 c0       	rjmp	.+110    	; 0xbd0 <__unpack_f+0xb0>
     b62:	82 e8       	ldi	r24, 0x82	; 130
     b64:	9f ef       	ldi	r25, 0xFF	; 255
     b66:	13 96       	adiw	r26, 0x03	; 3
     b68:	9c 93       	st	X, r25
     b6a:	8e 93       	st	-X, r24
     b6c:	12 97       	sbiw	r26, 0x02	; 2
     b6e:	9a 01       	movw	r18, r20
     b70:	ab 01       	movw	r20, r22
     b72:	67 e0       	ldi	r22, 0x07	; 7
     b74:	22 0f       	add	r18, r18
     b76:	33 1f       	adc	r19, r19
     b78:	44 1f       	adc	r20, r20
     b7a:	55 1f       	adc	r21, r21
     b7c:	6a 95       	dec	r22
     b7e:	d1 f7       	brne	.-12     	; 0xb74 <__unpack_f+0x54>
     b80:	83 e0       	ldi	r24, 0x03	; 3
     b82:	8c 93       	st	X, r24
     b84:	0d c0       	rjmp	.+26     	; 0xba0 <__unpack_f+0x80>
     b86:	22 0f       	add	r18, r18
     b88:	33 1f       	adc	r19, r19
     b8a:	44 1f       	adc	r20, r20
     b8c:	55 1f       	adc	r21, r21
     b8e:	12 96       	adiw	r26, 0x02	; 2
     b90:	8d 91       	ld	r24, X+
     b92:	9c 91       	ld	r25, X
     b94:	13 97       	sbiw	r26, 0x03	; 3
     b96:	01 97       	sbiw	r24, 0x01	; 1
     b98:	13 96       	adiw	r26, 0x03	; 3
     b9a:	9c 93       	st	X, r25
     b9c:	8e 93       	st	-X, r24
     b9e:	12 97       	sbiw	r26, 0x02	; 2
     ba0:	20 30       	cpi	r18, 0x00	; 0
     ba2:	80 e0       	ldi	r24, 0x00	; 0
     ba4:	38 07       	cpc	r19, r24
     ba6:	80 e0       	ldi	r24, 0x00	; 0
     ba8:	48 07       	cpc	r20, r24
     baa:	80 e4       	ldi	r24, 0x40	; 64
     bac:	58 07       	cpc	r21, r24
     bae:	58 f3       	brcs	.-42     	; 0xb86 <__unpack_f+0x66>
     bb0:	14 96       	adiw	r26, 0x04	; 4
     bb2:	2d 93       	st	X+, r18
     bb4:	3d 93       	st	X+, r19
     bb6:	4d 93       	st	X+, r20
     bb8:	5c 93       	st	X, r21
     bba:	17 97       	sbiw	r26, 0x07	; 7
     bbc:	08 95       	ret
     bbe:	2f 3f       	cpi	r18, 0xFF	; 255
     bc0:	31 05       	cpc	r19, r1
     bc2:	79 f4       	brne	.+30     	; 0xbe2 <__unpack_f+0xc2>
     bc4:	41 15       	cp	r20, r1
     bc6:	51 05       	cpc	r21, r1
     bc8:	61 05       	cpc	r22, r1
     bca:	71 05       	cpc	r23, r1
     bcc:	19 f4       	brne	.+6      	; 0xbd4 <__unpack_f+0xb4>
     bce:	84 e0       	ldi	r24, 0x04	; 4
     bd0:	8c 93       	st	X, r24
     bd2:	08 95       	ret
     bd4:	64 ff       	sbrs	r22, 4
     bd6:	03 c0       	rjmp	.+6      	; 0xbde <__unpack_f+0xbe>
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	8c 93       	st	X, r24
     bdc:	12 c0       	rjmp	.+36     	; 0xc02 <__unpack_f+0xe2>
     bde:	1c 92       	st	X, r1
     be0:	10 c0       	rjmp	.+32     	; 0xc02 <__unpack_f+0xe2>
     be2:	2f 57       	subi	r18, 0x7F	; 127
     be4:	30 40       	sbci	r19, 0x00	; 0
     be6:	13 96       	adiw	r26, 0x03	; 3
     be8:	3c 93       	st	X, r19
     bea:	2e 93       	st	-X, r18
     bec:	12 97       	sbiw	r26, 0x02	; 2
     bee:	83 e0       	ldi	r24, 0x03	; 3
     bf0:	8c 93       	st	X, r24
     bf2:	87 e0       	ldi	r24, 0x07	; 7
     bf4:	44 0f       	add	r20, r20
     bf6:	55 1f       	adc	r21, r21
     bf8:	66 1f       	adc	r22, r22
     bfa:	77 1f       	adc	r23, r23
     bfc:	8a 95       	dec	r24
     bfe:	d1 f7       	brne	.-12     	; 0xbf4 <__unpack_f+0xd4>
     c00:	70 64       	ori	r23, 0x40	; 64
     c02:	14 96       	adiw	r26, 0x04	; 4
     c04:	4d 93       	st	X+, r20
     c06:	5d 93       	st	X+, r21
     c08:	6d 93       	st	X+, r22
     c0a:	7c 93       	st	X, r23
     c0c:	17 97       	sbiw	r26, 0x07	; 7
     c0e:	08 95       	ret

00000c10 <__fpcmp_parts_f>:
     c10:	1f 93       	push	r17
     c12:	dc 01       	movw	r26, r24
     c14:	fb 01       	movw	r30, r22
     c16:	9c 91       	ld	r25, X
     c18:	92 30       	cpi	r25, 0x02	; 2
     c1a:	08 f4       	brcc	.+2      	; 0xc1e <__fpcmp_parts_f+0xe>
     c1c:	47 c0       	rjmp	.+142    	; 0xcac <__fpcmp_parts_f+0x9c>
     c1e:	80 81       	ld	r24, Z
     c20:	82 30       	cpi	r24, 0x02	; 2
     c22:	08 f4       	brcc	.+2      	; 0xc26 <__fpcmp_parts_f+0x16>
     c24:	43 c0       	rjmp	.+134    	; 0xcac <__fpcmp_parts_f+0x9c>
     c26:	94 30       	cpi	r25, 0x04	; 4
     c28:	51 f4       	brne	.+20     	; 0xc3e <__fpcmp_parts_f+0x2e>
     c2a:	11 96       	adiw	r26, 0x01	; 1
     c2c:	1c 91       	ld	r17, X
     c2e:	84 30       	cpi	r24, 0x04	; 4
     c30:	99 f5       	brne	.+102    	; 0xc98 <__fpcmp_parts_f+0x88>
     c32:	81 81       	ldd	r24, Z+1	; 0x01
     c34:	68 2f       	mov	r22, r24
     c36:	70 e0       	ldi	r23, 0x00	; 0
     c38:	61 1b       	sub	r22, r17
     c3a:	71 09       	sbc	r23, r1
     c3c:	3f c0       	rjmp	.+126    	; 0xcbc <__fpcmp_parts_f+0xac>
     c3e:	84 30       	cpi	r24, 0x04	; 4
     c40:	21 f0       	breq	.+8      	; 0xc4a <__fpcmp_parts_f+0x3a>
     c42:	92 30       	cpi	r25, 0x02	; 2
     c44:	31 f4       	brne	.+12     	; 0xc52 <__fpcmp_parts_f+0x42>
     c46:	82 30       	cpi	r24, 0x02	; 2
     c48:	b9 f1       	breq	.+110    	; 0xcb8 <__fpcmp_parts_f+0xa8>
     c4a:	81 81       	ldd	r24, Z+1	; 0x01
     c4c:	88 23       	and	r24, r24
     c4e:	89 f1       	breq	.+98     	; 0xcb2 <__fpcmp_parts_f+0xa2>
     c50:	2d c0       	rjmp	.+90     	; 0xcac <__fpcmp_parts_f+0x9c>
     c52:	11 96       	adiw	r26, 0x01	; 1
     c54:	1c 91       	ld	r17, X
     c56:	11 97       	sbiw	r26, 0x01	; 1
     c58:	82 30       	cpi	r24, 0x02	; 2
     c5a:	f1 f0       	breq	.+60     	; 0xc98 <__fpcmp_parts_f+0x88>
     c5c:	81 81       	ldd	r24, Z+1	; 0x01
     c5e:	18 17       	cp	r17, r24
     c60:	d9 f4       	brne	.+54     	; 0xc98 <__fpcmp_parts_f+0x88>
     c62:	12 96       	adiw	r26, 0x02	; 2
     c64:	2d 91       	ld	r18, X+
     c66:	3c 91       	ld	r19, X
     c68:	13 97       	sbiw	r26, 0x03	; 3
     c6a:	82 81       	ldd	r24, Z+2	; 0x02
     c6c:	93 81       	ldd	r25, Z+3	; 0x03
     c6e:	82 17       	cp	r24, r18
     c70:	93 07       	cpc	r25, r19
     c72:	94 f0       	brlt	.+36     	; 0xc98 <__fpcmp_parts_f+0x88>
     c74:	28 17       	cp	r18, r24
     c76:	39 07       	cpc	r19, r25
     c78:	bc f0       	brlt	.+46     	; 0xca8 <__fpcmp_parts_f+0x98>
     c7a:	14 96       	adiw	r26, 0x04	; 4
     c7c:	8d 91       	ld	r24, X+
     c7e:	9d 91       	ld	r25, X+
     c80:	0d 90       	ld	r0, X+
     c82:	bc 91       	ld	r27, X
     c84:	a0 2d       	mov	r26, r0
     c86:	24 81       	ldd	r18, Z+4	; 0x04
     c88:	35 81       	ldd	r19, Z+5	; 0x05
     c8a:	46 81       	ldd	r20, Z+6	; 0x06
     c8c:	57 81       	ldd	r21, Z+7	; 0x07
     c8e:	28 17       	cp	r18, r24
     c90:	39 07       	cpc	r19, r25
     c92:	4a 07       	cpc	r20, r26
     c94:	5b 07       	cpc	r21, r27
     c96:	18 f4       	brcc	.+6      	; 0xc9e <__fpcmp_parts_f+0x8e>
     c98:	11 23       	and	r17, r17
     c9a:	41 f0       	breq	.+16     	; 0xcac <__fpcmp_parts_f+0x9c>
     c9c:	0a c0       	rjmp	.+20     	; 0xcb2 <__fpcmp_parts_f+0xa2>
     c9e:	82 17       	cp	r24, r18
     ca0:	93 07       	cpc	r25, r19
     ca2:	a4 07       	cpc	r26, r20
     ca4:	b5 07       	cpc	r27, r21
     ca6:	40 f4       	brcc	.+16     	; 0xcb8 <__fpcmp_parts_f+0xa8>
     ca8:	11 23       	and	r17, r17
     caa:	19 f0       	breq	.+6      	; 0xcb2 <__fpcmp_parts_f+0xa2>
     cac:	61 e0       	ldi	r22, 0x01	; 1
     cae:	70 e0       	ldi	r23, 0x00	; 0
     cb0:	05 c0       	rjmp	.+10     	; 0xcbc <__fpcmp_parts_f+0xac>
     cb2:	6f ef       	ldi	r22, 0xFF	; 255
     cb4:	7f ef       	ldi	r23, 0xFF	; 255
     cb6:	02 c0       	rjmp	.+4      	; 0xcbc <__fpcmp_parts_f+0xac>
     cb8:	60 e0       	ldi	r22, 0x00	; 0
     cba:	70 e0       	ldi	r23, 0x00	; 0
     cbc:	cb 01       	movw	r24, r22
     cbe:	1f 91       	pop	r17
     cc0:	08 95       	ret

00000cc2 <MDIO_VoidInit>:
#include "../Include/MCAL/DIO/DIO_Interface.h"
#include "../Include/MCAL/DIO/DIO_Private.h"

/*---------------------------------------------------------------------------------------------------------------------------*/
void MDIO_VoidInit(void)
{
     cc2:	df 93       	push	r29
     cc4:	cf 93       	push	r28
     cc6:	cd b7       	in	r28, 0x3d	; 61
     cc8:	de b7       	in	r29, 0x3e	; 62
	DIO_U8_DDRA_REG= CONC_BIT(DIO_U8_PA7_INITIAL_DIRECTION
     cca:	ea e3       	ldi	r30, 0x3A	; 58
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	8f ef       	ldi	r24, 0xFF	; 255
     cd0:	80 83       	st	Z, r24
						         ,DIO_U8_PA3_INITIAL_DIRECTION
						         ,DIO_U8_PA2_INITIAL_DIRECTION
						         ,DIO_U8_PA1_INITIAL_DIRECTION
						         ,DIO_U8_PA0_INITIAL_DIRECTION);

	DIO_U8_DDRB_REG= CONC_BIT(DIO_U8_PB7_INITIAL_DIRECTION
     cd2:	e7 e3       	ldi	r30, 0x37	; 55
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	8f e0       	ldi	r24, 0x0F	; 15
     cd8:	80 83       	st	Z, r24
					         ,DIO_U8_PB3_INITIAL_DIRECTION
					         ,DIO_U8_PB2_INITIAL_DIRECTION
					         ,DIO_U8_PB1_INITIAL_DIRECTION
					         ,DIO_U8_PB0_INITIAL_DIRECTION);

	DIO_U8_DDRC_REG= CONC_BIT(DIO_U8_PC7_INITIAL_DIRECTION
     cda:	e4 e3       	ldi	r30, 0x34	; 52
     cdc:	f0 e0       	ldi	r31, 0x00	; 0
     cde:	8f ef       	ldi	r24, 0xFF	; 255
     ce0:	80 83       	st	Z, r24
						     ,DIO_U8_PC3_INITIAL_DIRECTION
						     ,DIO_U8_PC2_INITIAL_DIRECTION
						     ,DIO_U8_PC1_INITIAL_DIRECTION
						     ,DIO_U8_PC0_INITIAL_DIRECTION);

	DIO_U8_DDRD_REG= CONC_BIT(DIO_U8_PD7_INITIAL_DIRECTION
     ce2:	e1 e3       	ldi	r30, 0x31	; 49
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	8f ef       	ldi	r24, 0xFF	; 255
     ce8:	80 83       	st	Z, r24
					         ,DIO_U8_PD3_INITIAL_DIRECTION
					         ,DIO_U8_PD2_INITIAL_DIRECTION
					         ,DIO_U8_PD1_INITIAL_DIRECTION
					         ,DIO_U8_PD0_INITIAL_DIRECTION);

	DIO_U8_PORTA_REG= CONC_BIT(DIO_U8_PA7_INITIAL_VALUE
     cea:	eb e3       	ldi	r30, 0x3B	; 59
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	10 82       	st	Z, r1
					          ,DIO_U8_PA3_INITIAL_VALUE
					          ,DIO_U8_PA2_INITIAL_VALUE
					          ,DIO_U8_PA1_INITIAL_VALUE
					          ,DIO_U8_PA0_INITIAL_VALUE);

	DIO_U8_PORTB_REG= CONC_BIT(DIO_U8_PB7_INITIAL_VALUE
     cf0:	e8 e3       	ldi	r30, 0x38	; 56
     cf2:	f0 e0       	ldi	r31, 0x00	; 0
     cf4:	8f ef       	ldi	r24, 0xFF	; 255
     cf6:	80 83       	st	Z, r24
						      ,DIO_U8_PB3_INITIAL_VALUE
						      ,DIO_U8_PB2_INITIAL_VALUE
						      ,DIO_U8_PB1_INITIAL_VALUE
						      ,DIO_U8_PB0_INITIAL_VALUE);

	DIO_U8_PORTC_REG= CONC_BIT(DIO_U8_PC7_INITIAL_VALUE
     cf8:	e5 e3       	ldi	r30, 0x35	; 53
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	10 82       	st	Z, r1
							  ,DIO_U8_PC3_INITIAL_VALUE
							  ,DIO_U8_PC2_INITIAL_VALUE
							  ,DIO_U8_PC1_INITIAL_VALUE
							  ,DIO_U8_PC0_INITIAL_VALUE);

	DIO_U8_PORTD_REG= CONC_BIT(DIO_U8_PD7_INITIAL_VALUE
     cfe:	e2 e3       	ldi	r30, 0x32	; 50
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	10 82       	st	Z, r1
						      ,DIO_U8_PD4_INITIAL_VALUE
						      ,DIO_U8_PD3_INITIAL_VALUE
						      ,DIO_U8_PD2_INITIAL_VALUE
						      ,DIO_U8_PD1_INITIAL_VALUE
						      ,DIO_U8_PD0_INITIAL_VALUE);
}
     d04:	cf 91       	pop	r28
     d06:	df 91       	pop	r29
     d08:	08 95       	ret

00000d0a <MDIO_VoidSetPinDirection>:
/*---------------------------------------------------------------------------------------------------------------------------*/
void MDIO_VoidSetPinDirection(u8 copy_u8portid,u8 copy_u8pinid,u8 copy_u8pindirection)
{
     d0a:	df 93       	push	r29
     d0c:	cf 93       	push	r28
     d0e:	cd b7       	in	r28, 0x3d	; 61
     d10:	de b7       	in	r29, 0x3e	; 62
     d12:	2d 97       	sbiw	r28, 0x0d	; 13
     d14:	0f b6       	in	r0, 0x3f	; 63
     d16:	f8 94       	cli
     d18:	de bf       	out	0x3e, r29	; 62
     d1a:	0f be       	out	0x3f, r0	; 63
     d1c:	cd bf       	out	0x3d, r28	; 61
     d1e:	89 83       	std	Y+1, r24	; 0x01
     d20:	6a 83       	std	Y+2, r22	; 0x02
     d22:	4b 83       	std	Y+3, r20	; 0x03
	if( (copy_u8portid > DIO_U8_PORTD) || (copy_u8portid < DIO_U8_PORTA) )
     d24:	89 81       	ldd	r24, Y+1	; 0x01
     d26:	84 30       	cpi	r24, 0x04	; 4
     d28:	08 f0       	brcs	.+2      	; 0xd2c <MDIO_VoidSetPinDirection+0x22>
     d2a:	00 c1       	rjmp	.+512    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
	{

	}
else
{
	switch(copy_u8portid)
     d2c:	89 81       	ldd	r24, Y+1	; 0x01
     d2e:	28 2f       	mov	r18, r24
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	3d 87       	std	Y+13, r19	; 0x0d
     d34:	2c 87       	std	Y+12, r18	; 0x0c
     d36:	8c 85       	ldd	r24, Y+12	; 0x0c
     d38:	9d 85       	ldd	r25, Y+13	; 0x0d
     d3a:	81 30       	cpi	r24, 0x01	; 1
     d3c:	91 05       	cpc	r25, r1
     d3e:	09 f4       	brne	.+2      	; 0xd42 <MDIO_VoidSetPinDirection+0x38>
     d40:	4f c0       	rjmp	.+158    	; 0xde0 <MDIO_VoidSetPinDirection+0xd6>
     d42:	2c 85       	ldd	r18, Y+12	; 0x0c
     d44:	3d 85       	ldd	r19, Y+13	; 0x0d
     d46:	22 30       	cpi	r18, 0x02	; 2
     d48:	31 05       	cpc	r19, r1
     d4a:	2c f4       	brge	.+10     	; 0xd56 <MDIO_VoidSetPinDirection+0x4c>
     d4c:	8c 85       	ldd	r24, Y+12	; 0x0c
     d4e:	9d 85       	ldd	r25, Y+13	; 0x0d
     d50:	00 97       	sbiw	r24, 0x00	; 0
     d52:	71 f0       	breq	.+28     	; 0xd70 <MDIO_VoidSetPinDirection+0x66>
     d54:	eb c0       	rjmp	.+470    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
     d56:	2c 85       	ldd	r18, Y+12	; 0x0c
     d58:	3d 85       	ldd	r19, Y+13	; 0x0d
     d5a:	22 30       	cpi	r18, 0x02	; 2
     d5c:	31 05       	cpc	r19, r1
     d5e:	09 f4       	brne	.+2      	; 0xd62 <MDIO_VoidSetPinDirection+0x58>
     d60:	77 c0       	rjmp	.+238    	; 0xe50 <MDIO_VoidSetPinDirection+0x146>
     d62:	8c 85       	ldd	r24, Y+12	; 0x0c
     d64:	9d 85       	ldd	r25, Y+13	; 0x0d
     d66:	83 30       	cpi	r24, 0x03	; 3
     d68:	91 05       	cpc	r25, r1
     d6a:	09 f4       	brne	.+2      	; 0xd6e <MDIO_VoidSetPinDirection+0x64>
     d6c:	a9 c0       	rjmp	.+338    	; 0xec0 <MDIO_VoidSetPinDirection+0x1b6>
     d6e:	de c0       	rjmp	.+444    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
	{
	case DIO_U8_PORTA:
		switch(copy_u8pindirection)
     d70:	8b 81       	ldd	r24, Y+3	; 0x03
     d72:	28 2f       	mov	r18, r24
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	3b 87       	std	Y+11, r19	; 0x0b
     d78:	2a 87       	std	Y+10, r18	; 0x0a
     d7a:	8a 85       	ldd	r24, Y+10	; 0x0a
     d7c:	9b 85       	ldd	r25, Y+11	; 0x0b
     d7e:	00 97       	sbiw	r24, 0x00	; 0
     d80:	d1 f0       	breq	.+52     	; 0xdb6 <MDIO_VoidSetPinDirection+0xac>
     d82:	2a 85       	ldd	r18, Y+10	; 0x0a
     d84:	3b 85       	ldd	r19, Y+11	; 0x0b
     d86:	21 30       	cpi	r18, 0x01	; 1
     d88:	31 05       	cpc	r19, r1
     d8a:	09 f0       	breq	.+2      	; 0xd8e <MDIO_VoidSetPinDirection+0x84>
     d8c:	cf c0       	rjmp	.+414    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		{
		   case DIO_U8_OUTPUT: SET_BIT(DIO_U8_DDRA_REG,copy_u8pinid);
     d8e:	aa e3       	ldi	r26, 0x3A	; 58
     d90:	b0 e0       	ldi	r27, 0x00	; 0
     d92:	ea e3       	ldi	r30, 0x3A	; 58
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	80 81       	ld	r24, Z
     d98:	48 2f       	mov	r20, r24
     d9a:	8a 81       	ldd	r24, Y+2	; 0x02
     d9c:	28 2f       	mov	r18, r24
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	90 e0       	ldi	r25, 0x00	; 0
     da4:	02 2e       	mov	r0, r18
     da6:	02 c0       	rjmp	.+4      	; 0xdac <MDIO_VoidSetPinDirection+0xa2>
     da8:	88 0f       	add	r24, r24
     daa:	99 1f       	adc	r25, r25
     dac:	0a 94       	dec	r0
     dae:	e2 f7       	brpl	.-8      	; 0xda8 <MDIO_VoidSetPinDirection+0x9e>
     db0:	84 2b       	or	r24, r20
     db2:	8c 93       	st	X, r24
     db4:	bb c0       	rjmp	.+374    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		   break;
		   case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRA_REG,copy_u8pinid);
     db6:	aa e3       	ldi	r26, 0x3A	; 58
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	ea e3       	ldi	r30, 0x3A	; 58
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	48 2f       	mov	r20, r24
     dc2:	8a 81       	ldd	r24, Y+2	; 0x02
     dc4:	28 2f       	mov	r18, r24
     dc6:	30 e0       	ldi	r19, 0x00	; 0
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	02 2e       	mov	r0, r18
     dce:	02 c0       	rjmp	.+4      	; 0xdd4 <MDIO_VoidSetPinDirection+0xca>
     dd0:	88 0f       	add	r24, r24
     dd2:	99 1f       	adc	r25, r25
     dd4:	0a 94       	dec	r0
     dd6:	e2 f7       	brpl	.-8      	; 0xdd0 <MDIO_VoidSetPinDirection+0xc6>
     dd8:	80 95       	com	r24
     dda:	84 23       	and	r24, r20
     ddc:	8c 93       	st	X, r24
     dde:	a6 c0       	rjmp	.+332    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		   break;
		}
		break;

	case DIO_U8_PORTB:
		switch(copy_u8pindirection)
     de0:	8b 81       	ldd	r24, Y+3	; 0x03
     de2:	28 2f       	mov	r18, r24
     de4:	30 e0       	ldi	r19, 0x00	; 0
     de6:	39 87       	std	Y+9, r19	; 0x09
     de8:	28 87       	std	Y+8, r18	; 0x08
     dea:	88 85       	ldd	r24, Y+8	; 0x08
     dec:	99 85       	ldd	r25, Y+9	; 0x09
     dee:	00 97       	sbiw	r24, 0x00	; 0
     df0:	d1 f0       	breq	.+52     	; 0xe26 <MDIO_VoidSetPinDirection+0x11c>
     df2:	28 85       	ldd	r18, Y+8	; 0x08
     df4:	39 85       	ldd	r19, Y+9	; 0x09
     df6:	21 30       	cpi	r18, 0x01	; 1
     df8:	31 05       	cpc	r19, r1
     dfa:	09 f0       	breq	.+2      	; 0xdfe <MDIO_VoidSetPinDirection+0xf4>
     dfc:	97 c0       	rjmp	.+302    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		{
		   case DIO_U8_OUTPUT: SET_BIT(DIO_U8_DDRB_REG,copy_u8pinid);
     dfe:	a7 e3       	ldi	r26, 0x37	; 55
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	e7 e3       	ldi	r30, 0x37	; 55
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	48 2f       	mov	r20, r24
     e0a:	8a 81       	ldd	r24, Y+2	; 0x02
     e0c:	28 2f       	mov	r18, r24
     e0e:	30 e0       	ldi	r19, 0x00	; 0
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	02 2e       	mov	r0, r18
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <MDIO_VoidSetPinDirection+0x112>
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	0a 94       	dec	r0
     e1e:	e2 f7       	brpl	.-8      	; 0xe18 <MDIO_VoidSetPinDirection+0x10e>
     e20:	84 2b       	or	r24, r20
     e22:	8c 93       	st	X, r24
     e24:	83 c0       	rjmp	.+262    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		   break;
		   case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRB_REG,copy_u8pinid);
     e26:	a7 e3       	ldi	r26, 0x37	; 55
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	e7 e3       	ldi	r30, 0x37	; 55
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	48 2f       	mov	r20, r24
     e32:	8a 81       	ldd	r24, Y+2	; 0x02
     e34:	28 2f       	mov	r18, r24
     e36:	30 e0       	ldi	r19, 0x00	; 0
     e38:	81 e0       	ldi	r24, 0x01	; 1
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	02 2e       	mov	r0, r18
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <MDIO_VoidSetPinDirection+0x13a>
     e40:	88 0f       	add	r24, r24
     e42:	99 1f       	adc	r25, r25
     e44:	0a 94       	dec	r0
     e46:	e2 f7       	brpl	.-8      	; 0xe40 <MDIO_VoidSetPinDirection+0x136>
     e48:	80 95       	com	r24
     e4a:	84 23       	and	r24, r20
     e4c:	8c 93       	st	X, r24
     e4e:	6e c0       	rjmp	.+220    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		   break;
				}
	    break;
	case DIO_U8_PORTC:
		switch(copy_u8pindirection)
     e50:	8b 81       	ldd	r24, Y+3	; 0x03
     e52:	28 2f       	mov	r18, r24
     e54:	30 e0       	ldi	r19, 0x00	; 0
     e56:	3f 83       	std	Y+7, r19	; 0x07
     e58:	2e 83       	std	Y+6, r18	; 0x06
     e5a:	8e 81       	ldd	r24, Y+6	; 0x06
     e5c:	9f 81       	ldd	r25, Y+7	; 0x07
     e5e:	00 97       	sbiw	r24, 0x00	; 0
     e60:	d1 f0       	breq	.+52     	; 0xe96 <MDIO_VoidSetPinDirection+0x18c>
     e62:	2e 81       	ldd	r18, Y+6	; 0x06
     e64:	3f 81       	ldd	r19, Y+7	; 0x07
     e66:	21 30       	cpi	r18, 0x01	; 1
     e68:	31 05       	cpc	r19, r1
     e6a:	09 f0       	breq	.+2      	; 0xe6e <MDIO_VoidSetPinDirection+0x164>
     e6c:	5f c0       	rjmp	.+190    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
		{
			 case DIO_U8_OUTPUT: SET_BIT(DIO_U8_DDRC_REG,copy_u8pinid);
     e6e:	a4 e3       	ldi	r26, 0x34	; 52
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	e4 e3       	ldi	r30, 0x34	; 52
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	48 2f       	mov	r20, r24
     e7a:	8a 81       	ldd	r24, Y+2	; 0x02
     e7c:	28 2f       	mov	r18, r24
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	81 e0       	ldi	r24, 0x01	; 1
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	02 2e       	mov	r0, r18
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <MDIO_VoidSetPinDirection+0x182>
     e88:	88 0f       	add	r24, r24
     e8a:	99 1f       	adc	r25, r25
     e8c:	0a 94       	dec	r0
     e8e:	e2 f7       	brpl	.-8      	; 0xe88 <MDIO_VoidSetPinDirection+0x17e>
     e90:	84 2b       	or	r24, r20
     e92:	8c 93       	st	X, r24
     e94:	4b c0       	rjmp	.+150    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
			 break;
			 case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRC_REG,copy_u8pinid);
     e96:	a4 e3       	ldi	r26, 0x34	; 52
     e98:	b0 e0       	ldi	r27, 0x00	; 0
     e9a:	e4 e3       	ldi	r30, 0x34	; 52
     e9c:	f0 e0       	ldi	r31, 0x00	; 0
     e9e:	80 81       	ld	r24, Z
     ea0:	48 2f       	mov	r20, r24
     ea2:	8a 81       	ldd	r24, Y+2	; 0x02
     ea4:	28 2f       	mov	r18, r24
     ea6:	30 e0       	ldi	r19, 0x00	; 0
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	02 2e       	mov	r0, r18
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <MDIO_VoidSetPinDirection+0x1aa>
     eb0:	88 0f       	add	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	0a 94       	dec	r0
     eb6:	e2 f7       	brpl	.-8      	; 0xeb0 <MDIO_VoidSetPinDirection+0x1a6>
     eb8:	80 95       	com	r24
     eba:	84 23       	and	r24, r20
     ebc:	8c 93       	st	X, r24
     ebe:	36 c0       	rjmp	.+108    	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
			 break;
			}
						break;
		case DIO_U8_PORTD:
				switch(copy_u8pindirection)
     ec0:	8b 81       	ldd	r24, Y+3	; 0x03
     ec2:	28 2f       	mov	r18, r24
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	3d 83       	std	Y+5, r19	; 0x05
     ec8:	2c 83       	std	Y+4, r18	; 0x04
     eca:	8c 81       	ldd	r24, Y+4	; 0x04
     ecc:	9d 81       	ldd	r25, Y+5	; 0x05
     ece:	00 97       	sbiw	r24, 0x00	; 0
     ed0:	c9 f0       	breq	.+50     	; 0xf04 <MDIO_VoidSetPinDirection+0x1fa>
     ed2:	2c 81       	ldd	r18, Y+4	; 0x04
     ed4:	3d 81       	ldd	r19, Y+5	; 0x05
     ed6:	21 30       	cpi	r18, 0x01	; 1
     ed8:	31 05       	cpc	r19, r1
     eda:	41 f5       	brne	.+80     	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
				{
				   case DIO_U8_OUTPUT: SET_BIT(DIO_U8_DDRD_REG,copy_u8pinid);
     edc:	a1 e3       	ldi	r26, 0x31	; 49
     ede:	b0 e0       	ldi	r27, 0x00	; 0
     ee0:	e1 e3       	ldi	r30, 0x31	; 49
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	80 81       	ld	r24, Z
     ee6:	48 2f       	mov	r20, r24
     ee8:	8a 81       	ldd	r24, Y+2	; 0x02
     eea:	28 2f       	mov	r18, r24
     eec:	30 e0       	ldi	r19, 0x00	; 0
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	02 2e       	mov	r0, r18
     ef4:	02 c0       	rjmp	.+4      	; 0xefa <MDIO_VoidSetPinDirection+0x1f0>
     ef6:	88 0f       	add	r24, r24
     ef8:	99 1f       	adc	r25, r25
     efa:	0a 94       	dec	r0
     efc:	e2 f7       	brpl	.-8      	; 0xef6 <MDIO_VoidSetPinDirection+0x1ec>
     efe:	84 2b       	or	r24, r20
     f00:	8c 93       	st	X, r24
     f02:	14 c0       	rjmp	.+40     	; 0xf2c <MDIO_VoidSetPinDirection+0x222>
				   break;
				   case DIO_U8_INPUT: CLR_BIT(DIO_U8_DDRD_REG,copy_u8pinid);
     f04:	a1 e3       	ldi	r26, 0x31	; 49
     f06:	b0 e0       	ldi	r27, 0x00	; 0
     f08:	e1 e3       	ldi	r30, 0x31	; 49
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	48 2f       	mov	r20, r24
     f10:	8a 81       	ldd	r24, Y+2	; 0x02
     f12:	28 2f       	mov	r18, r24
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	81 e0       	ldi	r24, 0x01	; 1
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	02 2e       	mov	r0, r18
     f1c:	02 c0       	rjmp	.+4      	; 0xf22 <MDIO_VoidSetPinDirection+0x218>
     f1e:	88 0f       	add	r24, r24
     f20:	99 1f       	adc	r25, r25
     f22:	0a 94       	dec	r0
     f24:	e2 f7       	brpl	.-8      	; 0xf1e <MDIO_VoidSetPinDirection+0x214>
     f26:	80 95       	com	r24
     f28:	84 23       	and	r24, r20
     f2a:	8c 93       	st	X, r24
				}
				break;
	}
	}

}
     f2c:	2d 96       	adiw	r28, 0x0d	; 13
     f2e:	0f b6       	in	r0, 0x3f	; 63
     f30:	f8 94       	cli
     f32:	de bf       	out	0x3e, r29	; 62
     f34:	0f be       	out	0x3f, r0	; 63
     f36:	cd bf       	out	0x3d, r28	; 61
     f38:	cf 91       	pop	r28
     f3a:	df 91       	pop	r29
     f3c:	08 95       	ret

00000f3e <MDIO_VoidSetPinValue>:
/*---------------------------------------------------------------------------------------------------------------------------*/
void MDIO_VoidSetPinValue(u8 copy_u8portid,u8 copy_u8pinid,u8 copy_u8pinValue)
{
     f3e:	df 93       	push	r29
     f40:	cf 93       	push	r28
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
     f46:	2d 97       	sbiw	r28, 0x0d	; 13
     f48:	0f b6       	in	r0, 0x3f	; 63
     f4a:	f8 94       	cli
     f4c:	de bf       	out	0x3e, r29	; 62
     f4e:	0f be       	out	0x3f, r0	; 63
     f50:	cd bf       	out	0x3d, r28	; 61
     f52:	89 83       	std	Y+1, r24	; 0x01
     f54:	6a 83       	std	Y+2, r22	; 0x02
     f56:	4b 83       	std	Y+3, r20	; 0x03
	if( (copy_u8portid > DIO_U8_PORTD) || (copy_u8portid < DIO_U8_PORTA)||	(copy_u8pinid > DIO_U8_PIN7) || (copy_u8pinid < DIO_U8_PIN0) )
     f58:	89 81       	ldd	r24, Y+1	; 0x01
     f5a:	84 30       	cpi	r24, 0x04	; 4
     f5c:	08 f0       	brcs	.+2      	; 0xf60 <MDIO_VoidSetPinValue+0x22>
     f5e:	04 c1       	rjmp	.+520    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
     f60:	8a 81       	ldd	r24, Y+2	; 0x02
     f62:	88 30       	cpi	r24, 0x08	; 8
     f64:	08 f0       	brcs	.+2      	; 0xf68 <MDIO_VoidSetPinValue+0x2a>
     f66:	00 c1       	rjmp	.+512    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
		{

		}
	else
	{
		switch(copy_u8portid)
     f68:	89 81       	ldd	r24, Y+1	; 0x01
     f6a:	28 2f       	mov	r18, r24
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	3d 87       	std	Y+13, r19	; 0x0d
     f70:	2c 87       	std	Y+12, r18	; 0x0c
     f72:	8c 85       	ldd	r24, Y+12	; 0x0c
     f74:	9d 85       	ldd	r25, Y+13	; 0x0d
     f76:	81 30       	cpi	r24, 0x01	; 1
     f78:	91 05       	cpc	r25, r1
     f7a:	09 f4       	brne	.+2      	; 0xf7e <MDIO_VoidSetPinValue+0x40>
     f7c:	4f c0       	rjmp	.+158    	; 0x101c <MDIO_VoidSetPinValue+0xde>
     f7e:	2c 85       	ldd	r18, Y+12	; 0x0c
     f80:	3d 85       	ldd	r19, Y+13	; 0x0d
     f82:	22 30       	cpi	r18, 0x02	; 2
     f84:	31 05       	cpc	r19, r1
     f86:	2c f4       	brge	.+10     	; 0xf92 <MDIO_VoidSetPinValue+0x54>
     f88:	8c 85       	ldd	r24, Y+12	; 0x0c
     f8a:	9d 85       	ldd	r25, Y+13	; 0x0d
     f8c:	00 97       	sbiw	r24, 0x00	; 0
     f8e:	71 f0       	breq	.+28     	; 0xfac <MDIO_VoidSetPinValue+0x6e>
     f90:	eb c0       	rjmp	.+470    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
     f92:	2c 85       	ldd	r18, Y+12	; 0x0c
     f94:	3d 85       	ldd	r19, Y+13	; 0x0d
     f96:	22 30       	cpi	r18, 0x02	; 2
     f98:	31 05       	cpc	r19, r1
     f9a:	09 f4       	brne	.+2      	; 0xf9e <MDIO_VoidSetPinValue+0x60>
     f9c:	77 c0       	rjmp	.+238    	; 0x108c <MDIO_VoidSetPinValue+0x14e>
     f9e:	8c 85       	ldd	r24, Y+12	; 0x0c
     fa0:	9d 85       	ldd	r25, Y+13	; 0x0d
     fa2:	83 30       	cpi	r24, 0x03	; 3
     fa4:	91 05       	cpc	r25, r1
     fa6:	09 f4       	brne	.+2      	; 0xfaa <MDIO_VoidSetPinValue+0x6c>
     fa8:	a9 c0       	rjmp	.+338    	; 0x10fc <MDIO_VoidSetPinValue+0x1be>
     faa:	de c0       	rjmp	.+444    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
		{
		case DIO_U8_PORTA:
			switch(copy_u8pinValue)
     fac:	8b 81       	ldd	r24, Y+3	; 0x03
     fae:	28 2f       	mov	r18, r24
     fb0:	30 e0       	ldi	r19, 0x00	; 0
     fb2:	3b 87       	std	Y+11, r19	; 0x0b
     fb4:	2a 87       	std	Y+10, r18	; 0x0a
     fb6:	8a 85       	ldd	r24, Y+10	; 0x0a
     fb8:	9b 85       	ldd	r25, Y+11	; 0x0b
     fba:	00 97       	sbiw	r24, 0x00	; 0
     fbc:	d1 f0       	breq	.+52     	; 0xff2 <MDIO_VoidSetPinValue+0xb4>
     fbe:	2a 85       	ldd	r18, Y+10	; 0x0a
     fc0:	3b 85       	ldd	r19, Y+11	; 0x0b
     fc2:	21 30       	cpi	r18, 0x01	; 1
     fc4:	31 05       	cpc	r19, r1
     fc6:	09 f0       	breq	.+2      	; 0xfca <MDIO_VoidSetPinValue+0x8c>
     fc8:	cf c0       	rjmp	.+414    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			{
			   case DIO_U8_HIGH: SET_BIT(DIO_U8_PORTA_REG,copy_u8pinid);
     fca:	ab e3       	ldi	r26, 0x3B	; 59
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	eb e3       	ldi	r30, 0x3B	; 59
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	48 2f       	mov	r20, r24
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
     fd8:	28 2f       	mov	r18, r24
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	81 e0       	ldi	r24, 0x01	; 1
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	02 2e       	mov	r0, r18
     fe2:	02 c0       	rjmp	.+4      	; 0xfe8 <MDIO_VoidSetPinValue+0xaa>
     fe4:	88 0f       	add	r24, r24
     fe6:	99 1f       	adc	r25, r25
     fe8:	0a 94       	dec	r0
     fea:	e2 f7       	brpl	.-8      	; 0xfe4 <MDIO_VoidSetPinValue+0xa6>
     fec:	84 2b       	or	r24, r20
     fee:	8c 93       	st	X, r24
     ff0:	bb c0       	rjmp	.+374    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			   break;
			   case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTA_REG,copy_u8pinid);
     ff2:	ab e3       	ldi	r26, 0x3B	; 59
     ff4:	b0 e0       	ldi	r27, 0x00	; 0
     ff6:	eb e3       	ldi	r30, 0x3B	; 59
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	48 2f       	mov	r20, r24
     ffe:	8a 81       	ldd	r24, Y+2	; 0x02
    1000:	28 2f       	mov	r18, r24
    1002:	30 e0       	ldi	r19, 0x00	; 0
    1004:	81 e0       	ldi	r24, 0x01	; 1
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	02 2e       	mov	r0, r18
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <MDIO_VoidSetPinValue+0xd2>
    100c:	88 0f       	add	r24, r24
    100e:	99 1f       	adc	r25, r25
    1010:	0a 94       	dec	r0
    1012:	e2 f7       	brpl	.-8      	; 0x100c <MDIO_VoidSetPinValue+0xce>
    1014:	80 95       	com	r24
    1016:	84 23       	and	r24, r20
    1018:	8c 93       	st	X, r24
    101a:	a6 c0       	rjmp	.+332    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			   break;
			}
			break;

		case DIO_U8_PORTB:
			switch(copy_u8pinValue)
    101c:	8b 81       	ldd	r24, Y+3	; 0x03
    101e:	28 2f       	mov	r18, r24
    1020:	30 e0       	ldi	r19, 0x00	; 0
    1022:	39 87       	std	Y+9, r19	; 0x09
    1024:	28 87       	std	Y+8, r18	; 0x08
    1026:	88 85       	ldd	r24, Y+8	; 0x08
    1028:	99 85       	ldd	r25, Y+9	; 0x09
    102a:	00 97       	sbiw	r24, 0x00	; 0
    102c:	d1 f0       	breq	.+52     	; 0x1062 <MDIO_VoidSetPinValue+0x124>
    102e:	28 85       	ldd	r18, Y+8	; 0x08
    1030:	39 85       	ldd	r19, Y+9	; 0x09
    1032:	21 30       	cpi	r18, 0x01	; 1
    1034:	31 05       	cpc	r19, r1
    1036:	09 f0       	breq	.+2      	; 0x103a <MDIO_VoidSetPinValue+0xfc>
    1038:	97 c0       	rjmp	.+302    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			{
			   case DIO_U8_HIGH: SET_BIT(DIO_U8_PORTB_REG,copy_u8pinid);
    103a:	a8 e3       	ldi	r26, 0x38	; 56
    103c:	b0 e0       	ldi	r27, 0x00	; 0
    103e:	e8 e3       	ldi	r30, 0x38	; 56
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	48 2f       	mov	r20, r24
    1046:	8a 81       	ldd	r24, Y+2	; 0x02
    1048:	28 2f       	mov	r18, r24
    104a:	30 e0       	ldi	r19, 0x00	; 0
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	02 2e       	mov	r0, r18
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <MDIO_VoidSetPinValue+0x11a>
    1054:	88 0f       	add	r24, r24
    1056:	99 1f       	adc	r25, r25
    1058:	0a 94       	dec	r0
    105a:	e2 f7       	brpl	.-8      	; 0x1054 <MDIO_VoidSetPinValue+0x116>
    105c:	84 2b       	or	r24, r20
    105e:	8c 93       	st	X, r24
    1060:	83 c0       	rjmp	.+262    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			   break;
			   case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTB_REG,copy_u8pinid);
    1062:	a8 e3       	ldi	r26, 0x38	; 56
    1064:	b0 e0       	ldi	r27, 0x00	; 0
    1066:	e8 e3       	ldi	r30, 0x38	; 56
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	48 2f       	mov	r20, r24
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	28 2f       	mov	r18, r24
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	81 e0       	ldi	r24, 0x01	; 1
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	02 2e       	mov	r0, r18
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <MDIO_VoidSetPinValue+0x142>
    107c:	88 0f       	add	r24, r24
    107e:	99 1f       	adc	r25, r25
    1080:	0a 94       	dec	r0
    1082:	e2 f7       	brpl	.-8      	; 0x107c <MDIO_VoidSetPinValue+0x13e>
    1084:	80 95       	com	r24
    1086:	84 23       	and	r24, r20
    1088:	8c 93       	st	X, r24
    108a:	6e c0       	rjmp	.+220    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			   break;
					}
		    break;
		case DIO_U8_PORTC:
			switch(copy_u8pinValue)
    108c:	8b 81       	ldd	r24, Y+3	; 0x03
    108e:	28 2f       	mov	r18, r24
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	3f 83       	std	Y+7, r19	; 0x07
    1094:	2e 83       	std	Y+6, r18	; 0x06
    1096:	8e 81       	ldd	r24, Y+6	; 0x06
    1098:	9f 81       	ldd	r25, Y+7	; 0x07
    109a:	00 97       	sbiw	r24, 0x00	; 0
    109c:	d1 f0       	breq	.+52     	; 0x10d2 <MDIO_VoidSetPinValue+0x194>
    109e:	2e 81       	ldd	r18, Y+6	; 0x06
    10a0:	3f 81       	ldd	r19, Y+7	; 0x07
    10a2:	21 30       	cpi	r18, 0x01	; 1
    10a4:	31 05       	cpc	r19, r1
    10a6:	09 f0       	breq	.+2      	; 0x10aa <MDIO_VoidSetPinValue+0x16c>
    10a8:	5f c0       	rjmp	.+190    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
			{
				 case DIO_U8_HIGH: SET_BIT(DIO_U8_PORTC_REG,copy_u8pinid);
    10aa:	a5 e3       	ldi	r26, 0x35	; 53
    10ac:	b0 e0       	ldi	r27, 0x00	; 0
    10ae:	e5 e3       	ldi	r30, 0x35	; 53
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	48 2f       	mov	r20, r24
    10b6:	8a 81       	ldd	r24, Y+2	; 0x02
    10b8:	28 2f       	mov	r18, r24
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	81 e0       	ldi	r24, 0x01	; 1
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	02 2e       	mov	r0, r18
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <MDIO_VoidSetPinValue+0x18a>
    10c4:	88 0f       	add	r24, r24
    10c6:	99 1f       	adc	r25, r25
    10c8:	0a 94       	dec	r0
    10ca:	e2 f7       	brpl	.-8      	; 0x10c4 <MDIO_VoidSetPinValue+0x186>
    10cc:	84 2b       	or	r24, r20
    10ce:	8c 93       	st	X, r24
    10d0:	4b c0       	rjmp	.+150    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
				 break;
				 case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTC_REG,copy_u8pinid);
    10d2:	a5 e3       	ldi	r26, 0x35	; 53
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e5 e3       	ldi	r30, 0x35	; 53
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	48 2f       	mov	r20, r24
    10de:	8a 81       	ldd	r24, Y+2	; 0x02
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	02 2e       	mov	r0, r18
    10ea:	02 c0       	rjmp	.+4      	; 0x10f0 <MDIO_VoidSetPinValue+0x1b2>
    10ec:	88 0f       	add	r24, r24
    10ee:	99 1f       	adc	r25, r25
    10f0:	0a 94       	dec	r0
    10f2:	e2 f7       	brpl	.-8      	; 0x10ec <MDIO_VoidSetPinValue+0x1ae>
    10f4:	80 95       	com	r24
    10f6:	84 23       	and	r24, r20
    10f8:	8c 93       	st	X, r24
    10fa:	36 c0       	rjmp	.+108    	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
				 break;
				}
							break;
			case DIO_U8_PORTD:
					switch(copy_u8pinValue)
    10fc:	8b 81       	ldd	r24, Y+3	; 0x03
    10fe:	28 2f       	mov	r18, r24
    1100:	30 e0       	ldi	r19, 0x00	; 0
    1102:	3d 83       	std	Y+5, r19	; 0x05
    1104:	2c 83       	std	Y+4, r18	; 0x04
    1106:	8c 81       	ldd	r24, Y+4	; 0x04
    1108:	9d 81       	ldd	r25, Y+5	; 0x05
    110a:	00 97       	sbiw	r24, 0x00	; 0
    110c:	c9 f0       	breq	.+50     	; 0x1140 <MDIO_VoidSetPinValue+0x202>
    110e:	2c 81       	ldd	r18, Y+4	; 0x04
    1110:	3d 81       	ldd	r19, Y+5	; 0x05
    1112:	21 30       	cpi	r18, 0x01	; 1
    1114:	31 05       	cpc	r19, r1
    1116:	41 f5       	brne	.+80     	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
					{
					   case DIO_U8_HIGH: SET_BIT(DIO_U8_PORTD_REG,copy_u8pinid);
    1118:	a2 e3       	ldi	r26, 0x32	; 50
    111a:	b0 e0       	ldi	r27, 0x00	; 0
    111c:	e2 e3       	ldi	r30, 0x32	; 50
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	80 81       	ld	r24, Z
    1122:	48 2f       	mov	r20, r24
    1124:	8a 81       	ldd	r24, Y+2	; 0x02
    1126:	28 2f       	mov	r18, r24
    1128:	30 e0       	ldi	r19, 0x00	; 0
    112a:	81 e0       	ldi	r24, 0x01	; 1
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	02 2e       	mov	r0, r18
    1130:	02 c0       	rjmp	.+4      	; 0x1136 <MDIO_VoidSetPinValue+0x1f8>
    1132:	88 0f       	add	r24, r24
    1134:	99 1f       	adc	r25, r25
    1136:	0a 94       	dec	r0
    1138:	e2 f7       	brpl	.-8      	; 0x1132 <MDIO_VoidSetPinValue+0x1f4>
    113a:	84 2b       	or	r24, r20
    113c:	8c 93       	st	X, r24
    113e:	14 c0       	rjmp	.+40     	; 0x1168 <MDIO_VoidSetPinValue+0x22a>
					   break;
					   case DIO_U8_LOW: CLR_BIT(DIO_U8_PORTD_REG,copy_u8pinid);
    1140:	a2 e3       	ldi	r26, 0x32	; 50
    1142:	b0 e0       	ldi	r27, 0x00	; 0
    1144:	e2 e3       	ldi	r30, 0x32	; 50
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	48 2f       	mov	r20, r24
    114c:	8a 81       	ldd	r24, Y+2	; 0x02
    114e:	28 2f       	mov	r18, r24
    1150:	30 e0       	ldi	r19, 0x00	; 0
    1152:	81 e0       	ldi	r24, 0x01	; 1
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	02 2e       	mov	r0, r18
    1158:	02 c0       	rjmp	.+4      	; 0x115e <MDIO_VoidSetPinValue+0x220>
    115a:	88 0f       	add	r24, r24
    115c:	99 1f       	adc	r25, r25
    115e:	0a 94       	dec	r0
    1160:	e2 f7       	brpl	.-8      	; 0x115a <MDIO_VoidSetPinValue+0x21c>
    1162:	80 95       	com	r24
    1164:	84 23       	and	r24, r20
    1166:	8c 93       	st	X, r24
					}
					break;
		}
		}

	}
    1168:	2d 96       	adiw	r28, 0x0d	; 13
    116a:	0f b6       	in	r0, 0x3f	; 63
    116c:	f8 94       	cli
    116e:	de bf       	out	0x3e, r29	; 62
    1170:	0f be       	out	0x3f, r0	; 63
    1172:	cd bf       	out	0x3d, r28	; 61
    1174:	cf 91       	pop	r28
    1176:	df 91       	pop	r29
    1178:	08 95       	ret

0000117a <MDIO_U8GetPinValue>:
/*---------------------------------------------------------------------------------------------------------------------------*/
u8 MDIO_U8GetPinValue(u8 copy_u8portid,u8 copy_u8pinid)
{
    117a:	df 93       	push	r29
    117c:	cf 93       	push	r28
    117e:	00 d0       	rcall	.+0      	; 0x1180 <MDIO_U8GetPinValue+0x6>
    1180:	00 d0       	rcall	.+0      	; 0x1182 <MDIO_U8GetPinValue+0x8>
    1182:	0f 92       	push	r0
    1184:	cd b7       	in	r28, 0x3d	; 61
    1186:	de b7       	in	r29, 0x3e	; 62
    1188:	8a 83       	std	Y+2, r24	; 0x02
    118a:	6b 83       	std	Y+3, r22	; 0x03
	u8 result=0;
    118c:	19 82       	std	Y+1, r1	; 0x01
	if( (copy_u8portid > DIO_U8_PORTD) || (copy_u8portid < DIO_U8_PORTA)|| (copy_u8pinid > DIO_U8_PIN7) || (copy_u8pinid < DIO_U8_PIN0) )
    118e:	8a 81       	ldd	r24, Y+2	; 0x02
    1190:	84 30       	cpi	r24, 0x04	; 4
    1192:	08 f0       	brcs	.+2      	; 0x1196 <MDIO_U8GetPinValue+0x1c>
    1194:	6b c0       	rjmp	.+214    	; 0x126c <MDIO_U8GetPinValue+0xf2>
    1196:	8b 81       	ldd	r24, Y+3	; 0x03
    1198:	88 30       	cpi	r24, 0x08	; 8
    119a:	08 f0       	brcs	.+2      	; 0x119e <MDIO_U8GetPinValue+0x24>
    119c:	67 c0       	rjmp	.+206    	; 0x126c <MDIO_U8GetPinValue+0xf2>
			{

			}
		else
		{
			switch(copy_u8portid)
    119e:	8a 81       	ldd	r24, Y+2	; 0x02
    11a0:	28 2f       	mov	r18, r24
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	3d 83       	std	Y+5, r19	; 0x05
    11a6:	2c 83       	std	Y+4, r18	; 0x04
    11a8:	4c 81       	ldd	r20, Y+4	; 0x04
    11aa:	5d 81       	ldd	r21, Y+5	; 0x05
    11ac:	41 30       	cpi	r20, 0x01	; 1
    11ae:	51 05       	cpc	r21, r1
    11b0:	41 f1       	breq	.+80     	; 0x1202 <MDIO_U8GetPinValue+0x88>
    11b2:	8c 81       	ldd	r24, Y+4	; 0x04
    11b4:	9d 81       	ldd	r25, Y+5	; 0x05
    11b6:	82 30       	cpi	r24, 0x02	; 2
    11b8:	91 05       	cpc	r25, r1
    11ba:	34 f4       	brge	.+12     	; 0x11c8 <MDIO_U8GetPinValue+0x4e>
    11bc:	2c 81       	ldd	r18, Y+4	; 0x04
    11be:	3d 81       	ldd	r19, Y+5	; 0x05
    11c0:	21 15       	cp	r18, r1
    11c2:	31 05       	cpc	r19, r1
    11c4:	61 f0       	breq	.+24     	; 0x11de <MDIO_U8GetPinValue+0x64>
    11c6:	52 c0       	rjmp	.+164    	; 0x126c <MDIO_U8GetPinValue+0xf2>
    11c8:	4c 81       	ldd	r20, Y+4	; 0x04
    11ca:	5d 81       	ldd	r21, Y+5	; 0x05
    11cc:	42 30       	cpi	r20, 0x02	; 2
    11ce:	51 05       	cpc	r21, r1
    11d0:	51 f1       	breq	.+84     	; 0x1226 <MDIO_U8GetPinValue+0xac>
    11d2:	8c 81       	ldd	r24, Y+4	; 0x04
    11d4:	9d 81       	ldd	r25, Y+5	; 0x05
    11d6:	83 30       	cpi	r24, 0x03	; 3
    11d8:	91 05       	cpc	r25, r1
    11da:	b9 f1       	breq	.+110    	; 0x124a <MDIO_U8GetPinValue+0xd0>
    11dc:	47 c0       	rjmp	.+142    	; 0x126c <MDIO_U8GetPinValue+0xf2>
			{
			case DIO_U8_PORTA:
				   result= GET_BIT(DIO_U8_PINA_REG,copy_u8pinid);
    11de:	e9 e3       	ldi	r30, 0x39	; 57
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	28 2f       	mov	r18, r24
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ea:	88 2f       	mov	r24, r24
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	a9 01       	movw	r20, r18
    11f0:	02 c0       	rjmp	.+4      	; 0x11f6 <MDIO_U8GetPinValue+0x7c>
    11f2:	55 95       	asr	r21
    11f4:	47 95       	ror	r20
    11f6:	8a 95       	dec	r24
    11f8:	e2 f7       	brpl	.-8      	; 0x11f2 <MDIO_U8GetPinValue+0x78>
    11fa:	ca 01       	movw	r24, r20
    11fc:	81 70       	andi	r24, 0x01	; 1
    11fe:	89 83       	std	Y+1, r24	; 0x01
    1200:	35 c0       	rjmp	.+106    	; 0x126c <MDIO_U8GetPinValue+0xf2>
				   break;

			case DIO_U8_PORTB:
				   result= GET_BIT(DIO_U8_PINB_REG,copy_u8pinid);
    1202:	e6 e3       	ldi	r30, 0x36	; 54
    1204:	f0 e0       	ldi	r31, 0x00	; 0
    1206:	80 81       	ld	r24, Z
    1208:	28 2f       	mov	r18, r24
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	8b 81       	ldd	r24, Y+3	; 0x03
    120e:	88 2f       	mov	r24, r24
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	a9 01       	movw	r20, r18
    1214:	02 c0       	rjmp	.+4      	; 0x121a <MDIO_U8GetPinValue+0xa0>
    1216:	55 95       	asr	r21
    1218:	47 95       	ror	r20
    121a:	8a 95       	dec	r24
    121c:	e2 f7       	brpl	.-8      	; 0x1216 <MDIO_U8GetPinValue+0x9c>
    121e:	ca 01       	movw	r24, r20
    1220:	81 70       	andi	r24, 0x01	; 1
    1222:	89 83       	std	Y+1, r24	; 0x01
    1224:	23 c0       	rjmp	.+70     	; 0x126c <MDIO_U8GetPinValue+0xf2>
				   break;

			case DIO_U8_PORTC:
			       result= GET_BIT(DIO_U8_PINC_REG,copy_u8pinid);
    1226:	e3 e3       	ldi	r30, 0x33	; 51
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	80 81       	ld	r24, Z
    122c:	28 2f       	mov	r18, r24
    122e:	30 e0       	ldi	r19, 0x00	; 0
    1230:	8b 81       	ldd	r24, Y+3	; 0x03
    1232:	88 2f       	mov	r24, r24
    1234:	90 e0       	ldi	r25, 0x00	; 0
    1236:	a9 01       	movw	r20, r18
    1238:	02 c0       	rjmp	.+4      	; 0x123e <MDIO_U8GetPinValue+0xc4>
    123a:	55 95       	asr	r21
    123c:	47 95       	ror	r20
    123e:	8a 95       	dec	r24
    1240:	e2 f7       	brpl	.-8      	; 0x123a <MDIO_U8GetPinValue+0xc0>
    1242:	ca 01       	movw	r24, r20
    1244:	81 70       	andi	r24, 0x01	; 1
    1246:	89 83       	std	Y+1, r24	; 0x01
    1248:	11 c0       	rjmp	.+34     	; 0x126c <MDIO_U8GetPinValue+0xf2>
				   break;
				case DIO_U8_PORTD:
				   result= GET_BIT(DIO_U8_PIND_REG,copy_u8pinid);
    124a:	e0 e3       	ldi	r30, 0x30	; 48
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	80 81       	ld	r24, Z
    1250:	28 2f       	mov	r18, r24
    1252:	30 e0       	ldi	r19, 0x00	; 0
    1254:	8b 81       	ldd	r24, Y+3	; 0x03
    1256:	88 2f       	mov	r24, r24
    1258:	90 e0       	ldi	r25, 0x00	; 0
    125a:	a9 01       	movw	r20, r18
    125c:	02 c0       	rjmp	.+4      	; 0x1262 <MDIO_U8GetPinValue+0xe8>
    125e:	55 95       	asr	r21
    1260:	47 95       	ror	r20
    1262:	8a 95       	dec	r24
    1264:	e2 f7       	brpl	.-8      	; 0x125e <MDIO_U8GetPinValue+0xe4>
    1266:	ca 01       	movw	r24, r20
    1268:	81 70       	andi	r24, 0x01	; 1
    126a:	89 83       	std	Y+1, r24	; 0x01
				   break;
			}
			}
	return result;
    126c:	89 81       	ldd	r24, Y+1	; 0x01
	}
    126e:	0f 90       	pop	r0
    1270:	0f 90       	pop	r0
    1272:	0f 90       	pop	r0
    1274:	0f 90       	pop	r0
    1276:	0f 90       	pop	r0
    1278:	cf 91       	pop	r28
    127a:	df 91       	pop	r29
    127c:	08 95       	ret

0000127e <MDIO_VoidSetPortDirection>:
/*---------------------------------------------------------------------------------------------------------------------------*/
void MDIO_VoidSetPortDirection(u8 copy_u8portid,u8 copy_u8portdirection)
{
    127e:	df 93       	push	r29
    1280:	cf 93       	push	r28
    1282:	00 d0       	rcall	.+0      	; 0x1284 <MDIO_VoidSetPortDirection+0x6>
    1284:	00 d0       	rcall	.+0      	; 0x1286 <MDIO_VoidSetPortDirection+0x8>
    1286:	cd b7       	in	r28, 0x3d	; 61
    1288:	de b7       	in	r29, 0x3e	; 62
    128a:	89 83       	std	Y+1, r24	; 0x01
    128c:	6a 83       	std	Y+2, r22	; 0x02
	if( (copy_u8portid > DIO_U8_PORTD) || (copy_u8portid < DIO_U8_PORTA))
    128e:	89 81       	ldd	r24, Y+1	; 0x01
    1290:	84 30       	cpi	r24, 0x04	; 4
    1292:	90 f5       	brcc	.+100    	; 0x12f8 <MDIO_VoidSetPortDirection+0x7a>
			{

			}
		else
		{
			switch(copy_u8portid)
    1294:	89 81       	ldd	r24, Y+1	; 0x01
    1296:	28 2f       	mov	r18, r24
    1298:	30 e0       	ldi	r19, 0x00	; 0
    129a:	3c 83       	std	Y+4, r19	; 0x04
    129c:	2b 83       	std	Y+3, r18	; 0x03
    129e:	8b 81       	ldd	r24, Y+3	; 0x03
    12a0:	9c 81       	ldd	r25, Y+4	; 0x04
    12a2:	81 30       	cpi	r24, 0x01	; 1
    12a4:	91 05       	cpc	r25, r1
    12a6:	d1 f0       	breq	.+52     	; 0x12dc <MDIO_VoidSetPortDirection+0x5e>
    12a8:	2b 81       	ldd	r18, Y+3	; 0x03
    12aa:	3c 81       	ldd	r19, Y+4	; 0x04
    12ac:	22 30       	cpi	r18, 0x02	; 2
    12ae:	31 05       	cpc	r19, r1
    12b0:	2c f4       	brge	.+10     	; 0x12bc <MDIO_VoidSetPortDirection+0x3e>
    12b2:	8b 81       	ldd	r24, Y+3	; 0x03
    12b4:	9c 81       	ldd	r25, Y+4	; 0x04
    12b6:	00 97       	sbiw	r24, 0x00	; 0
    12b8:	61 f0       	breq	.+24     	; 0x12d2 <MDIO_VoidSetPortDirection+0x54>
    12ba:	1e c0       	rjmp	.+60     	; 0x12f8 <MDIO_VoidSetPortDirection+0x7a>
    12bc:	2b 81       	ldd	r18, Y+3	; 0x03
    12be:	3c 81       	ldd	r19, Y+4	; 0x04
    12c0:	22 30       	cpi	r18, 0x02	; 2
    12c2:	31 05       	cpc	r19, r1
    12c4:	81 f0       	breq	.+32     	; 0x12e6 <MDIO_VoidSetPortDirection+0x68>
    12c6:	8b 81       	ldd	r24, Y+3	; 0x03
    12c8:	9c 81       	ldd	r25, Y+4	; 0x04
    12ca:	83 30       	cpi	r24, 0x03	; 3
    12cc:	91 05       	cpc	r25, r1
    12ce:	81 f0       	breq	.+32     	; 0x12f0 <MDIO_VoidSetPortDirection+0x72>
    12d0:	13 c0       	rjmp	.+38     	; 0x12f8 <MDIO_VoidSetPortDirection+0x7a>
			{
			case DIO_U8_PORTA:
				SET_BYTE(DIO_U8_DDRA_REG,copy_u8portdirection);
    12d2:	ea e3       	ldi	r30, 0x3A	; 58
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	8a 81       	ldd	r24, Y+2	; 0x02
    12d8:	80 83       	st	Z, r24
    12da:	0e c0       	rjmp	.+28     	; 0x12f8 <MDIO_VoidSetPortDirection+0x7a>
				break;
			case DIO_U8_PORTB:
				SET_BYTE(DIO_U8_DDRB_REG,copy_u8portdirection);
    12dc:	e7 e3       	ldi	r30, 0x37	; 55
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	8a 81       	ldd	r24, Y+2	; 0x02
    12e2:	80 83       	st	Z, r24
    12e4:	09 c0       	rjmp	.+18     	; 0x12f8 <MDIO_VoidSetPortDirection+0x7a>
				break;
			case DIO_U8_PORTC:
				SET_BYTE(DIO_U8_DDRC_REG,copy_u8portdirection);
    12e6:	e4 e3       	ldi	r30, 0x34	; 52
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	8a 81       	ldd	r24, Y+2	; 0x02
    12ec:	80 83       	st	Z, r24
    12ee:	04 c0       	rjmp	.+8      	; 0x12f8 <MDIO_VoidSetPortDirection+0x7a>
				break;
			case DIO_U8_PORTD:
				SET_BYTE(DIO_U8_DDRD_REG,copy_u8portdirection);
    12f0:	e1 e3       	ldi	r30, 0x31	; 49
    12f2:	f0 e0       	ldi	r31, 0x00	; 0
    12f4:	8a 81       	ldd	r24, Y+2	; 0x02
    12f6:	80 83       	st	Z, r24
				break;
			}
			}
	}
    12f8:	0f 90       	pop	r0
    12fa:	0f 90       	pop	r0
    12fc:	0f 90       	pop	r0
    12fe:	0f 90       	pop	r0
    1300:	cf 91       	pop	r28
    1302:	df 91       	pop	r29
    1304:	08 95       	ret

00001306 <MDIO_VoidSetPortValue>:
/*---------------------------------------------------------------------------------------------------------------------------*/
void MDIO_VoidSetPortValue(u8 copy_u8portid,u8 copy_u8portValue)
{
    1306:	df 93       	push	r29
    1308:	cf 93       	push	r28
    130a:	00 d0       	rcall	.+0      	; 0x130c <MDIO_VoidSetPortValue+0x6>
    130c:	00 d0       	rcall	.+0      	; 0x130e <MDIO_VoidSetPortValue+0x8>
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
    1312:	89 83       	std	Y+1, r24	; 0x01
    1314:	6a 83       	std	Y+2, r22	; 0x02

		if( (copy_u8portid > DIO_U8_PORTD) || (copy_u8portid < DIO_U8_PORTA) )
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	84 30       	cpi	r24, 0x04	; 4
    131a:	90 f5       	brcc	.+100    	; 0x1380 <MDIO_VoidSetPortValue+0x7a>
				{

				}
			else
			{
				switch(copy_u8portid)
    131c:	89 81       	ldd	r24, Y+1	; 0x01
    131e:	28 2f       	mov	r18, r24
    1320:	30 e0       	ldi	r19, 0x00	; 0
    1322:	3c 83       	std	Y+4, r19	; 0x04
    1324:	2b 83       	std	Y+3, r18	; 0x03
    1326:	8b 81       	ldd	r24, Y+3	; 0x03
    1328:	9c 81       	ldd	r25, Y+4	; 0x04
    132a:	81 30       	cpi	r24, 0x01	; 1
    132c:	91 05       	cpc	r25, r1
    132e:	d1 f0       	breq	.+52     	; 0x1364 <MDIO_VoidSetPortValue+0x5e>
    1330:	2b 81       	ldd	r18, Y+3	; 0x03
    1332:	3c 81       	ldd	r19, Y+4	; 0x04
    1334:	22 30       	cpi	r18, 0x02	; 2
    1336:	31 05       	cpc	r19, r1
    1338:	2c f4       	brge	.+10     	; 0x1344 <MDIO_VoidSetPortValue+0x3e>
    133a:	8b 81       	ldd	r24, Y+3	; 0x03
    133c:	9c 81       	ldd	r25, Y+4	; 0x04
    133e:	00 97       	sbiw	r24, 0x00	; 0
    1340:	61 f0       	breq	.+24     	; 0x135a <MDIO_VoidSetPortValue+0x54>
    1342:	1e c0       	rjmp	.+60     	; 0x1380 <MDIO_VoidSetPortValue+0x7a>
    1344:	2b 81       	ldd	r18, Y+3	; 0x03
    1346:	3c 81       	ldd	r19, Y+4	; 0x04
    1348:	22 30       	cpi	r18, 0x02	; 2
    134a:	31 05       	cpc	r19, r1
    134c:	81 f0       	breq	.+32     	; 0x136e <MDIO_VoidSetPortValue+0x68>
    134e:	8b 81       	ldd	r24, Y+3	; 0x03
    1350:	9c 81       	ldd	r25, Y+4	; 0x04
    1352:	83 30       	cpi	r24, 0x03	; 3
    1354:	91 05       	cpc	r25, r1
    1356:	81 f0       	breq	.+32     	; 0x1378 <MDIO_VoidSetPortValue+0x72>
    1358:	13 c0       	rjmp	.+38     	; 0x1380 <MDIO_VoidSetPortValue+0x7a>
				{
				case DIO_U8_PORTA:
					    SET_BYTE(DIO_U8_PORTA_REG,copy_u8portValue);
    135a:	eb e3       	ldi	r30, 0x3B	; 59
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	8a 81       	ldd	r24, Y+2	; 0x02
    1360:	80 83       	st	Z, r24
    1362:	0e c0       	rjmp	.+28     	; 0x1380 <MDIO_VoidSetPortValue+0x7a>
					   break;

				case DIO_U8_PORTB:
					    SET_BYTE(DIO_U8_PORTB_REG,copy_u8portValue);
    1364:	e8 e3       	ldi	r30, 0x38	; 56
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	8a 81       	ldd	r24, Y+2	; 0x02
    136a:	80 83       	st	Z, r24
    136c:	09 c0       	rjmp	.+18     	; 0x1380 <MDIO_VoidSetPortValue+0x7a>
					   break;

				case DIO_U8_PORTC:
				        SET_BYTE(DIO_U8_PORTC_REG,copy_u8portValue);
    136e:	e5 e3       	ldi	r30, 0x35	; 53
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	8a 81       	ldd	r24, Y+2	; 0x02
    1374:	80 83       	st	Z, r24
    1376:	04 c0       	rjmp	.+8      	; 0x1380 <MDIO_VoidSetPortValue+0x7a>
					   break;
					case DIO_U8_PORTD:
					   SET_BYTE(DIO_U8_PORTD_REG,copy_u8portValue);
    1378:	e2 e3       	ldi	r30, 0x32	; 50
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	8a 81       	ldd	r24, Y+2	; 0x02
    137e:	80 83       	st	Z, r24
					   break;
				}
				}

	}
    1380:	0f 90       	pop	r0
    1382:	0f 90       	pop	r0
    1384:	0f 90       	pop	r0
    1386:	0f 90       	pop	r0
    1388:	cf 91       	pop	r28
    138a:	df 91       	pop	r29
    138c:	08 95       	ret

0000138e <MGI_u8_voidInit>:
#include "../Include/MCAL/GLOBAL_INTERRUPT/GI_Interface.h"
#include "../Include/MCAL/GLOBAL_INTERRUPT/GI_Private.h"
#include "../Include/MCAL/GLOBAL_INTERRUPT/GI_Cfg.h"

void MGI_u8_voidInit(void)
{
    138e:	df 93       	push	r29
    1390:	cf 93       	push	r28
    1392:	cd b7       	in	r28, 0x3d	; 61
    1394:	de b7       	in	r29, 0x3e	; 62
#if MGI_u8_INITIAL_ENABLE == MGI_u8_ENABLE
	SET_BIT(GI,MGI_u8_INTERRUPT_ENABLE_BIT);
#else
	CLR_BIT(GI,MGI_u8_INTERRUPT_ENABLE_BIT);
    1396:	af e5       	ldi	r26, 0x5F	; 95
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	ef e5       	ldi	r30, 0x5F	; 95
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	8f 77       	andi	r24, 0x7F	; 127
    13a2:	8c 93       	st	X, r24
#endif
}
    13a4:	cf 91       	pop	r28
    13a6:	df 91       	pop	r29
    13a8:	08 95       	ret

000013aa <MGI_voidEnable>:

void MGI_voidEnable(void)
{
    13aa:	df 93       	push	r29
    13ac:	cf 93       	push	r28
    13ae:	cd b7       	in	r28, 0x3d	; 61
    13b0:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GI,MGI_u8_INTERRUPT_ENABLE_BIT);
    13b2:	af e5       	ldi	r26, 0x5F	; 95
    13b4:	b0 e0       	ldi	r27, 0x00	; 0
    13b6:	ef e5       	ldi	r30, 0x5F	; 95
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	80 81       	ld	r24, Z
    13bc:	80 68       	ori	r24, 0x80	; 128
    13be:	8c 93       	st	X, r24
}
    13c0:	cf 91       	pop	r28
    13c2:	df 91       	pop	r29
    13c4:	08 95       	ret

000013c6 <MGI_voidDisable>:

void MGI_voidDisable(void)
{
    13c6:	df 93       	push	r29
    13c8:	cf 93       	push	r28
    13ca:	cd b7       	in	r28, 0x3d	; 61
    13cc:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GI,MGI_u8_INTERRUPT_ENABLE_BIT);
    13ce:	af e5       	ldi	r26, 0x5F	; 95
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	ef e5       	ldi	r30, 0x5F	; 95
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	8f 77       	andi	r24, 0x7F	; 127
    13da:	8c 93       	st	X, r24
}
    13dc:	cf 91       	pop	r28
    13de:	df 91       	pop	r29
    13e0:	08 95       	ret

000013e2 <SERVO_voidSetAngel>:
#include "../Include/MCAL/TIMER1/TIMER1_Private.h"
#include "../Include/MCAL/TIMER1/TIMER1_Interface.h"
#include "../Include/MCAL/TIMER1/TIMER1_Cfg.h"

void SERVO_voidSetAngel(s8 local_s8_angel)
{
    13e2:	ef 92       	push	r14
    13e4:	ff 92       	push	r15
    13e6:	0f 93       	push	r16
    13e8:	1f 93       	push	r17
    13ea:	df 93       	push	r29
    13ec:	cf 93       	push	r28
    13ee:	00 d0       	rcall	.+0      	; 0x13f0 <SERVO_voidSetAngel+0xe>
    13f0:	0f 92       	push	r0
    13f2:	cd b7       	in	r28, 0x3d	; 61
    13f4:	de b7       	in	r29, 0x3e	; 62
    13f6:	8b 83       	std	Y+3, r24	; 0x03
	u16 RegValue=1500;
    13f8:	8c ed       	ldi	r24, 0xDC	; 220
    13fa:	95 e0       	ldi	r25, 0x05	; 5
    13fc:	9a 83       	std	Y+2, r25	; 0x02
    13fe:	89 83       	std	Y+1, r24	; 0x01
	if( local_s8_angel>=-90 && local_s8_angel<=90 )
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	86 3a       	cpi	r24, 0xA6	; 166
    1404:	0c f4       	brge	.+2      	; 0x1408 <SERVO_voidSetAngel+0x26>
    1406:	6e c0       	rjmp	.+220    	; 0x14e4 <SERVO_voidSetAngel+0x102>
    1408:	8b 81       	ldd	r24, Y+3	; 0x03
    140a:	8b 35       	cpi	r24, 0x5B	; 91
    140c:	0c f0       	brlt	.+2      	; 0x1410 <SERVO_voidSetAngel+0x2e>
    140e:	6a c0       	rjmp	.+212    	; 0x14e4 <SERVO_voidSetAngel+0x102>
	{
		if(local_s8_angel>0)
    1410:	8b 81       	ldd	r24, Y+3	; 0x03
    1412:	18 16       	cp	r1, r24
    1414:	94 f5       	brge	.+100    	; 0x147a <SERVO_voidSetAngel+0x98>
		{
			RegValue+=((1000.0/180.0)*local_s8_angel);
    1416:	89 81       	ldd	r24, Y+1	; 0x01
    1418:	9a 81       	ldd	r25, Y+2	; 0x02
    141a:	cc 01       	movw	r24, r24
    141c:	a0 e0       	ldi	r26, 0x00	; 0
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	bc 01       	movw	r22, r24
    1422:	cd 01       	movw	r24, r26
    1424:	0e 94 f3 03 	call	0x7e6	; 0x7e6 <__floatunsisf>
    1428:	7b 01       	movw	r14, r22
    142a:	8c 01       	movw	r16, r24
    142c:	8b 81       	ldd	r24, Y+3	; 0x03
    142e:	99 27       	eor	r25, r25
    1430:	87 fd       	sbrc	r24, 7
    1432:	90 95       	com	r25
    1434:	a9 2f       	mov	r26, r25
    1436:	b9 2f       	mov	r27, r25
    1438:	bc 01       	movw	r22, r24
    143a:	cd 01       	movw	r24, r26
    143c:	0e 94 41 03 	call	0x682	; 0x682 <__floatsisf>
    1440:	dc 01       	movw	r26, r24
    1442:	cb 01       	movw	r24, r22
    1444:	bc 01       	movw	r22, r24
    1446:	cd 01       	movw	r24, r26
    1448:	2c e1       	ldi	r18, 0x1C	; 28
    144a:	37 ec       	ldi	r19, 0xC7	; 199
    144c:	41 eb       	ldi	r20, 0xB1	; 177
    144e:	50 e4       	ldi	r21, 0x40	; 64
    1450:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1454:	dc 01       	movw	r26, r24
    1456:	cb 01       	movw	r24, r22
    1458:	9c 01       	movw	r18, r24
    145a:	ad 01       	movw	r20, r26
    145c:	c8 01       	movw	r24, r16
    145e:	b7 01       	movw	r22, r14
    1460:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <__addsf3>
    1464:	dc 01       	movw	r26, r24
    1466:	cb 01       	movw	r24, r22
    1468:	bc 01       	movw	r22, r24
    146a:	cd 01       	movw	r24, r26
    146c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1470:	dc 01       	movw	r26, r24
    1472:	cb 01       	movw	r24, r22
    1474:	9a 83       	std	Y+2, r25	; 0x02
    1476:	89 83       	std	Y+1, r24	; 0x01
    1478:	2f c0       	rjmp	.+94     	; 0x14d8 <SERVO_voidSetAngel+0xf6>
		}
		else if(local_s8_angel<0)
    147a:	8b 81       	ldd	r24, Y+3	; 0x03
    147c:	88 23       	and	r24, r24
    147e:	64 f5       	brge	.+88     	; 0x14d8 <SERVO_voidSetAngel+0xf6>
		{
			RegValue=1000+((1000.0/180.0)*(90+local_s8_angel));
    1480:	8b 81       	ldd	r24, Y+3	; 0x03
    1482:	99 27       	eor	r25, r25
    1484:	87 fd       	sbrc	r24, 7
    1486:	90 95       	com	r25
    1488:	86 5a       	subi	r24, 0xA6	; 166
    148a:	9f 4f       	sbci	r25, 0xFF	; 255
    148c:	aa 27       	eor	r26, r26
    148e:	97 fd       	sbrc	r25, 7
    1490:	a0 95       	com	r26
    1492:	ba 2f       	mov	r27, r26
    1494:	bc 01       	movw	r22, r24
    1496:	cd 01       	movw	r24, r26
    1498:	0e 94 41 03 	call	0x682	; 0x682 <__floatsisf>
    149c:	dc 01       	movw	r26, r24
    149e:	cb 01       	movw	r24, r22
    14a0:	bc 01       	movw	r22, r24
    14a2:	cd 01       	movw	r24, r26
    14a4:	2c e1       	ldi	r18, 0x1C	; 28
    14a6:	37 ec       	ldi	r19, 0xC7	; 199
    14a8:	41 eb       	ldi	r20, 0xB1	; 177
    14aa:	50 e4       	ldi	r21, 0x40	; 64
    14ac:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14b0:	dc 01       	movw	r26, r24
    14b2:	cb 01       	movw	r24, r22
    14b4:	bc 01       	movw	r22, r24
    14b6:	cd 01       	movw	r24, r26
    14b8:	20 e0       	ldi	r18, 0x00	; 0
    14ba:	30 e0       	ldi	r19, 0x00	; 0
    14bc:	4a e7       	ldi	r20, 0x7A	; 122
    14be:	54 e4       	ldi	r21, 0x44	; 68
    14c0:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <__addsf3>
    14c4:	dc 01       	movw	r26, r24
    14c6:	cb 01       	movw	r24, r22
    14c8:	bc 01       	movw	r22, r24
    14ca:	cd 01       	movw	r24, r26
    14cc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    14d0:	dc 01       	movw	r26, r24
    14d2:	cb 01       	movw	r24, r22
    14d4:	9a 83       	std	Y+2, r25	; 0x02
    14d6:	89 83       	std	Y+1, r24	; 0x01
		}
		else
		{

		}
		TIMER1_u8_OCR1A_REG=RegValue;
    14d8:	ea e4       	ldi	r30, 0x4A	; 74
    14da:	f0 e0       	ldi	r31, 0x00	; 0
    14dc:	89 81       	ldd	r24, Y+1	; 0x01
    14de:	9a 81       	ldd	r25, Y+2	; 0x02
    14e0:	91 83       	std	Z+1, r25	; 0x01
    14e2:	80 83       	st	Z, r24
	}
}
    14e4:	0f 90       	pop	r0
    14e6:	0f 90       	pop	r0
    14e8:	0f 90       	pop	r0
    14ea:	cf 91       	pop	r28
    14ec:	df 91       	pop	r29
    14ee:	1f 91       	pop	r17
    14f0:	0f 91       	pop	r16
    14f2:	ff 90       	pop	r15
    14f4:	ef 90       	pop	r14
    14f6:	08 95       	ret

000014f8 <MTIMERS_voidTimer1Init>:
#include "../Include/MCAL/TIMER1/TIMER1_Cfg.h"

/*-------------------------------------------------------------*/

void MTIMERS_voidTimer1Init(void)
{
    14f8:	df 93       	push	r29
    14fa:	cf 93       	push	r28
    14fc:	cd b7       	in	r28, 0x3d	; 61
    14fe:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMER1_u8_TCCR1A_REG,TCCR1A_u8_COM1A1_PIN7);
    1500:	af e4       	ldi	r26, 0x4F	; 79
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	ef e4       	ldi	r30, 0x4F	; 79
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	80 81       	ld	r24, Z
    150a:	80 68       	ori	r24, 0x80	; 128
    150c:	8c 93       	st	X, r24
	CLR_BIT(TIMER1_u8_TCCR1A_REG,TCCR1A_u8_COM1A0_PIN6);
    150e:	af e4       	ldi	r26, 0x4F	; 79
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	ef e4       	ldi	r30, 0x4F	; 79
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	80 81       	ld	r24, Z
    1518:	8f 7b       	andi	r24, 0xBF	; 191
    151a:	8c 93       	st	X, r24

	CLR_BIT(TIMER1_u8_TCCR1A_REG,TCCR1A_u8_WGM10_PIN0);
    151c:	af e4       	ldi	r26, 0x4F	; 79
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	ef e4       	ldi	r30, 0x4F	; 79
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	8e 7f       	andi	r24, 0xFE	; 254
    1528:	8c 93       	st	X, r24
	SET_BIT(TIMER1_u8_TCCR1A_REG,TCCR1A_u8_WGM11_PIN1);
    152a:	af e4       	ldi	r26, 0x4F	; 79
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	ef e4       	ldi	r30, 0x4F	; 79
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	82 60       	ori	r24, 0x02	; 2
    1536:	8c 93       	st	X, r24
	
	SET_BIT(TIMER1_u8_TCCR1B_REG,TCCR1B_u8_WGM12_PIN3);
    1538:	ae e4       	ldi	r26, 0x4E	; 78
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	ee e4       	ldi	r30, 0x4E	; 78
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	88 60       	ori	r24, 0x08	; 8
    1544:	8c 93       	st	X, r24
	SET_BIT(TIMER1_u8_TCCR1B_REG,TCCR1B_u8_WGM13_PIN4);
    1546:	ae e4       	ldi	r26, 0x4E	; 78
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	ee e4       	ldi	r30, 0x4E	; 78
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	80 81       	ld	r24, Z
    1550:	80 61       	ori	r24, 0x10	; 16
    1552:	8c 93       	st	X, r24

	TIMER1_u8_OCR1A_REG=1500;
    1554:	ea e4       	ldi	r30, 0x4A	; 74
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	8c ed       	ldi	r24, 0xDC	; 220
    155a:	95 e0       	ldi	r25, 0x05	; 5
    155c:	91 83       	std	Z+1, r25	; 0x01
    155e:	80 83       	st	Z, r24
	TIMER1_u8_ICR1_REG=19999;
    1560:	e6 e4       	ldi	r30, 0x46	; 70
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	8f e1       	ldi	r24, 0x1F	; 31
    1566:	9e e4       	ldi	r25, 0x4E	; 78
    1568:	91 83       	std	Z+1, r25	; 0x01
    156a:	80 83       	st	Z, r24

	CLR_BIT(TIMER1_u8_TCCR1B_REG,TCCR1B_u8_CS10_PIN0);
    156c:	ae e4       	ldi	r26, 0x4E	; 78
    156e:	b0 e0       	ldi	r27, 0x00	; 0
    1570:	ee e4       	ldi	r30, 0x4E	; 78
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	8e 7f       	andi	r24, 0xFE	; 254
    1578:	8c 93       	st	X, r24
    SET_BIT(TIMER1_u8_TCCR1B_REG,TCCR1B_u8_CS11_PIN1);
    157a:	ae e4       	ldi	r26, 0x4E	; 78
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	ee e4       	ldi	r30, 0x4E	; 78
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	82 60       	ori	r24, 0x02	; 2
    1586:	8c 93       	st	X, r24
	CLR_BIT(TIMER1_u8_TCCR1B_REG,TCCR1B_u8_CS12_PIN2);
    1588:	ae e4       	ldi	r26, 0x4E	; 78
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	ee e4       	ldi	r30, 0x4E	; 78
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	8b 7f       	andi	r24, 0xFB	; 251
    1594:	8c 93       	st	X, r24
}
    1596:	cf 91       	pop	r28
    1598:	df 91       	pop	r29
    159a:	08 95       	ret

0000159c <main>:
#include "../Include/MCAL/DIO/DIO_Interface.h"
#include "../Include/MCAL/GLOBAL_INTERRUPT/GI_Interface.h"
#include "../Include/HAL/SERVO_MOTOR/SERVO_Interface.h"

int main(void)
{
    159c:	df 93       	push	r29
    159e:	cf 93       	push	r28
    15a0:	cd b7       	in	r28, 0x3d	; 61
    15a2:	de b7       	in	r29, 0x3e	; 62
    15a4:	ff cf       	rjmp	.-2      	; 0x15a4 <main+0x8>

000015a6 <__prologue_saves__>:
    15a6:	2f 92       	push	r2
    15a8:	3f 92       	push	r3
    15aa:	4f 92       	push	r4
    15ac:	5f 92       	push	r5
    15ae:	6f 92       	push	r6
    15b0:	7f 92       	push	r7
    15b2:	8f 92       	push	r8
    15b4:	9f 92       	push	r9
    15b6:	af 92       	push	r10
    15b8:	bf 92       	push	r11
    15ba:	cf 92       	push	r12
    15bc:	df 92       	push	r13
    15be:	ef 92       	push	r14
    15c0:	ff 92       	push	r15
    15c2:	0f 93       	push	r16
    15c4:	1f 93       	push	r17
    15c6:	cf 93       	push	r28
    15c8:	df 93       	push	r29
    15ca:	cd b7       	in	r28, 0x3d	; 61
    15cc:	de b7       	in	r29, 0x3e	; 62
    15ce:	ca 1b       	sub	r28, r26
    15d0:	db 0b       	sbc	r29, r27
    15d2:	0f b6       	in	r0, 0x3f	; 63
    15d4:	f8 94       	cli
    15d6:	de bf       	out	0x3e, r29	; 62
    15d8:	0f be       	out	0x3f, r0	; 63
    15da:	cd bf       	out	0x3d, r28	; 61
    15dc:	09 94       	ijmp

000015de <__epilogue_restores__>:
    15de:	2a 88       	ldd	r2, Y+18	; 0x12
    15e0:	39 88       	ldd	r3, Y+17	; 0x11
    15e2:	48 88       	ldd	r4, Y+16	; 0x10
    15e4:	5f 84       	ldd	r5, Y+15	; 0x0f
    15e6:	6e 84       	ldd	r6, Y+14	; 0x0e
    15e8:	7d 84       	ldd	r7, Y+13	; 0x0d
    15ea:	8c 84       	ldd	r8, Y+12	; 0x0c
    15ec:	9b 84       	ldd	r9, Y+11	; 0x0b
    15ee:	aa 84       	ldd	r10, Y+10	; 0x0a
    15f0:	b9 84       	ldd	r11, Y+9	; 0x09
    15f2:	c8 84       	ldd	r12, Y+8	; 0x08
    15f4:	df 80       	ldd	r13, Y+7	; 0x07
    15f6:	ee 80       	ldd	r14, Y+6	; 0x06
    15f8:	fd 80       	ldd	r15, Y+5	; 0x05
    15fa:	0c 81       	ldd	r16, Y+4	; 0x04
    15fc:	1b 81       	ldd	r17, Y+3	; 0x03
    15fe:	aa 81       	ldd	r26, Y+2	; 0x02
    1600:	b9 81       	ldd	r27, Y+1	; 0x01
    1602:	ce 0f       	add	r28, r30
    1604:	d1 1d       	adc	r29, r1
    1606:	0f b6       	in	r0, 0x3f	; 63
    1608:	f8 94       	cli
    160a:	de bf       	out	0x3e, r29	; 62
    160c:	0f be       	out	0x3f, r0	; 63
    160e:	cd bf       	out	0x3d, r28	; 61
    1610:	ed 01       	movw	r28, r26
    1612:	08 95       	ret

00001614 <_exit>:
    1614:	f8 94       	cli

00001616 <__stop_program>:
    1616:	ff cf       	rjmp	.-2      	; 0x1616 <__stop_program>
