# do Logic_Unit.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:42:21 on Sep 12,2015
# vlog -work work Logic_Unit.vo 
# -- Compiling module Logic_Unit
# 
# Top level modules:
# 	Logic_Unit
# End time: 22:42:21 on Sep 12,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:42:21 on Sep 12,2015
# vlog -work work logic_unit.vwf.vt 
# -- Compiling module Logic_Unit_vlg_sample_tst
# -- Compiling module Logic_Unit_vlg_check_tst
# -- Compiling module Logic_Unit_vlg_vec_tst
# 
# Top level modules:
# 	Logic_Unit_vlg_vec_tst
# End time: 22:42:21 on Sep 12,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "Logic_Unit.do" 
# Start time: 22:42:21 on Sep 12,2015
# Loading work.Logic_Unit_vlg_vec_tst
# Loading work.Logic_Unit
# Loading work.Logic_Unit_vlg_sample_tst
# Loading work.Logic_Unit_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : logic_unit.vwf.vt(206)
#    Time: 1 us  Iteration: 0  Instance: /Logic_Unit_vlg_vec_tst/tb_out
# End time: 22:42:22 on Sep 12,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
