Parameterized three-input NAND gate implementation