digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1007931" [label="(Call,gen_op_jz_ecx(s->aflag, l3))"];
"1007924" [label="(Call,gen_op_add_reg_im(s->aflag, R_ECX, -1))"];
"1001012" [label="(Call,s->aflag = aflag)"];
"1000999" [label="(Call,aflag = MO_32)"];
"1001004" [label="(Call,aflag = MO_16)"];
"1000959" [label="(Call,aflag = (prefixes & PREFIX_ADR ? MO_32 : MO_64))"];
"1007929" [label="(Call,-1)"];
"1007913" [label="(Call,l3 = gen_new_label())"];
"1007969" [label="(Call,gen_set_label(l3))"];
"1003826" [label="(Call,insn_get(env, s, s->aflag))"];
"1007917" [label="(Identifier,b)"];
"1010247" [label="(Call,s->aflag == MO_16)"];
"1010415" [label="(Call,s->aflag == MO_16)"];
"1001006" [label="(Identifier,MO_16)"];
"1000961" [label="(Call,prefixes & PREFIX_ADR ? MO_32 : MO_64)"];
"1007930" [label="(Literal,1)"];
"1000960" [label="(Identifier,aflag)"];
"1007929" [label="(Call,-1)"];
"1010113" [label="(Call,s->aflag == MO_16)"];
"1007931" [label="(Call,gen_op_jz_ecx(s->aflag, l3))"];
"1000998" [label="(Block,)"];
"1001003" [label="(Block,)"];
"1007925" [label="(Call,s->aflag)"];
"1010702" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1008886" [label="(Call,s->aflag - 1)"];
"1008582" [label="(Call,gen_extu(s->aflag, cpu_A0))"];
"1001009" [label="(Identifier,s)"];
"1001004" [label="(Call,aflag = MO_16)"];
"1000945" [label="(Block,)"];
"1010667" [label="(Call,s->aflag == MO_16)"];
"1007969" [label="(Call,gen_set_label(l3))"];
"1007047" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1007875" [label="(Block,)"];
"1007928" [label="(Identifier,R_ECX)"];
"1007913" [label="(Call,l3 = gen_new_label())"];
"1007915" [label="(Call,gen_new_label())"];
"1007970" [label="(Identifier,l3)"];
"1007972" [label="(Identifier,next_eip)"];
"1010510" [label="(Call,s->aflag == MO_16)"];
"1001005" [label="(Identifier,aflag)"];
"1010048" [label="(Call,s->aflag == MO_16)"];
"1001001" [label="(Identifier,MO_32)"];
"1003778" [label="(Call,gen_lea_v_seg(s, s->aflag, ea, -1, -1))"];
"1007932" [label="(Call,s->aflag)"];
"1007963" [label="(Call,gen_op_jz_ecx(s->aflag, l1))"];
"1000567" [label="(Block,)"];
"1010078" [label="(Call,s->aflag == MO_16)"];
"1003881" [label="(Call,gen_extu(s->aflag, cpu_A0))"];
"1000999" [label="(Call,aflag = MO_32)"];
"1007924" [label="(Call,gen_op_add_reg_im(s->aflag, R_ECX, -1))"];
"1009016" [label="(Call,s->aflag - 1)"];
"1000959" [label="(Call,aflag = (prefixes & PREFIX_ADR ? MO_32 : MO_64))"];
"1001016" [label="(Identifier,aflag)"];
"1001000" [label="(Identifier,aflag)"];
"1001019" [label="(Identifier,s)"];
"1007933" [label="(Identifier,s)"];
"1009188" [label="(Call,s->aflag - 1)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1001012" [label="(Call,s->aflag = aflag)"];
"1007914" [label="(Identifier,l3)"];
"1008968" [label="(Call,s->aflag - 1)"];
"1007935" [label="(Identifier,l3)"];
"1010536" [label="(Call,s->aflag == MO_16)"];
"1010282" [label="(Call,gen_lea_v_seg(s, s->aflag, cpu_A0, a.def_seg, s->override))"];
"1007937" [label="(Identifier,s)"];
"1007948" [label="(Call,gen_op_add_reg_im(s->aflag, R_ECX, -1))"];
"1007921" [label="(Block,)"];
"1001013" [label="(Call,s->aflag)"];
"1007931" -> "1007921"  [label="AST: "];
"1007931" -> "1007935"  [label="CFG: "];
"1007932" -> "1007931"  [label="AST: "];
"1007935" -> "1007931"  [label="AST: "];
"1007937" -> "1007931"  [label="CFG: "];
"1007931" -> "1011840"  [label="DDG: gen_op_jz_ecx(s->aflag, l3)"];
"1007931" -> "1011840"  [label="DDG: s->aflag"];
"1007931" -> "1011840"  [label="DDG: l3"];
"1007924" -> "1007931"  [label="DDG: s->aflag"];
"1007913" -> "1007931"  [label="DDG: l3"];
"1007931" -> "1007969"  [label="DDG: l3"];
"1007924" -> "1007921"  [label="AST: "];
"1007924" -> "1007929"  [label="CFG: "];
"1007925" -> "1007924"  [label="AST: "];
"1007928" -> "1007924"  [label="AST: "];
"1007929" -> "1007924"  [label="AST: "];
"1007933" -> "1007924"  [label="CFG: "];
"1007924" -> "1011840"  [label="DDG: -1"];
"1007924" -> "1011840"  [label="DDG: R_ECX"];
"1007924" -> "1011840"  [label="DDG: gen_op_add_reg_im(s->aflag, R_ECX, -1)"];
"1001012" -> "1007924"  [label="DDG: s->aflag"];
"1007929" -> "1007924"  [label="DDG: 1"];
"1001012" -> "1000567"  [label="AST: "];
"1001012" -> "1001016"  [label="CFG: "];
"1001013" -> "1001012"  [label="AST: "];
"1001016" -> "1001012"  [label="AST: "];
"1001019" -> "1001012"  [label="CFG: "];
"1001012" -> "1011840"  [label="DDG: aflag"];
"1001012" -> "1011840"  [label="DDG: s->aflag"];
"1000999" -> "1001012"  [label="DDG: aflag"];
"1001004" -> "1001012"  [label="DDG: aflag"];
"1000959" -> "1001012"  [label="DDG: aflag"];
"1001012" -> "1003778"  [label="DDG: s->aflag"];
"1001012" -> "1003826"  [label="DDG: s->aflag"];
"1001012" -> "1003881"  [label="DDG: s->aflag"];
"1001012" -> "1007047"  [label="DDG: s->aflag"];
"1001012" -> "1007948"  [label="DDG: s->aflag"];
"1001012" -> "1007963"  [label="DDG: s->aflag"];
"1001012" -> "1008582"  [label="DDG: s->aflag"];
"1001012" -> "1008886"  [label="DDG: s->aflag"];
"1001012" -> "1008968"  [label="DDG: s->aflag"];
"1001012" -> "1009016"  [label="DDG: s->aflag"];
"1001012" -> "1009188"  [label="DDG: s->aflag"];
"1001012" -> "1010048"  [label="DDG: s->aflag"];
"1001012" -> "1010078"  [label="DDG: s->aflag"];
"1001012" -> "1010113"  [label="DDG: s->aflag"];
"1001012" -> "1010247"  [label="DDG: s->aflag"];
"1001012" -> "1010282"  [label="DDG: s->aflag"];
"1001012" -> "1010415"  [label="DDG: s->aflag"];
"1001012" -> "1010510"  [label="DDG: s->aflag"];
"1001012" -> "1010536"  [label="DDG: s->aflag"];
"1001012" -> "1010667"  [label="DDG: s->aflag"];
"1001012" -> "1010702"  [label="DDG: s->aflag"];
"1000999" -> "1000998"  [label="AST: "];
"1000999" -> "1001001"  [label="CFG: "];
"1001000" -> "1000999"  [label="AST: "];
"1001001" -> "1000999"  [label="AST: "];
"1001009" -> "1000999"  [label="CFG: "];
"1000999" -> "1011840"  [label="DDG: MO_32"];
"1001004" -> "1001003"  [label="AST: "];
"1001004" -> "1001006"  [label="CFG: "];
"1001005" -> "1001004"  [label="AST: "];
"1001006" -> "1001004"  [label="AST: "];
"1001009" -> "1001004"  [label="CFG: "];
"1001004" -> "1011840"  [label="DDG: MO_16"];
"1000959" -> "1000945"  [label="AST: "];
"1000959" -> "1000961"  [label="CFG: "];
"1000960" -> "1000959"  [label="AST: "];
"1000961" -> "1000959"  [label="AST: "];
"1001009" -> "1000959"  [label="CFG: "];
"1000959" -> "1011840"  [label="DDG: prefixes & PREFIX_ADR ? MO_32 : MO_64"];
"1007929" -> "1007930"  [label="CFG: "];
"1007930" -> "1007929"  [label="AST: "];
"1007913" -> "1007875"  [label="AST: "];
"1007913" -> "1007915"  [label="CFG: "];
"1007914" -> "1007913"  [label="AST: "];
"1007915" -> "1007913"  [label="AST: "];
"1007917" -> "1007913"  [label="CFG: "];
"1007913" -> "1011840"  [label="DDG: gen_new_label()"];
"1007913" -> "1011840"  [label="DDG: l3"];
"1007913" -> "1007969"  [label="DDG: l3"];
"1007969" -> "1007875"  [label="AST: "];
"1007969" -> "1007970"  [label="CFG: "];
"1007970" -> "1007969"  [label="AST: "];
"1007972" -> "1007969"  [label="CFG: "];
"1007969" -> "1011840"  [label="DDG: l3"];
"1007969" -> "1011840"  [label="DDG: gen_set_label(l3)"];
}
