
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011860  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08011b00  08011b00  00012b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011f3c  08011f3c  00012f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011f44  08011f44  00012f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011f48  08011f48  00012f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000184  24000000  08011f4c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000ea58  24000184  080120d0  00013184  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400ebdc  080120d0  00013bdc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00013184  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025782  00000000  00000000  000131b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000053b9  00000000  00000000  00038934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001910  00000000  00000000  0003dcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000133a  00000000  00000000  0003f600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c11c  00000000  00000000  0004093a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002810f  00000000  00000000  0007ca56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00160744  00000000  00000000  000a4b65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002052a9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006bd4  00000000  00000000  002052ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  0020bec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000184 	.word	0x24000184
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011ae8 	.word	0x08011ae8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000188 	.word	0x24000188
 80002dc:	08011ae8 	.word	0x08011ae8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f006 fa92 	bl	8006bf0 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f00f fda1 	bl	801025c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	08011ef8 	.word	0x08011ef8
 800072c:	240000c0 	.word	0x240000c0
 8000730:	240000bc 	.word	0x240000bc

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	240000bc 	.word	0x240000bc
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	240001a0 	.word	0x240001a0

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	240001a0 	.word	0x240001a0

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000a64:	f3bf 8f5f 	dmb	sy
}
 8000a68:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000a6a:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <HAL_MPU_Disable+0x28>)
 8000a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a6e:	4a06      	ldr	r2, [pc, #24]	@ (8000a88 <HAL_MPU_Disable+0x28>)
 8000a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000a74:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000a76:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_MPU_Disable+0x2c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	605a      	str	r2, [r3, #4]
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00
 8000a8c:	e000ed90 	.word	0xe000ed90

08000a90 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000a98:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac8 <HAL_MPU_Enable+0x38>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <HAL_MPU_Enable+0x3c>)
 8000aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aa6:	4a09      	ldr	r2, [pc, #36]	@ (8000acc <HAL_MPU_Enable+0x3c>)
 8000aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000aac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000aae:	f3bf 8f4f 	dsb	sy
}
 8000ab2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ab4:	f3bf 8f6f 	isb	sy
}
 8000ab8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000aba:	bf00      	nop
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed90 	.word	0xe000ed90
 8000acc:	e000ed00 	.word	0xe000ed00

08000ad0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	785a      	ldrb	r2, [r3, #1]
 8000adc:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ade:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000ae6:	f023 0301 	bic.w	r3, r3, #1
 8000aea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000aec:	4a17      	ldr	r2, [pc, #92]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	7b1b      	ldrb	r3, [r3, #12]
 8000af8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	7adb      	ldrb	r3, [r3, #11]
 8000afe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7a9b      	ldrb	r3, [r3, #10]
 8000b06:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000b08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	7b5b      	ldrb	r3, [r3, #13]
 8000b0e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000b10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	7b9b      	ldrb	r3, [r3, #14]
 8000b16:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000b18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7bdb      	ldrb	r3, [r3, #15]
 8000b1e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000b20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	7a5b      	ldrb	r3, [r3, #9]
 8000b26:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000b28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	7a1b      	ldrb	r3, [r3, #8]
 8000b2e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000b30:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	7812      	ldrb	r2, [r2, #0]
 8000b36:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b38:	4a04      	ldr	r2, [pc, #16]	@ (8000b4c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000b3a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b3c:	6113      	str	r3, [r2, #16]
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000ed90 	.word	0xe000ed90

08000b50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b086      	sub	sp, #24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000b58:	f7ff fe36 	bl	80007c8 <HAL_GetTick>
 8000b5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d101      	bne.n	8000b68 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e316      	b.n	8001196 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a66      	ldr	r2, [pc, #408]	@ (8000d08 <HAL_DMA_Init+0x1b8>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d04a      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a65      	ldr	r2, [pc, #404]	@ (8000d0c <HAL_DMA_Init+0x1bc>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d045      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a63      	ldr	r2, [pc, #396]	@ (8000d10 <HAL_DMA_Init+0x1c0>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d040      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a62      	ldr	r2, [pc, #392]	@ (8000d14 <HAL_DMA_Init+0x1c4>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d03b      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a60      	ldr	r2, [pc, #384]	@ (8000d18 <HAL_DMA_Init+0x1c8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d036      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8000d1c <HAL_DMA_Init+0x1cc>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d031      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8000d20 <HAL_DMA_Init+0x1d0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d02c      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8000d24 <HAL_DMA_Init+0x1d4>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d027      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8000d28 <HAL_DMA_Init+0x1d8>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d022      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a59      	ldr	r2, [pc, #356]	@ (8000d2c <HAL_DMA_Init+0x1dc>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d01d      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a57      	ldr	r2, [pc, #348]	@ (8000d30 <HAL_DMA_Init+0x1e0>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d018      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a56      	ldr	r2, [pc, #344]	@ (8000d34 <HAL_DMA_Init+0x1e4>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d013      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a54      	ldr	r2, [pc, #336]	@ (8000d38 <HAL_DMA_Init+0x1e8>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d00e      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a53      	ldr	r2, [pc, #332]	@ (8000d3c <HAL_DMA_Init+0x1ec>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d009      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a51      	ldr	r2, [pc, #324]	@ (8000d40 <HAL_DMA_Init+0x1f0>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d004      	beq.n	8000c08 <HAL_DMA_Init+0xb8>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a50      	ldr	r2, [pc, #320]	@ (8000d44 <HAL_DMA_Init+0x1f4>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d101      	bne.n	8000c0c <HAL_DMA_Init+0xbc>
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e000      	b.n	8000c0e <HAL_DMA_Init+0xbe>
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	f000 813b 	beq.w	8000e8a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2202      	movs	r2, #2
 8000c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a37      	ldr	r2, [pc, #220]	@ (8000d08 <HAL_DMA_Init+0x1b8>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d04a      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a36      	ldr	r2, [pc, #216]	@ (8000d0c <HAL_DMA_Init+0x1bc>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d045      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a34      	ldr	r2, [pc, #208]	@ (8000d10 <HAL_DMA_Init+0x1c0>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d040      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a33      	ldr	r2, [pc, #204]	@ (8000d14 <HAL_DMA_Init+0x1c4>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d03b      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a31      	ldr	r2, [pc, #196]	@ (8000d18 <HAL_DMA_Init+0x1c8>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d036      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a30      	ldr	r2, [pc, #192]	@ (8000d1c <HAL_DMA_Init+0x1cc>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d031      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a2e      	ldr	r2, [pc, #184]	@ (8000d20 <HAL_DMA_Init+0x1d0>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d02c      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8000d24 <HAL_DMA_Init+0x1d4>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d027      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a2b      	ldr	r2, [pc, #172]	@ (8000d28 <HAL_DMA_Init+0x1d8>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d022      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a2a      	ldr	r2, [pc, #168]	@ (8000d2c <HAL_DMA_Init+0x1dc>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d01d      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a28      	ldr	r2, [pc, #160]	@ (8000d30 <HAL_DMA_Init+0x1e0>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d018      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a27      	ldr	r2, [pc, #156]	@ (8000d34 <HAL_DMA_Init+0x1e4>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d013      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a25      	ldr	r2, [pc, #148]	@ (8000d38 <HAL_DMA_Init+0x1e8>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d00e      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a24      	ldr	r2, [pc, #144]	@ (8000d3c <HAL_DMA_Init+0x1ec>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d009      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a22      	ldr	r2, [pc, #136]	@ (8000d40 <HAL_DMA_Init+0x1f0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d004      	beq.n	8000cc4 <HAL_DMA_Init+0x174>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a21      	ldr	r2, [pc, #132]	@ (8000d44 <HAL_DMA_Init+0x1f4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d108      	bne.n	8000cd6 <HAL_DMA_Init+0x186>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f022 0201 	bic.w	r2, r2, #1
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	e007      	b.n	8000ce6 <HAL_DMA_Init+0x196>
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 0201 	bic.w	r2, r2, #1
 8000ce4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000ce6:	e02f      	b.n	8000d48 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ce8:	f7ff fd6e 	bl	80007c8 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b05      	cmp	r3, #5
 8000cf4:	d928      	bls.n	8000d48 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2203      	movs	r2, #3
 8000d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e246      	b.n	8001196 <HAL_DMA_Init+0x646>
 8000d08:	40020010 	.word	0x40020010
 8000d0c:	40020028 	.word	0x40020028
 8000d10:	40020040 	.word	0x40020040
 8000d14:	40020058 	.word	0x40020058
 8000d18:	40020070 	.word	0x40020070
 8000d1c:	40020088 	.word	0x40020088
 8000d20:	400200a0 	.word	0x400200a0
 8000d24:	400200b8 	.word	0x400200b8
 8000d28:	40020410 	.word	0x40020410
 8000d2c:	40020428 	.word	0x40020428
 8000d30:	40020440 	.word	0x40020440
 8000d34:	40020458 	.word	0x40020458
 8000d38:	40020470 	.word	0x40020470
 8000d3c:	40020488 	.word	0x40020488
 8000d40:	400204a0 	.word	0x400204a0
 8000d44:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d1c8      	bne.n	8000ce8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	4b83      	ldr	r3, [pc, #524]	@ (8000f70 <HAL_DMA_Init+0x420>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000d6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	691b      	ldr	r3, [r3, #16]
 8000d74:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d86:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6a1b      	ldr	r3, [r3, #32]
 8000d8c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000d8e:	697a      	ldr	r2, [r7, #20]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d107      	bne.n	8000dac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da4:	4313      	orrs	r3, r2
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000dac:	4b71      	ldr	r3, [pc, #452]	@ (8000f74 <HAL_DMA_Init+0x424>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	4b71      	ldr	r3, [pc, #452]	@ (8000f78 <HAL_DMA_Init+0x428>)
 8000db2:	4013      	ands	r3, r2
 8000db4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000db8:	d328      	bcc.n	8000e0c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b28      	cmp	r3, #40	@ 0x28
 8000dc0:	d903      	bls.n	8000dca <HAL_DMA_Init+0x27a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000dc8:	d917      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	2b3e      	cmp	r3, #62	@ 0x3e
 8000dd0:	d903      	bls.n	8000dda <HAL_DMA_Init+0x28a>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b42      	cmp	r3, #66	@ 0x42
 8000dd8:	d90f      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b46      	cmp	r3, #70	@ 0x46
 8000de0:	d903      	bls.n	8000dea <HAL_DMA_Init+0x29a>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b48      	cmp	r3, #72	@ 0x48
 8000de8:	d907      	bls.n	8000dfa <HAL_DMA_Init+0x2aa>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2b4e      	cmp	r3, #78	@ 0x4e
 8000df0:	d905      	bls.n	8000dfe <HAL_DMA_Init+0x2ae>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	2b52      	cmp	r3, #82	@ 0x52
 8000df8:	d801      	bhi.n	8000dfe <HAL_DMA_Init+0x2ae>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e000      	b.n	8000e00 <HAL_DMA_Init+0x2b0>
 8000dfe:	2300      	movs	r3, #0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d003      	beq.n	8000e0c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e0a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	695b      	ldr	r3, [r3, #20]
 8000e1a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	f023 0307 	bic.w	r3, r3, #7
 8000e22:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	d117      	bne.n	8000e66 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00e      	beq.n	8000e66 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f002 fb3f 	bl	80034cc <DMA_CheckFifoParam>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d008      	beq.n	8000e66 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2240      	movs	r2, #64	@ 0x40
 8000e58:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e197      	b.n	8001196 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	697a      	ldr	r2, [r7, #20]
 8000e6c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f002 fa7a 	bl	8003368 <DMA_CalcBaseAndBitshift>
 8000e74:	4603      	mov	r3, r0
 8000e76:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e7c:	f003 031f 	and.w	r3, r3, #31
 8000e80:	223f      	movs	r2, #63	@ 0x3f
 8000e82:	409a      	lsls	r2, r3
 8000e84:	68bb      	ldr	r3, [r7, #8]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	e0cd      	b.n	8001026 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8000f7c <HAL_DMA_Init+0x42c>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d022      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a39      	ldr	r2, [pc, #228]	@ (8000f80 <HAL_DMA_Init+0x430>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d01d      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a38      	ldr	r2, [pc, #224]	@ (8000f84 <HAL_DMA_Init+0x434>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d018      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a36      	ldr	r2, [pc, #216]	@ (8000f88 <HAL_DMA_Init+0x438>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d013      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a35      	ldr	r2, [pc, #212]	@ (8000f8c <HAL_DMA_Init+0x43c>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d00e      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a33      	ldr	r2, [pc, #204]	@ (8000f90 <HAL_DMA_Init+0x440>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d009      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a32      	ldr	r2, [pc, #200]	@ (8000f94 <HAL_DMA_Init+0x444>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d004      	beq.n	8000eda <HAL_DMA_Init+0x38a>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a30      	ldr	r2, [pc, #192]	@ (8000f98 <HAL_DMA_Init+0x448>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_DMA_Init+0x38e>
 8000eda:	2301      	movs	r3, #1
 8000edc:	e000      	b.n	8000ee0 <HAL_DMA_Init+0x390>
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	f000 8097 	beq.w	8001014 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a24      	ldr	r2, [pc, #144]	@ (8000f7c <HAL_DMA_Init+0x42c>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d021      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a22      	ldr	r2, [pc, #136]	@ (8000f80 <HAL_DMA_Init+0x430>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d01c      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a21      	ldr	r2, [pc, #132]	@ (8000f84 <HAL_DMA_Init+0x434>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d017      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a1f      	ldr	r2, [pc, #124]	@ (8000f88 <HAL_DMA_Init+0x438>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d012      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a1e      	ldr	r2, [pc, #120]	@ (8000f8c <HAL_DMA_Init+0x43c>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d00d      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000f90 <HAL_DMA_Init+0x440>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d008      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a1b      	ldr	r2, [pc, #108]	@ (8000f94 <HAL_DMA_Init+0x444>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d003      	beq.n	8000f34 <HAL_DMA_Init+0x3e4>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a19      	ldr	r2, [pc, #100]	@ (8000f98 <HAL_DMA_Init+0x448>)
 8000f32:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2202      	movs	r2, #2
 8000f38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <HAL_DMA_Init+0x44c>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	2b40      	cmp	r3, #64	@ 0x40
 8000f5a:	d021      	beq.n	8000fa0 <HAL_DMA_Init+0x450>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	2b80      	cmp	r3, #128	@ 0x80
 8000f62:	d102      	bne.n	8000f6a <HAL_DMA_Init+0x41a>
 8000f64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f68:	e01b      	b.n	8000fa2 <HAL_DMA_Init+0x452>
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e019      	b.n	8000fa2 <HAL_DMA_Init+0x452>
 8000f6e:	bf00      	nop
 8000f70:	fe10803f 	.word	0xfe10803f
 8000f74:	5c001000 	.word	0x5c001000
 8000f78:	ffff0000 	.word	0xffff0000
 8000f7c:	58025408 	.word	0x58025408
 8000f80:	5802541c 	.word	0x5802541c
 8000f84:	58025430 	.word	0x58025430
 8000f88:	58025444 	.word	0x58025444
 8000f8c:	58025458 	.word	0x58025458
 8000f90:	5802546c 	.word	0x5802546c
 8000f94:	58025480 	.word	0x58025480
 8000f98:	58025494 	.word	0x58025494
 8000f9c:	fffe000f 	.word	0xfffe000f
 8000fa0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	68d2      	ldr	r2, [r2, #12]
 8000fa6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000fa8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	691b      	ldr	r3, [r3, #16]
 8000fae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000fb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	695b      	ldr	r3, [r3, #20]
 8000fb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000fb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000fc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000fc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000fd0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000fd2:	697a      	ldr	r2, [r7, #20]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	697a      	ldr	r2, [r7, #20]
 8000fde:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80011a0 <HAL_DMA_Init+0x650>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	4a6e      	ldr	r2, [pc, #440]	@ (80011a4 <HAL_DMA_Init+0x654>)
 8000fec:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	009a      	lsls	r2, r3, #2
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f002 f9b5 	bl	8003368 <DMA_CalcBaseAndBitshift>
 8000ffe:	4603      	mov	r3, r0
 8001000:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001006:	f003 031f 	and.w	r3, r3, #31
 800100a:	2201      	movs	r2, #1
 800100c:	409a      	lsls	r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	e008      	b.n	8001026 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2240      	movs	r2, #64	@ 0x40
 8001018:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2203      	movs	r2, #3
 800101e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e0b7      	b.n	8001196 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a5f      	ldr	r2, [pc, #380]	@ (80011a8 <HAL_DMA_Init+0x658>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d072      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a5d      	ldr	r2, [pc, #372]	@ (80011ac <HAL_DMA_Init+0x65c>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d06d      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a5c      	ldr	r2, [pc, #368]	@ (80011b0 <HAL_DMA_Init+0x660>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d068      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a5a      	ldr	r2, [pc, #360]	@ (80011b4 <HAL_DMA_Init+0x664>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d063      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a59      	ldr	r2, [pc, #356]	@ (80011b8 <HAL_DMA_Init+0x668>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d05e      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a57      	ldr	r2, [pc, #348]	@ (80011bc <HAL_DMA_Init+0x66c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d059      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a56      	ldr	r2, [pc, #344]	@ (80011c0 <HAL_DMA_Init+0x670>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d054      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a54      	ldr	r2, [pc, #336]	@ (80011c4 <HAL_DMA_Init+0x674>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d04f      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a53      	ldr	r2, [pc, #332]	@ (80011c8 <HAL_DMA_Init+0x678>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d04a      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a51      	ldr	r2, [pc, #324]	@ (80011cc <HAL_DMA_Init+0x67c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d045      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a50      	ldr	r2, [pc, #320]	@ (80011d0 <HAL_DMA_Init+0x680>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d040      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a4e      	ldr	r2, [pc, #312]	@ (80011d4 <HAL_DMA_Init+0x684>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d03b      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a4d      	ldr	r2, [pc, #308]	@ (80011d8 <HAL_DMA_Init+0x688>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d036      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a4b      	ldr	r2, [pc, #300]	@ (80011dc <HAL_DMA_Init+0x68c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d031      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a4a      	ldr	r2, [pc, #296]	@ (80011e0 <HAL_DMA_Init+0x690>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d02c      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a48      	ldr	r2, [pc, #288]	@ (80011e4 <HAL_DMA_Init+0x694>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d027      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a47      	ldr	r2, [pc, #284]	@ (80011e8 <HAL_DMA_Init+0x698>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d022      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a45      	ldr	r2, [pc, #276]	@ (80011ec <HAL_DMA_Init+0x69c>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01d      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4a44      	ldr	r2, [pc, #272]	@ (80011f0 <HAL_DMA_Init+0x6a0>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d018      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a42      	ldr	r2, [pc, #264]	@ (80011f4 <HAL_DMA_Init+0x6a4>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d013      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a41      	ldr	r2, [pc, #260]	@ (80011f8 <HAL_DMA_Init+0x6a8>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d00e      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a3f      	ldr	r2, [pc, #252]	@ (80011fc <HAL_DMA_Init+0x6ac>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d009      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a3e      	ldr	r2, [pc, #248]	@ (8001200 <HAL_DMA_Init+0x6b0>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d004      	beq.n	8001116 <HAL_DMA_Init+0x5c6>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a3c      	ldr	r2, [pc, #240]	@ (8001204 <HAL_DMA_Init+0x6b4>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d101      	bne.n	800111a <HAL_DMA_Init+0x5ca>
 8001116:	2301      	movs	r3, #1
 8001118:	e000      	b.n	800111c <HAL_DMA_Init+0x5cc>
 800111a:	2300      	movs	r3, #0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d032      	beq.n	8001186 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f002 fa4f 	bl	80035c4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	2b80      	cmp	r3, #128	@ 0x80
 800112c:	d102      	bne.n	8001134 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001148:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d010      	beq.n	8001174 <HAL_DMA_Init+0x624>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b08      	cmp	r3, #8
 8001158:	d80c      	bhi.n	8001174 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f002 facc 	bl	80036f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	e008      	b.n	8001186 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2201      	movs	r2, #1
 8001190:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3718      	adds	r7, #24
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	a7fdabf8 	.word	0xa7fdabf8
 80011a4:	cccccccd 	.word	0xcccccccd
 80011a8:	40020010 	.word	0x40020010
 80011ac:	40020028 	.word	0x40020028
 80011b0:	40020040 	.word	0x40020040
 80011b4:	40020058 	.word	0x40020058
 80011b8:	40020070 	.word	0x40020070
 80011bc:	40020088 	.word	0x40020088
 80011c0:	400200a0 	.word	0x400200a0
 80011c4:	400200b8 	.word	0x400200b8
 80011c8:	40020410 	.word	0x40020410
 80011cc:	40020428 	.word	0x40020428
 80011d0:	40020440 	.word	0x40020440
 80011d4:	40020458 	.word	0x40020458
 80011d8:	40020470 	.word	0x40020470
 80011dc:	40020488 	.word	0x40020488
 80011e0:	400204a0 	.word	0x400204a0
 80011e4:	400204b8 	.word	0x400204b8
 80011e8:	58025408 	.word	0x58025408
 80011ec:	5802541c 	.word	0x5802541c
 80011f0:	58025430 	.word	0x58025430
 80011f4:	58025444 	.word	0x58025444
 80011f8:	58025458 	.word	0x58025458
 80011fc:	5802546c 	.word	0x5802546c
 8001200:	58025480 	.word	0x58025480
 8001204:	58025494 	.word	0x58025494

08001208 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e226      	b.n	8001672 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <HAL_DMA_Start_IT+0x2a>
 800122e:	2302      	movs	r3, #2
 8001230:	e21f      	b.n	8001672 <HAL_DMA_Start_IT+0x46a>
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	2201      	movs	r2, #1
 8001236:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b01      	cmp	r3, #1
 8001244:	f040 820a 	bne.w	800165c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2202      	movs	r2, #2
 800124c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2200      	movs	r2, #0
 8001254:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a68      	ldr	r2, [pc, #416]	@ (80013fc <HAL_DMA_Start_IT+0x1f4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d04a      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a66      	ldr	r2, [pc, #408]	@ (8001400 <HAL_DMA_Start_IT+0x1f8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d045      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a65      	ldr	r2, [pc, #404]	@ (8001404 <HAL_DMA_Start_IT+0x1fc>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d040      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a63      	ldr	r2, [pc, #396]	@ (8001408 <HAL_DMA_Start_IT+0x200>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d03b      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a62      	ldr	r2, [pc, #392]	@ (800140c <HAL_DMA_Start_IT+0x204>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d036      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a60      	ldr	r2, [pc, #384]	@ (8001410 <HAL_DMA_Start_IT+0x208>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d031      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a5f      	ldr	r2, [pc, #380]	@ (8001414 <HAL_DMA_Start_IT+0x20c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d02c      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a5d      	ldr	r2, [pc, #372]	@ (8001418 <HAL_DMA_Start_IT+0x210>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d027      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a5c      	ldr	r2, [pc, #368]	@ (800141c <HAL_DMA_Start_IT+0x214>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d022      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a5a      	ldr	r2, [pc, #360]	@ (8001420 <HAL_DMA_Start_IT+0x218>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d01d      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a59      	ldr	r2, [pc, #356]	@ (8001424 <HAL_DMA_Start_IT+0x21c>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d018      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a57      	ldr	r2, [pc, #348]	@ (8001428 <HAL_DMA_Start_IT+0x220>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d013      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a56      	ldr	r2, [pc, #344]	@ (800142c <HAL_DMA_Start_IT+0x224>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d00e      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a54      	ldr	r2, [pc, #336]	@ (8001430 <HAL_DMA_Start_IT+0x228>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d009      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a53      	ldr	r2, [pc, #332]	@ (8001434 <HAL_DMA_Start_IT+0x22c>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d004      	beq.n	80012f6 <HAL_DMA_Start_IT+0xee>
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a51      	ldr	r2, [pc, #324]	@ (8001438 <HAL_DMA_Start_IT+0x230>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d108      	bne.n	8001308 <HAL_DMA_Start_IT+0x100>
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f022 0201 	bic.w	r2, r2, #1
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	e007      	b.n	8001318 <HAL_DMA_Start_IT+0x110>
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	68b9      	ldr	r1, [r7, #8]
 800131e:	68f8      	ldr	r0, [r7, #12]
 8001320:	f001 fe76 	bl	8003010 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a34      	ldr	r2, [pc, #208]	@ (80013fc <HAL_DMA_Start_IT+0x1f4>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d04a      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a33      	ldr	r2, [pc, #204]	@ (8001400 <HAL_DMA_Start_IT+0x1f8>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d045      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a31      	ldr	r2, [pc, #196]	@ (8001404 <HAL_DMA_Start_IT+0x1fc>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d040      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a30      	ldr	r2, [pc, #192]	@ (8001408 <HAL_DMA_Start_IT+0x200>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d03b      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a2e      	ldr	r2, [pc, #184]	@ (800140c <HAL_DMA_Start_IT+0x204>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d036      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a2d      	ldr	r2, [pc, #180]	@ (8001410 <HAL_DMA_Start_IT+0x208>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d031      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a2b      	ldr	r2, [pc, #172]	@ (8001414 <HAL_DMA_Start_IT+0x20c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d02c      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a2a      	ldr	r2, [pc, #168]	@ (8001418 <HAL_DMA_Start_IT+0x210>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d027      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a28      	ldr	r2, [pc, #160]	@ (800141c <HAL_DMA_Start_IT+0x214>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d022      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a27      	ldr	r2, [pc, #156]	@ (8001420 <HAL_DMA_Start_IT+0x218>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d01d      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a25      	ldr	r2, [pc, #148]	@ (8001424 <HAL_DMA_Start_IT+0x21c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d018      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a24      	ldr	r2, [pc, #144]	@ (8001428 <HAL_DMA_Start_IT+0x220>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d013      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a22      	ldr	r2, [pc, #136]	@ (800142c <HAL_DMA_Start_IT+0x224>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d00e      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a21      	ldr	r2, [pc, #132]	@ (8001430 <HAL_DMA_Start_IT+0x228>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d009      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001434 <HAL_DMA_Start_IT+0x22c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d004      	beq.n	80013c4 <HAL_DMA_Start_IT+0x1bc>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1e      	ldr	r2, [pc, #120]	@ (8001438 <HAL_DMA_Start_IT+0x230>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d101      	bne.n	80013c8 <HAL_DMA_Start_IT+0x1c0>
 80013c4:	2301      	movs	r3, #1
 80013c6:	e000      	b.n	80013ca <HAL_DMA_Start_IT+0x1c2>
 80013c8:	2300      	movs	r3, #0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d036      	beq.n	800143c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f023 021e 	bic.w	r2, r3, #30
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f042 0216 	orr.w	r2, r2, #22
 80013e0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d03e      	beq.n	8001468 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f042 0208 	orr.w	r2, r2, #8
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	e035      	b.n	8001468 <HAL_DMA_Start_IT+0x260>
 80013fc:	40020010 	.word	0x40020010
 8001400:	40020028 	.word	0x40020028
 8001404:	40020040 	.word	0x40020040
 8001408:	40020058 	.word	0x40020058
 800140c:	40020070 	.word	0x40020070
 8001410:	40020088 	.word	0x40020088
 8001414:	400200a0 	.word	0x400200a0
 8001418:	400200b8 	.word	0x400200b8
 800141c:	40020410 	.word	0x40020410
 8001420:	40020428 	.word	0x40020428
 8001424:	40020440 	.word	0x40020440
 8001428:	40020458 	.word	0x40020458
 800142c:	40020470 	.word	0x40020470
 8001430:	40020488 	.word	0x40020488
 8001434:	400204a0 	.word	0x400204a0
 8001438:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 020e 	bic.w	r2, r3, #14
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f042 020a 	orr.w	r2, r2, #10
 800144e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001454:	2b00      	cmp	r3, #0
 8001456:	d007      	beq.n	8001468 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f042 0204 	orr.w	r2, r2, #4
 8001466:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a83      	ldr	r2, [pc, #524]	@ (800167c <HAL_DMA_Start_IT+0x474>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d072      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a82      	ldr	r2, [pc, #520]	@ (8001680 <HAL_DMA_Start_IT+0x478>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d06d      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a80      	ldr	r2, [pc, #512]	@ (8001684 <HAL_DMA_Start_IT+0x47c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d068      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a7f      	ldr	r2, [pc, #508]	@ (8001688 <HAL_DMA_Start_IT+0x480>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d063      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a7d      	ldr	r2, [pc, #500]	@ (800168c <HAL_DMA_Start_IT+0x484>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d05e      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a7c      	ldr	r2, [pc, #496]	@ (8001690 <HAL_DMA_Start_IT+0x488>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d059      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a7a      	ldr	r2, [pc, #488]	@ (8001694 <HAL_DMA_Start_IT+0x48c>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d054      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a79      	ldr	r2, [pc, #484]	@ (8001698 <HAL_DMA_Start_IT+0x490>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d04f      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a77      	ldr	r2, [pc, #476]	@ (800169c <HAL_DMA_Start_IT+0x494>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d04a      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a76      	ldr	r2, [pc, #472]	@ (80016a0 <HAL_DMA_Start_IT+0x498>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d045      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a74      	ldr	r2, [pc, #464]	@ (80016a4 <HAL_DMA_Start_IT+0x49c>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d040      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a73      	ldr	r2, [pc, #460]	@ (80016a8 <HAL_DMA_Start_IT+0x4a0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d03b      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a71      	ldr	r2, [pc, #452]	@ (80016ac <HAL_DMA_Start_IT+0x4a4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d036      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a70      	ldr	r2, [pc, #448]	@ (80016b0 <HAL_DMA_Start_IT+0x4a8>)
 80014f0:	4293      	cmp	r3, r2
 80014f2:	d031      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a6e      	ldr	r2, [pc, #440]	@ (80016b4 <HAL_DMA_Start_IT+0x4ac>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d02c      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a6d      	ldr	r2, [pc, #436]	@ (80016b8 <HAL_DMA_Start_IT+0x4b0>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d027      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a6b      	ldr	r2, [pc, #428]	@ (80016bc <HAL_DMA_Start_IT+0x4b4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d022      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6a      	ldr	r2, [pc, #424]	@ (80016c0 <HAL_DMA_Start_IT+0x4b8>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d01d      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a68      	ldr	r2, [pc, #416]	@ (80016c4 <HAL_DMA_Start_IT+0x4bc>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d018      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a67      	ldr	r2, [pc, #412]	@ (80016c8 <HAL_DMA_Start_IT+0x4c0>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d013      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a65      	ldr	r2, [pc, #404]	@ (80016cc <HAL_DMA_Start_IT+0x4c4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d00e      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a64      	ldr	r2, [pc, #400]	@ (80016d0 <HAL_DMA_Start_IT+0x4c8>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d009      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a62      	ldr	r2, [pc, #392]	@ (80016d4 <HAL_DMA_Start_IT+0x4cc>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d004      	beq.n	8001558 <HAL_DMA_Start_IT+0x350>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a61      	ldr	r2, [pc, #388]	@ (80016d8 <HAL_DMA_Start_IT+0x4d0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d101      	bne.n	800155c <HAL_DMA_Start_IT+0x354>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <HAL_DMA_Start_IT+0x356>
 800155c:	2300      	movs	r3, #0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d01a      	beq.n	8001598 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d007      	beq.n	8001580 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800157a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800157e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001596:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a37      	ldr	r2, [pc, #220]	@ (800167c <HAL_DMA_Start_IT+0x474>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d04a      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a36      	ldr	r2, [pc, #216]	@ (8001680 <HAL_DMA_Start_IT+0x478>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d045      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a34      	ldr	r2, [pc, #208]	@ (8001684 <HAL_DMA_Start_IT+0x47c>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d040      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a33      	ldr	r2, [pc, #204]	@ (8001688 <HAL_DMA_Start_IT+0x480>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d03b      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a31      	ldr	r2, [pc, #196]	@ (800168c <HAL_DMA_Start_IT+0x484>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d036      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a30      	ldr	r2, [pc, #192]	@ (8001690 <HAL_DMA_Start_IT+0x488>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d031      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a2e      	ldr	r2, [pc, #184]	@ (8001694 <HAL_DMA_Start_IT+0x48c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d02c      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001698 <HAL_DMA_Start_IT+0x490>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d027      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a2b      	ldr	r2, [pc, #172]	@ (800169c <HAL_DMA_Start_IT+0x494>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d022      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a2a      	ldr	r2, [pc, #168]	@ (80016a0 <HAL_DMA_Start_IT+0x498>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d01d      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a28      	ldr	r2, [pc, #160]	@ (80016a4 <HAL_DMA_Start_IT+0x49c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d018      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a27      	ldr	r2, [pc, #156]	@ (80016a8 <HAL_DMA_Start_IT+0x4a0>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d013      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a25      	ldr	r2, [pc, #148]	@ (80016ac <HAL_DMA_Start_IT+0x4a4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d00e      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a24      	ldr	r2, [pc, #144]	@ (80016b0 <HAL_DMA_Start_IT+0x4a8>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d009      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a22      	ldr	r2, [pc, #136]	@ (80016b4 <HAL_DMA_Start_IT+0x4ac>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d004      	beq.n	8001638 <HAL_DMA_Start_IT+0x430>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a21      	ldr	r2, [pc, #132]	@ (80016b8 <HAL_DMA_Start_IT+0x4b0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d108      	bne.n	800164a <HAL_DMA_Start_IT+0x442>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0201 	orr.w	r2, r2, #1
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	e012      	b.n	8001670 <HAL_DMA_Start_IT+0x468>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f042 0201 	orr.w	r2, r2, #1
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	e009      	b.n	8001670 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001662:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001670:	7dfb      	ldrb	r3, [r7, #23]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40020010 	.word	0x40020010
 8001680:	40020028 	.word	0x40020028
 8001684:	40020040 	.word	0x40020040
 8001688:	40020058 	.word	0x40020058
 800168c:	40020070 	.word	0x40020070
 8001690:	40020088 	.word	0x40020088
 8001694:	400200a0 	.word	0x400200a0
 8001698:	400200b8 	.word	0x400200b8
 800169c:	40020410 	.word	0x40020410
 80016a0:	40020428 	.word	0x40020428
 80016a4:	40020440 	.word	0x40020440
 80016a8:	40020458 	.word	0x40020458
 80016ac:	40020470 	.word	0x40020470
 80016b0:	40020488 	.word	0x40020488
 80016b4:	400204a0 	.word	0x400204a0
 80016b8:	400204b8 	.word	0x400204b8
 80016bc:	58025408 	.word	0x58025408
 80016c0:	5802541c 	.word	0x5802541c
 80016c4:	58025430 	.word	0x58025430
 80016c8:	58025444 	.word	0x58025444
 80016cc:	58025458 	.word	0x58025458
 80016d0:	5802546c 	.word	0x5802546c
 80016d4:	58025480 	.word	0x58025480
 80016d8:	58025494 	.word	0x58025494

080016dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80016e4:	f7ff f870 	bl	80007c8 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e2dc      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d008      	beq.n	8001712 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2280      	movs	r2, #128	@ 0x80
 8001704:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e2cd      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a76      	ldr	r2, [pc, #472]	@ (80018f0 <HAL_DMA_Abort+0x214>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d04a      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a74      	ldr	r2, [pc, #464]	@ (80018f4 <HAL_DMA_Abort+0x218>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d045      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a73      	ldr	r2, [pc, #460]	@ (80018f8 <HAL_DMA_Abort+0x21c>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d040      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a71      	ldr	r2, [pc, #452]	@ (80018fc <HAL_DMA_Abort+0x220>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d03b      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a70      	ldr	r2, [pc, #448]	@ (8001900 <HAL_DMA_Abort+0x224>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d036      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a6e      	ldr	r2, [pc, #440]	@ (8001904 <HAL_DMA_Abort+0x228>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d031      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a6d      	ldr	r2, [pc, #436]	@ (8001908 <HAL_DMA_Abort+0x22c>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d02c      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6b      	ldr	r2, [pc, #428]	@ (800190c <HAL_DMA_Abort+0x230>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d027      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a6a      	ldr	r2, [pc, #424]	@ (8001910 <HAL_DMA_Abort+0x234>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d022      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a68      	ldr	r2, [pc, #416]	@ (8001914 <HAL_DMA_Abort+0x238>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d01d      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a67      	ldr	r2, [pc, #412]	@ (8001918 <HAL_DMA_Abort+0x23c>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d018      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a65      	ldr	r2, [pc, #404]	@ (800191c <HAL_DMA_Abort+0x240>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d013      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a64      	ldr	r2, [pc, #400]	@ (8001920 <HAL_DMA_Abort+0x244>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d00e      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a62      	ldr	r2, [pc, #392]	@ (8001924 <HAL_DMA_Abort+0x248>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d009      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a61      	ldr	r2, [pc, #388]	@ (8001928 <HAL_DMA_Abort+0x24c>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d004      	beq.n	80017b2 <HAL_DMA_Abort+0xd6>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a5f      	ldr	r2, [pc, #380]	@ (800192c <HAL_DMA_Abort+0x250>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d101      	bne.n	80017b6 <HAL_DMA_Abort+0xda>
 80017b2:	2301      	movs	r3, #1
 80017b4:	e000      	b.n	80017b8 <HAL_DMA_Abort+0xdc>
 80017b6:	2300      	movs	r3, #0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d013      	beq.n	80017e4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f022 021e 	bic.w	r2, r2, #30
 80017ca:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	695a      	ldr	r2, [r3, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017da:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	e00a      	b.n	80017fa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 020e 	bic.w	r2, r2, #14
 80017f2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a3c      	ldr	r2, [pc, #240]	@ (80018f0 <HAL_DMA_Abort+0x214>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d072      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a3a      	ldr	r2, [pc, #232]	@ (80018f4 <HAL_DMA_Abort+0x218>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d06d      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a39      	ldr	r2, [pc, #228]	@ (80018f8 <HAL_DMA_Abort+0x21c>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d068      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a37      	ldr	r2, [pc, #220]	@ (80018fc <HAL_DMA_Abort+0x220>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d063      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a36      	ldr	r2, [pc, #216]	@ (8001900 <HAL_DMA_Abort+0x224>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d05e      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a34      	ldr	r2, [pc, #208]	@ (8001904 <HAL_DMA_Abort+0x228>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d059      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a33      	ldr	r2, [pc, #204]	@ (8001908 <HAL_DMA_Abort+0x22c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d054      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a31      	ldr	r2, [pc, #196]	@ (800190c <HAL_DMA_Abort+0x230>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d04f      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a30      	ldr	r2, [pc, #192]	@ (8001910 <HAL_DMA_Abort+0x234>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d04a      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a2e      	ldr	r2, [pc, #184]	@ (8001914 <HAL_DMA_Abort+0x238>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d045      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a2d      	ldr	r2, [pc, #180]	@ (8001918 <HAL_DMA_Abort+0x23c>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d040      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a2b      	ldr	r2, [pc, #172]	@ (800191c <HAL_DMA_Abort+0x240>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d03b      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a2a      	ldr	r2, [pc, #168]	@ (8001920 <HAL_DMA_Abort+0x244>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d036      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a28      	ldr	r2, [pc, #160]	@ (8001924 <HAL_DMA_Abort+0x248>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d031      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a27      	ldr	r2, [pc, #156]	@ (8001928 <HAL_DMA_Abort+0x24c>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d02c      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a25      	ldr	r2, [pc, #148]	@ (800192c <HAL_DMA_Abort+0x250>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d027      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a24      	ldr	r2, [pc, #144]	@ (8001930 <HAL_DMA_Abort+0x254>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d022      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a22      	ldr	r2, [pc, #136]	@ (8001934 <HAL_DMA_Abort+0x258>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d01d      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a21      	ldr	r2, [pc, #132]	@ (8001938 <HAL_DMA_Abort+0x25c>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d018      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a1f      	ldr	r2, [pc, #124]	@ (800193c <HAL_DMA_Abort+0x260>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001940 <HAL_DMA_Abort+0x264>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d00e      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001944 <HAL_DMA_Abort+0x268>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d009      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a1b      	ldr	r2, [pc, #108]	@ (8001948 <HAL_DMA_Abort+0x26c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d004      	beq.n	80018ea <HAL_DMA_Abort+0x20e>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a19      	ldr	r2, [pc, #100]	@ (800194c <HAL_DMA_Abort+0x270>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d132      	bne.n	8001950 <HAL_DMA_Abort+0x274>
 80018ea:	2301      	movs	r3, #1
 80018ec:	e031      	b.n	8001952 <HAL_DMA_Abort+0x276>
 80018ee:	bf00      	nop
 80018f0:	40020010 	.word	0x40020010
 80018f4:	40020028 	.word	0x40020028
 80018f8:	40020040 	.word	0x40020040
 80018fc:	40020058 	.word	0x40020058
 8001900:	40020070 	.word	0x40020070
 8001904:	40020088 	.word	0x40020088
 8001908:	400200a0 	.word	0x400200a0
 800190c:	400200b8 	.word	0x400200b8
 8001910:	40020410 	.word	0x40020410
 8001914:	40020428 	.word	0x40020428
 8001918:	40020440 	.word	0x40020440
 800191c:	40020458 	.word	0x40020458
 8001920:	40020470 	.word	0x40020470
 8001924:	40020488 	.word	0x40020488
 8001928:	400204a0 	.word	0x400204a0
 800192c:	400204b8 	.word	0x400204b8
 8001930:	58025408 	.word	0x58025408
 8001934:	5802541c 	.word	0x5802541c
 8001938:	58025430 	.word	0x58025430
 800193c:	58025444 	.word	0x58025444
 8001940:	58025458 	.word	0x58025458
 8001944:	5802546c 	.word	0x5802546c
 8001948:	58025480 	.word	0x58025480
 800194c:	58025494 	.word	0x58025494
 8001950:	2300      	movs	r3, #0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d007      	beq.n	8001966 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001964:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a6d      	ldr	r2, [pc, #436]	@ (8001b20 <HAL_DMA_Abort+0x444>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d04a      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a6b      	ldr	r2, [pc, #428]	@ (8001b24 <HAL_DMA_Abort+0x448>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d045      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a6a      	ldr	r2, [pc, #424]	@ (8001b28 <HAL_DMA_Abort+0x44c>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d040      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a68      	ldr	r2, [pc, #416]	@ (8001b2c <HAL_DMA_Abort+0x450>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d03b      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a67      	ldr	r2, [pc, #412]	@ (8001b30 <HAL_DMA_Abort+0x454>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d036      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a65      	ldr	r2, [pc, #404]	@ (8001b34 <HAL_DMA_Abort+0x458>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d031      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a64      	ldr	r2, [pc, #400]	@ (8001b38 <HAL_DMA_Abort+0x45c>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d02c      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a62      	ldr	r2, [pc, #392]	@ (8001b3c <HAL_DMA_Abort+0x460>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d027      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a61      	ldr	r2, [pc, #388]	@ (8001b40 <HAL_DMA_Abort+0x464>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d022      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a5f      	ldr	r2, [pc, #380]	@ (8001b44 <HAL_DMA_Abort+0x468>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d01d      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a5e      	ldr	r2, [pc, #376]	@ (8001b48 <HAL_DMA_Abort+0x46c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d018      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a5c      	ldr	r2, [pc, #368]	@ (8001b4c <HAL_DMA_Abort+0x470>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d013      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001b50 <HAL_DMA_Abort+0x474>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d00e      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a59      	ldr	r2, [pc, #356]	@ (8001b54 <HAL_DMA_Abort+0x478>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d009      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a58      	ldr	r2, [pc, #352]	@ (8001b58 <HAL_DMA_Abort+0x47c>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d004      	beq.n	8001a06 <HAL_DMA_Abort+0x32a>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a56      	ldr	r2, [pc, #344]	@ (8001b5c <HAL_DMA_Abort+0x480>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d108      	bne.n	8001a18 <HAL_DMA_Abort+0x33c>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f022 0201 	bic.w	r2, r2, #1
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	e007      	b.n	8001a28 <HAL_DMA_Abort+0x34c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 0201 	bic.w	r2, r2, #1
 8001a26:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a28:	e013      	b.n	8001a52 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a2a:	f7fe fecd 	bl	80007c8 <HAL_GetTick>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b05      	cmp	r3, #5
 8001a36:	d90c      	bls.n	8001a52 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2220      	movs	r2, #32
 8001a3c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2203      	movs	r2, #3
 8001a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e12d      	b.n	8001cae <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1e5      	bne.n	8001a2a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a2f      	ldr	r2, [pc, #188]	@ (8001b20 <HAL_DMA_Abort+0x444>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d04a      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001b24 <HAL_DMA_Abort+0x448>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d045      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a2c      	ldr	r2, [pc, #176]	@ (8001b28 <HAL_DMA_Abort+0x44c>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d040      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a2a      	ldr	r2, [pc, #168]	@ (8001b2c <HAL_DMA_Abort+0x450>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d03b      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a29      	ldr	r2, [pc, #164]	@ (8001b30 <HAL_DMA_Abort+0x454>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d036      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a27      	ldr	r2, [pc, #156]	@ (8001b34 <HAL_DMA_Abort+0x458>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d031      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a26      	ldr	r2, [pc, #152]	@ (8001b38 <HAL_DMA_Abort+0x45c>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d02c      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a24      	ldr	r2, [pc, #144]	@ (8001b3c <HAL_DMA_Abort+0x460>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d027      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a23      	ldr	r2, [pc, #140]	@ (8001b40 <HAL_DMA_Abort+0x464>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d022      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a21      	ldr	r2, [pc, #132]	@ (8001b44 <HAL_DMA_Abort+0x468>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d01d      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a20      	ldr	r2, [pc, #128]	@ (8001b48 <HAL_DMA_Abort+0x46c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d018      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b4c <HAL_DMA_Abort+0x470>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d013      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a1d      	ldr	r2, [pc, #116]	@ (8001b50 <HAL_DMA_Abort+0x474>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d00e      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8001b54 <HAL_DMA_Abort+0x478>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d009      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a1a      	ldr	r2, [pc, #104]	@ (8001b58 <HAL_DMA_Abort+0x47c>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d004      	beq.n	8001afe <HAL_DMA_Abort+0x422>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	@ (8001b5c <HAL_DMA_Abort+0x480>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d101      	bne.n	8001b02 <HAL_DMA_Abort+0x426>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <HAL_DMA_Abort+0x428>
 8001b02:	2300      	movs	r3, #0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d02b      	beq.n	8001b60 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	223f      	movs	r2, #63	@ 0x3f
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	e02a      	b.n	8001b76 <HAL_DMA_Abort+0x49a>
 8001b20:	40020010 	.word	0x40020010
 8001b24:	40020028 	.word	0x40020028
 8001b28:	40020040 	.word	0x40020040
 8001b2c:	40020058 	.word	0x40020058
 8001b30:	40020070 	.word	0x40020070
 8001b34:	40020088 	.word	0x40020088
 8001b38:	400200a0 	.word	0x400200a0
 8001b3c:	400200b8 	.word	0x400200b8
 8001b40:	40020410 	.word	0x40020410
 8001b44:	40020428 	.word	0x40020428
 8001b48:	40020440 	.word	0x40020440
 8001b4c:	40020458 	.word	0x40020458
 8001b50:	40020470 	.word	0x40020470
 8001b54:	40020488 	.word	0x40020488
 8001b58:	400204a0 	.word	0x400204a0
 8001b5c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b64:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6a:	f003 031f 	and.w	r3, r3, #31
 8001b6e:	2201      	movs	r2, #1
 8001b70:	409a      	lsls	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a4f      	ldr	r2, [pc, #316]	@ (8001cb8 <HAL_DMA_Abort+0x5dc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d072      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a4d      	ldr	r2, [pc, #308]	@ (8001cbc <HAL_DMA_Abort+0x5e0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d06d      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a4c      	ldr	r2, [pc, #304]	@ (8001cc0 <HAL_DMA_Abort+0x5e4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d068      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a4a      	ldr	r2, [pc, #296]	@ (8001cc4 <HAL_DMA_Abort+0x5e8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d063      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a49      	ldr	r2, [pc, #292]	@ (8001cc8 <HAL_DMA_Abort+0x5ec>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05e      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a47      	ldr	r2, [pc, #284]	@ (8001ccc <HAL_DMA_Abort+0x5f0>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d059      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a46      	ldr	r2, [pc, #280]	@ (8001cd0 <HAL_DMA_Abort+0x5f4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d054      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a44      	ldr	r2, [pc, #272]	@ (8001cd4 <HAL_DMA_Abort+0x5f8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d04f      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a43      	ldr	r2, [pc, #268]	@ (8001cd8 <HAL_DMA_Abort+0x5fc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d04a      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a41      	ldr	r2, [pc, #260]	@ (8001cdc <HAL_DMA_Abort+0x600>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d045      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a40      	ldr	r2, [pc, #256]	@ (8001ce0 <HAL_DMA_Abort+0x604>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d040      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ce4 <HAL_DMA_Abort+0x608>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d03b      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ce8 <HAL_DMA_Abort+0x60c>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d036      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a3b      	ldr	r2, [pc, #236]	@ (8001cec <HAL_DMA_Abort+0x610>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d031      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a3a      	ldr	r2, [pc, #232]	@ (8001cf0 <HAL_DMA_Abort+0x614>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d02c      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a38      	ldr	r2, [pc, #224]	@ (8001cf4 <HAL_DMA_Abort+0x618>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d027      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a37      	ldr	r2, [pc, #220]	@ (8001cf8 <HAL_DMA_Abort+0x61c>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d022      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a35      	ldr	r2, [pc, #212]	@ (8001cfc <HAL_DMA_Abort+0x620>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d01d      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a34      	ldr	r2, [pc, #208]	@ (8001d00 <HAL_DMA_Abort+0x624>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d018      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a32      	ldr	r2, [pc, #200]	@ (8001d04 <HAL_DMA_Abort+0x628>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d013      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a31      	ldr	r2, [pc, #196]	@ (8001d08 <HAL_DMA_Abort+0x62c>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d00e      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8001d0c <HAL_DMA_Abort+0x630>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d009      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a2e      	ldr	r2, [pc, #184]	@ (8001d10 <HAL_DMA_Abort+0x634>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d004      	beq.n	8001c66 <HAL_DMA_Abort+0x58a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a2c      	ldr	r2, [pc, #176]	@ (8001d14 <HAL_DMA_Abort+0x638>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_DMA_Abort+0x58e>
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <HAL_DMA_Abort+0x590>
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d015      	beq.n	8001c9c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001c78:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00c      	beq.n	8001c9c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c90:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001c9a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3718      	adds	r7, #24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40020010 	.word	0x40020010
 8001cbc:	40020028 	.word	0x40020028
 8001cc0:	40020040 	.word	0x40020040
 8001cc4:	40020058 	.word	0x40020058
 8001cc8:	40020070 	.word	0x40020070
 8001ccc:	40020088 	.word	0x40020088
 8001cd0:	400200a0 	.word	0x400200a0
 8001cd4:	400200b8 	.word	0x400200b8
 8001cd8:	40020410 	.word	0x40020410
 8001cdc:	40020428 	.word	0x40020428
 8001ce0:	40020440 	.word	0x40020440
 8001ce4:	40020458 	.word	0x40020458
 8001ce8:	40020470 	.word	0x40020470
 8001cec:	40020488 	.word	0x40020488
 8001cf0:	400204a0 	.word	0x400204a0
 8001cf4:	400204b8 	.word	0x400204b8
 8001cf8:	58025408 	.word	0x58025408
 8001cfc:	5802541c 	.word	0x5802541c
 8001d00:	58025430 	.word	0x58025430
 8001d04:	58025444 	.word	0x58025444
 8001d08:	58025458 	.word	0x58025458
 8001d0c:	5802546c 	.word	0x5802546c
 8001d10:	58025480 	.word	0x58025480
 8001d14:	58025494 	.word	0x58025494

08001d18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e237      	b.n	800219a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d004      	beq.n	8001d40 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2280      	movs	r2, #128	@ 0x80
 8001d3a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e22c      	b.n	800219a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a5c      	ldr	r2, [pc, #368]	@ (8001eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04a      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ebc <HAL_DMA_Abort_IT+0x1a4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d045      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a59      	ldr	r2, [pc, #356]	@ (8001ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d040      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a58      	ldr	r2, [pc, #352]	@ (8001ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d03b      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a56      	ldr	r2, [pc, #344]	@ (8001ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d036      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a55      	ldr	r2, [pc, #340]	@ (8001ecc <HAL_DMA_Abort_IT+0x1b4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d031      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a53      	ldr	r2, [pc, #332]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d02c      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a52      	ldr	r2, [pc, #328]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d027      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a50      	ldr	r2, [pc, #320]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d022      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a4f      	ldr	r2, [pc, #316]	@ (8001edc <HAL_DMA_Abort_IT+0x1c4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d01d      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d018      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a4c      	ldr	r2, [pc, #304]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d013      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a4a      	ldr	r2, [pc, #296]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d00e      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a49      	ldr	r2, [pc, #292]	@ (8001eec <HAL_DMA_Abort_IT+0x1d4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d009      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a47      	ldr	r2, [pc, #284]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d004      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xc8>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a46      	ldr	r2, [pc, #280]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_DMA_Abort_IT+0xcc>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <HAL_DMA_Abort_IT+0xce>
 8001de4:	2300      	movs	r3, #0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	f000 8086 	beq.w	8001ef8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2204      	movs	r2, #4
 8001df0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a2f      	ldr	r2, [pc, #188]	@ (8001eb8 <HAL_DMA_Abort_IT+0x1a0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d04a      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a2e      	ldr	r2, [pc, #184]	@ (8001ebc <HAL_DMA_Abort_IT+0x1a4>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d045      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a2c      	ldr	r2, [pc, #176]	@ (8001ec0 <HAL_DMA_Abort_IT+0x1a8>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d040      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2b      	ldr	r2, [pc, #172]	@ (8001ec4 <HAL_DMA_Abort_IT+0x1ac>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d03b      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a29      	ldr	r2, [pc, #164]	@ (8001ec8 <HAL_DMA_Abort_IT+0x1b0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d036      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ecc <HAL_DMA_Abort_IT+0x1b4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d031      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a26      	ldr	r2, [pc, #152]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1b8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d02c      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a25      	ldr	r2, [pc, #148]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1bc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d027      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a23      	ldr	r2, [pc, #140]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1c0>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d022      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a22      	ldr	r2, [pc, #136]	@ (8001edc <HAL_DMA_Abort_IT+0x1c4>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d01d      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a20      	ldr	r2, [pc, #128]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1c8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d018      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a1f      	ldr	r2, [pc, #124]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1cc>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d013      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a1d      	ldr	r2, [pc, #116]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1d0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d00e      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <HAL_DMA_Abort_IT+0x1d4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d009      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef0 <HAL_DMA_Abort_IT+0x1d8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d004      	beq.n	8001e94 <HAL_DMA_Abort_IT+0x17c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a19      	ldr	r2, [pc, #100]	@ (8001ef4 <HAL_DMA_Abort_IT+0x1dc>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d108      	bne.n	8001ea6 <HAL_DMA_Abort_IT+0x18e>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f022 0201 	bic.w	r2, r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	e178      	b.n	8002198 <HAL_DMA_Abort_IT+0x480>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0201 	bic.w	r2, r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	e16f      	b.n	8002198 <HAL_DMA_Abort_IT+0x480>
 8001eb8:	40020010 	.word	0x40020010
 8001ebc:	40020028 	.word	0x40020028
 8001ec0:	40020040 	.word	0x40020040
 8001ec4:	40020058 	.word	0x40020058
 8001ec8:	40020070 	.word	0x40020070
 8001ecc:	40020088 	.word	0x40020088
 8001ed0:	400200a0 	.word	0x400200a0
 8001ed4:	400200b8 	.word	0x400200b8
 8001ed8:	40020410 	.word	0x40020410
 8001edc:	40020428 	.word	0x40020428
 8001ee0:	40020440 	.word	0x40020440
 8001ee4:	40020458 	.word	0x40020458
 8001ee8:	40020470 	.word	0x40020470
 8001eec:	40020488 	.word	0x40020488
 8001ef0:	400204a0 	.word	0x400204a0
 8001ef4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 020e 	bic.w	r2, r2, #14
 8001f06:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a6c      	ldr	r2, [pc, #432]	@ (80020c0 <HAL_DMA_Abort_IT+0x3a8>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d04a      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a6b      	ldr	r2, [pc, #428]	@ (80020c4 <HAL_DMA_Abort_IT+0x3ac>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d045      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a69      	ldr	r2, [pc, #420]	@ (80020c8 <HAL_DMA_Abort_IT+0x3b0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d040      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a68      	ldr	r2, [pc, #416]	@ (80020cc <HAL_DMA_Abort_IT+0x3b4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d03b      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a66      	ldr	r2, [pc, #408]	@ (80020d0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d036      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a65      	ldr	r2, [pc, #404]	@ (80020d4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d031      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a63      	ldr	r2, [pc, #396]	@ (80020d8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d02c      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a62      	ldr	r2, [pc, #392]	@ (80020dc <HAL_DMA_Abort_IT+0x3c4>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d027      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a60      	ldr	r2, [pc, #384]	@ (80020e0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d022      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a5f      	ldr	r2, [pc, #380]	@ (80020e4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d01d      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a5d      	ldr	r2, [pc, #372]	@ (80020e8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d018      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a5c      	ldr	r2, [pc, #368]	@ (80020ec <HAL_DMA_Abort_IT+0x3d4>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d013      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a5a      	ldr	r2, [pc, #360]	@ (80020f0 <HAL_DMA_Abort_IT+0x3d8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d00e      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a59      	ldr	r2, [pc, #356]	@ (80020f4 <HAL_DMA_Abort_IT+0x3dc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d009      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a57      	ldr	r2, [pc, #348]	@ (80020f8 <HAL_DMA_Abort_IT+0x3e0>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d004      	beq.n	8001fa8 <HAL_DMA_Abort_IT+0x290>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a56      	ldr	r2, [pc, #344]	@ (80020fc <HAL_DMA_Abort_IT+0x3e4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d108      	bne.n	8001fba <HAL_DMA_Abort_IT+0x2a2>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0201 	bic.w	r2, r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	e007      	b.n	8001fca <HAL_DMA_Abort_IT+0x2b2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0201 	bic.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a3c      	ldr	r2, [pc, #240]	@ (80020c0 <HAL_DMA_Abort_IT+0x3a8>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d072      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a3a      	ldr	r2, [pc, #232]	@ (80020c4 <HAL_DMA_Abort_IT+0x3ac>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d06d      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a39      	ldr	r2, [pc, #228]	@ (80020c8 <HAL_DMA_Abort_IT+0x3b0>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d068      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a37      	ldr	r2, [pc, #220]	@ (80020cc <HAL_DMA_Abort_IT+0x3b4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d063      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a36      	ldr	r2, [pc, #216]	@ (80020d0 <HAL_DMA_Abort_IT+0x3b8>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d05e      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a34      	ldr	r2, [pc, #208]	@ (80020d4 <HAL_DMA_Abort_IT+0x3bc>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d059      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a33      	ldr	r2, [pc, #204]	@ (80020d8 <HAL_DMA_Abort_IT+0x3c0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d054      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a31      	ldr	r2, [pc, #196]	@ (80020dc <HAL_DMA_Abort_IT+0x3c4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d04f      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a30      	ldr	r2, [pc, #192]	@ (80020e0 <HAL_DMA_Abort_IT+0x3c8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d04a      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a2e      	ldr	r2, [pc, #184]	@ (80020e4 <HAL_DMA_Abort_IT+0x3cc>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d045      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a2d      	ldr	r2, [pc, #180]	@ (80020e8 <HAL_DMA_Abort_IT+0x3d0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d040      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a2b      	ldr	r2, [pc, #172]	@ (80020ec <HAL_DMA_Abort_IT+0x3d4>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d03b      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a2a      	ldr	r2, [pc, #168]	@ (80020f0 <HAL_DMA_Abort_IT+0x3d8>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d036      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a28      	ldr	r2, [pc, #160]	@ (80020f4 <HAL_DMA_Abort_IT+0x3dc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d031      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a27      	ldr	r2, [pc, #156]	@ (80020f8 <HAL_DMA_Abort_IT+0x3e0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d02c      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a25      	ldr	r2, [pc, #148]	@ (80020fc <HAL_DMA_Abort_IT+0x3e4>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d027      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a24      	ldr	r2, [pc, #144]	@ (8002100 <HAL_DMA_Abort_IT+0x3e8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d022      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a22      	ldr	r2, [pc, #136]	@ (8002104 <HAL_DMA_Abort_IT+0x3ec>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d01d      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a21      	ldr	r2, [pc, #132]	@ (8002108 <HAL_DMA_Abort_IT+0x3f0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d018      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a1f      	ldr	r2, [pc, #124]	@ (800210c <HAL_DMA_Abort_IT+0x3f4>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d013      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1e      	ldr	r2, [pc, #120]	@ (8002110 <HAL_DMA_Abort_IT+0x3f8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d00e      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002114 <HAL_DMA_Abort_IT+0x3fc>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d009      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002118 <HAL_DMA_Abort_IT+0x400>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d004      	beq.n	80020ba <HAL_DMA_Abort_IT+0x3a2>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a19      	ldr	r2, [pc, #100]	@ (800211c <HAL_DMA_Abort_IT+0x404>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d132      	bne.n	8002120 <HAL_DMA_Abort_IT+0x408>
 80020ba:	2301      	movs	r3, #1
 80020bc:	e031      	b.n	8002122 <HAL_DMA_Abort_IT+0x40a>
 80020be:	bf00      	nop
 80020c0:	40020010 	.word	0x40020010
 80020c4:	40020028 	.word	0x40020028
 80020c8:	40020040 	.word	0x40020040
 80020cc:	40020058 	.word	0x40020058
 80020d0:	40020070 	.word	0x40020070
 80020d4:	40020088 	.word	0x40020088
 80020d8:	400200a0 	.word	0x400200a0
 80020dc:	400200b8 	.word	0x400200b8
 80020e0:	40020410 	.word	0x40020410
 80020e4:	40020428 	.word	0x40020428
 80020e8:	40020440 	.word	0x40020440
 80020ec:	40020458 	.word	0x40020458
 80020f0:	40020470 	.word	0x40020470
 80020f4:	40020488 	.word	0x40020488
 80020f8:	400204a0 	.word	0x400204a0
 80020fc:	400204b8 	.word	0x400204b8
 8002100:	58025408 	.word	0x58025408
 8002104:	5802541c 	.word	0x5802541c
 8002108:	58025430 	.word	0x58025430
 800210c:	58025444 	.word	0x58025444
 8002110:	58025458 	.word	0x58025458
 8002114:	5802546c 	.word	0x5802546c
 8002118:	58025480 	.word	0x58025480
 800211c:	58025494 	.word	0x58025494
 8002120:	2300      	movs	r3, #0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d028      	beq.n	8002178 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002130:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002134:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002140:	f003 031f 	and.w	r3, r3, #31
 8002144:	2201      	movs	r2, #1
 8002146:	409a      	lsls	r2, r3
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002154:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00c      	beq.n	8002178 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800216c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002176:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218c:	2b00      	cmp	r3, #0
 800218e:	d003      	beq.n	8002198 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop

080021a4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08a      	sub	sp, #40	@ 0x28
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021b0:	4b67      	ldr	r3, [pc, #412]	@ (8002350 <HAL_DMA_IRQHandler+0x1ac>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a67      	ldr	r2, [pc, #412]	@ (8002354 <HAL_DMA_IRQHandler+0x1b0>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0a9b      	lsrs	r3, r3, #10
 80021bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a5f      	ldr	r2, [pc, #380]	@ (8002358 <HAL_DMA_IRQHandler+0x1b4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d04a      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a5d      	ldr	r2, [pc, #372]	@ (800235c <HAL_DMA_IRQHandler+0x1b8>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d045      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5c      	ldr	r2, [pc, #368]	@ (8002360 <HAL_DMA_IRQHandler+0x1bc>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d040      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_DMA_IRQHandler+0x1c0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d03b      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a59      	ldr	r2, [pc, #356]	@ (8002368 <HAL_DMA_IRQHandler+0x1c4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d036      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a57      	ldr	r2, [pc, #348]	@ (800236c <HAL_DMA_IRQHandler+0x1c8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d031      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a56      	ldr	r2, [pc, #344]	@ (8002370 <HAL_DMA_IRQHandler+0x1cc>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d02c      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a54      	ldr	r2, [pc, #336]	@ (8002374 <HAL_DMA_IRQHandler+0x1d0>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d027      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a53      	ldr	r2, [pc, #332]	@ (8002378 <HAL_DMA_IRQHandler+0x1d4>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d022      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a51      	ldr	r2, [pc, #324]	@ (800237c <HAL_DMA_IRQHandler+0x1d8>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d01d      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a50      	ldr	r2, [pc, #320]	@ (8002380 <HAL_DMA_IRQHandler+0x1dc>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d018      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a4e      	ldr	r2, [pc, #312]	@ (8002384 <HAL_DMA_IRQHandler+0x1e0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d013      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a4d      	ldr	r2, [pc, #308]	@ (8002388 <HAL_DMA_IRQHandler+0x1e4>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d00e      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a4b      	ldr	r2, [pc, #300]	@ (800238c <HAL_DMA_IRQHandler+0x1e8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d009      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a4a      	ldr	r2, [pc, #296]	@ (8002390 <HAL_DMA_IRQHandler+0x1ec>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d004      	beq.n	8002276 <HAL_DMA_IRQHandler+0xd2>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a48      	ldr	r2, [pc, #288]	@ (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d101      	bne.n	800227a <HAL_DMA_IRQHandler+0xd6>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <HAL_DMA_IRQHandler+0xd8>
 800227a:	2300      	movs	r3, #0
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 842b 	beq.w	8002ad8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002286:	f003 031f 	and.w	r3, r3, #31
 800228a:	2208      	movs	r2, #8
 800228c:	409a      	lsls	r2, r3
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 80a2 	beq.w	80023dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a2e      	ldr	r2, [pc, #184]	@ (8002358 <HAL_DMA_IRQHandler+0x1b4>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d04a      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a2d      	ldr	r2, [pc, #180]	@ (800235c <HAL_DMA_IRQHandler+0x1b8>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d045      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a2b      	ldr	r2, [pc, #172]	@ (8002360 <HAL_DMA_IRQHandler+0x1bc>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d040      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002364 <HAL_DMA_IRQHandler+0x1c0>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d03b      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a28      	ldr	r2, [pc, #160]	@ (8002368 <HAL_DMA_IRQHandler+0x1c4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d036      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a27      	ldr	r2, [pc, #156]	@ (800236c <HAL_DMA_IRQHandler+0x1c8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d031      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a25      	ldr	r2, [pc, #148]	@ (8002370 <HAL_DMA_IRQHandler+0x1cc>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d02c      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a24      	ldr	r2, [pc, #144]	@ (8002374 <HAL_DMA_IRQHandler+0x1d0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d027      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a22      	ldr	r2, [pc, #136]	@ (8002378 <HAL_DMA_IRQHandler+0x1d4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d022      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a21      	ldr	r2, [pc, #132]	@ (800237c <HAL_DMA_IRQHandler+0x1d8>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d01d      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a1f      	ldr	r2, [pc, #124]	@ (8002380 <HAL_DMA_IRQHandler+0x1dc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d018      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a1e      	ldr	r2, [pc, #120]	@ (8002384 <HAL_DMA_IRQHandler+0x1e0>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d013      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1c      	ldr	r2, [pc, #112]	@ (8002388 <HAL_DMA_IRQHandler+0x1e4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d00e      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1b      	ldr	r2, [pc, #108]	@ (800238c <HAL_DMA_IRQHandler+0x1e8>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d009      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a19      	ldr	r2, [pc, #100]	@ (8002390 <HAL_DMA_IRQHandler+0x1ec>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d004      	beq.n	8002338 <HAL_DMA_IRQHandler+0x194>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a18      	ldr	r2, [pc, #96]	@ (8002394 <HAL_DMA_IRQHandler+0x1f0>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d12f      	bne.n	8002398 <HAL_DMA_IRQHandler+0x1f4>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0304 	and.w	r3, r3, #4
 8002342:	2b00      	cmp	r3, #0
 8002344:	bf14      	ite	ne
 8002346:	2301      	movne	r3, #1
 8002348:	2300      	moveq	r3, #0
 800234a:	b2db      	uxtb	r3, r3
 800234c:	e02e      	b.n	80023ac <HAL_DMA_IRQHandler+0x208>
 800234e:	bf00      	nop
 8002350:	240000bc 	.word	0x240000bc
 8002354:	1b4e81b5 	.word	0x1b4e81b5
 8002358:	40020010 	.word	0x40020010
 800235c:	40020028 	.word	0x40020028
 8002360:	40020040 	.word	0x40020040
 8002364:	40020058 	.word	0x40020058
 8002368:	40020070 	.word	0x40020070
 800236c:	40020088 	.word	0x40020088
 8002370:	400200a0 	.word	0x400200a0
 8002374:	400200b8 	.word	0x400200b8
 8002378:	40020410 	.word	0x40020410
 800237c:	40020428 	.word	0x40020428
 8002380:	40020440 	.word	0x40020440
 8002384:	40020458 	.word	0x40020458
 8002388:	40020470 	.word	0x40020470
 800238c:	40020488 	.word	0x40020488
 8002390:	400204a0 	.word	0x400204a0
 8002394:	400204b8 	.word	0x400204b8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bf14      	ite	ne
 80023a6:	2301      	movne	r3, #1
 80023a8:	2300      	moveq	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d015      	beq.n	80023dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f022 0204 	bic.w	r2, r2, #4
 80023be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	2208      	movs	r2, #8
 80023ca:	409a      	lsls	r2, r3
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d4:	f043 0201 	orr.w	r2, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d06e      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a69      	ldr	r2, [pc, #420]	@ (800259c <HAL_DMA_IRQHandler+0x3f8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d04a      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a67      	ldr	r2, [pc, #412]	@ (80025a0 <HAL_DMA_IRQHandler+0x3fc>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d045      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a66      	ldr	r2, [pc, #408]	@ (80025a4 <HAL_DMA_IRQHandler+0x400>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d040      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a64      	ldr	r2, [pc, #400]	@ (80025a8 <HAL_DMA_IRQHandler+0x404>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d03b      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a63      	ldr	r2, [pc, #396]	@ (80025ac <HAL_DMA_IRQHandler+0x408>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d036      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a61      	ldr	r2, [pc, #388]	@ (80025b0 <HAL_DMA_IRQHandler+0x40c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d031      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a60      	ldr	r2, [pc, #384]	@ (80025b4 <HAL_DMA_IRQHandler+0x410>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d02c      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a5e      	ldr	r2, [pc, #376]	@ (80025b8 <HAL_DMA_IRQHandler+0x414>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d027      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a5d      	ldr	r2, [pc, #372]	@ (80025bc <HAL_DMA_IRQHandler+0x418>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d022      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a5b      	ldr	r2, [pc, #364]	@ (80025c0 <HAL_DMA_IRQHandler+0x41c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d01d      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a5a      	ldr	r2, [pc, #360]	@ (80025c4 <HAL_DMA_IRQHandler+0x420>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d018      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a58      	ldr	r2, [pc, #352]	@ (80025c8 <HAL_DMA_IRQHandler+0x424>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d013      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a57      	ldr	r2, [pc, #348]	@ (80025cc <HAL_DMA_IRQHandler+0x428>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d00e      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a55      	ldr	r2, [pc, #340]	@ (80025d0 <HAL_DMA_IRQHandler+0x42c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a54      	ldr	r2, [pc, #336]	@ (80025d4 <HAL_DMA_IRQHandler+0x430>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d004      	beq.n	8002492 <HAL_DMA_IRQHandler+0x2ee>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a52      	ldr	r2, [pc, #328]	@ (80025d8 <HAL_DMA_IRQHandler+0x434>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d10a      	bne.n	80024a8 <HAL_DMA_IRQHandler+0x304>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	695b      	ldr	r3, [r3, #20]
 8002498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf14      	ite	ne
 80024a0:	2301      	movne	r3, #1
 80024a2:	2300      	moveq	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	e003      	b.n	80024b0 <HAL_DMA_IRQHandler+0x30c>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2300      	movs	r3, #0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d00d      	beq.n	80024d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	2201      	movs	r2, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	6a3b      	ldr	r3, [r7, #32]
 80024c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c8:	f043 0202 	orr.w	r2, r3, #2
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d4:	f003 031f 	and.w	r3, r3, #31
 80024d8:	2204      	movs	r2, #4
 80024da:	409a      	lsls	r2, r3
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 808f 	beq.w	8002604 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2c      	ldr	r2, [pc, #176]	@ (800259c <HAL_DMA_IRQHandler+0x3f8>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d04a      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2a      	ldr	r2, [pc, #168]	@ (80025a0 <HAL_DMA_IRQHandler+0x3fc>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d045      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a29      	ldr	r2, [pc, #164]	@ (80025a4 <HAL_DMA_IRQHandler+0x400>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d040      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a27      	ldr	r2, [pc, #156]	@ (80025a8 <HAL_DMA_IRQHandler+0x404>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d03b      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a26      	ldr	r2, [pc, #152]	@ (80025ac <HAL_DMA_IRQHandler+0x408>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d036      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a24      	ldr	r2, [pc, #144]	@ (80025b0 <HAL_DMA_IRQHandler+0x40c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d031      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a23      	ldr	r2, [pc, #140]	@ (80025b4 <HAL_DMA_IRQHandler+0x410>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d02c      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a21      	ldr	r2, [pc, #132]	@ (80025b8 <HAL_DMA_IRQHandler+0x414>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d027      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a20      	ldr	r2, [pc, #128]	@ (80025bc <HAL_DMA_IRQHandler+0x418>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d022      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <HAL_DMA_IRQHandler+0x41c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d01d      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_DMA_IRQHandler+0x420>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d018      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a1b      	ldr	r2, [pc, #108]	@ (80025c8 <HAL_DMA_IRQHandler+0x424>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d013      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a1a      	ldr	r2, [pc, #104]	@ (80025cc <HAL_DMA_IRQHandler+0x428>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d00e      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a18      	ldr	r2, [pc, #96]	@ (80025d0 <HAL_DMA_IRQHandler+0x42c>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d009      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a17      	ldr	r2, [pc, #92]	@ (80025d4 <HAL_DMA_IRQHandler+0x430>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d004      	beq.n	8002586 <HAL_DMA_IRQHandler+0x3e2>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a15      	ldr	r2, [pc, #84]	@ (80025d8 <HAL_DMA_IRQHandler+0x434>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d12a      	bne.n	80025dc <HAL_DMA_IRQHandler+0x438>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	bf14      	ite	ne
 8002594:	2301      	movne	r3, #1
 8002596:	2300      	moveq	r3, #0
 8002598:	b2db      	uxtb	r3, r3
 800259a:	e023      	b.n	80025e4 <HAL_DMA_IRQHandler+0x440>
 800259c:	40020010 	.word	0x40020010
 80025a0:	40020028 	.word	0x40020028
 80025a4:	40020040 	.word	0x40020040
 80025a8:	40020058 	.word	0x40020058
 80025ac:	40020070 	.word	0x40020070
 80025b0:	40020088 	.word	0x40020088
 80025b4:	400200a0 	.word	0x400200a0
 80025b8:	400200b8 	.word	0x400200b8
 80025bc:	40020410 	.word	0x40020410
 80025c0:	40020428 	.word	0x40020428
 80025c4:	40020440 	.word	0x40020440
 80025c8:	40020458 	.word	0x40020458
 80025cc:	40020470 	.word	0x40020470
 80025d0:	40020488 	.word	0x40020488
 80025d4:	400204a0 	.word	0x400204a0
 80025d8:	400204b8 	.word	0x400204b8
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	2300      	movs	r3, #0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00d      	beq.n	8002604 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ec:	f003 031f 	and.w	r3, r3, #31
 80025f0:	2204      	movs	r2, #4
 80025f2:	409a      	lsls	r2, r3
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fc:	f043 0204 	orr.w	r2, r3, #4
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002608:	f003 031f 	and.w	r3, r3, #31
 800260c:	2210      	movs	r2, #16
 800260e:	409a      	lsls	r2, r3
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	f000 80a6 	beq.w	8002766 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a85      	ldr	r2, [pc, #532]	@ (8002834 <HAL_DMA_IRQHandler+0x690>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d04a      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a83      	ldr	r2, [pc, #524]	@ (8002838 <HAL_DMA_IRQHandler+0x694>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d045      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a82      	ldr	r2, [pc, #520]	@ (800283c <HAL_DMA_IRQHandler+0x698>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d040      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a80      	ldr	r2, [pc, #512]	@ (8002840 <HAL_DMA_IRQHandler+0x69c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d03b      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a7f      	ldr	r2, [pc, #508]	@ (8002844 <HAL_DMA_IRQHandler+0x6a0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d036      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a7d      	ldr	r2, [pc, #500]	@ (8002848 <HAL_DMA_IRQHandler+0x6a4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d031      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a7c      	ldr	r2, [pc, #496]	@ (800284c <HAL_DMA_IRQHandler+0x6a8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d02c      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a7a      	ldr	r2, [pc, #488]	@ (8002850 <HAL_DMA_IRQHandler+0x6ac>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d027      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a79      	ldr	r2, [pc, #484]	@ (8002854 <HAL_DMA_IRQHandler+0x6b0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d022      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a77      	ldr	r2, [pc, #476]	@ (8002858 <HAL_DMA_IRQHandler+0x6b4>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d01d      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a76      	ldr	r2, [pc, #472]	@ (800285c <HAL_DMA_IRQHandler+0x6b8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d018      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a74      	ldr	r2, [pc, #464]	@ (8002860 <HAL_DMA_IRQHandler+0x6bc>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d013      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a73      	ldr	r2, [pc, #460]	@ (8002864 <HAL_DMA_IRQHandler+0x6c0>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d00e      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a71      	ldr	r2, [pc, #452]	@ (8002868 <HAL_DMA_IRQHandler+0x6c4>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d009      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a70      	ldr	r2, [pc, #448]	@ (800286c <HAL_DMA_IRQHandler+0x6c8>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d004      	beq.n	80026ba <HAL_DMA_IRQHandler+0x516>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a6e      	ldr	r2, [pc, #440]	@ (8002870 <HAL_DMA_IRQHandler+0x6cc>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d10a      	bne.n	80026d0 <HAL_DMA_IRQHandler+0x52c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0308 	and.w	r3, r3, #8
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf14      	ite	ne
 80026c8:	2301      	movne	r3, #1
 80026ca:	2300      	moveq	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	e009      	b.n	80026e4 <HAL_DMA_IRQHandler+0x540>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	2b00      	cmp	r3, #0
 80026dc:	bf14      	ite	ne
 80026de:	2301      	movne	r3, #1
 80026e0:	2300      	moveq	r3, #0
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d03e      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ec:	f003 031f 	and.w	r3, r3, #31
 80026f0:	2210      	movs	r2, #16
 80026f2:	409a      	lsls	r2, r3
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d018      	beq.n	8002738 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d108      	bne.n	8002726 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002718:	2b00      	cmp	r3, #0
 800271a:	d024      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	4798      	blx	r3
 8002724:	e01f      	b.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800272a:	2b00      	cmp	r3, #0
 800272c:	d01b      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
 8002736:	e016      	b.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d107      	bne.n	8002756 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0208 	bic.w	r2, r2, #8
 8002754:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275a:	2b00      	cmp	r3, #0
 800275c:	d003      	beq.n	8002766 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276a:	f003 031f 	and.w	r3, r3, #31
 800276e:	2220      	movs	r2, #32
 8002770:	409a      	lsls	r2, r3
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8110 	beq.w	800299c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a2c      	ldr	r2, [pc, #176]	@ (8002834 <HAL_DMA_IRQHandler+0x690>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d04a      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a2b      	ldr	r2, [pc, #172]	@ (8002838 <HAL_DMA_IRQHandler+0x694>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d045      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a29      	ldr	r2, [pc, #164]	@ (800283c <HAL_DMA_IRQHandler+0x698>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d040      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a28      	ldr	r2, [pc, #160]	@ (8002840 <HAL_DMA_IRQHandler+0x69c>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d03b      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a26      	ldr	r2, [pc, #152]	@ (8002844 <HAL_DMA_IRQHandler+0x6a0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d036      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a25      	ldr	r2, [pc, #148]	@ (8002848 <HAL_DMA_IRQHandler+0x6a4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d031      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a23      	ldr	r2, [pc, #140]	@ (800284c <HAL_DMA_IRQHandler+0x6a8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d02c      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a22      	ldr	r2, [pc, #136]	@ (8002850 <HAL_DMA_IRQHandler+0x6ac>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d027      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a20      	ldr	r2, [pc, #128]	@ (8002854 <HAL_DMA_IRQHandler+0x6b0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d022      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a1f      	ldr	r2, [pc, #124]	@ (8002858 <HAL_DMA_IRQHandler+0x6b4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d01d      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a1d      	ldr	r2, [pc, #116]	@ (800285c <HAL_DMA_IRQHandler+0x6b8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d018      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002860 <HAL_DMA_IRQHandler+0x6bc>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d013      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a1a      	ldr	r2, [pc, #104]	@ (8002864 <HAL_DMA_IRQHandler+0x6c0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d00e      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a19      	ldr	r2, [pc, #100]	@ (8002868 <HAL_DMA_IRQHandler+0x6c4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d009      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a17      	ldr	r2, [pc, #92]	@ (800286c <HAL_DMA_IRQHandler+0x6c8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d004      	beq.n	800281c <HAL_DMA_IRQHandler+0x678>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a16      	ldr	r2, [pc, #88]	@ (8002870 <HAL_DMA_IRQHandler+0x6cc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d12b      	bne.n	8002874 <HAL_DMA_IRQHandler+0x6d0>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	2b00      	cmp	r3, #0
 8002828:	bf14      	ite	ne
 800282a:	2301      	movne	r3, #1
 800282c:	2300      	moveq	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	e02a      	b.n	8002888 <HAL_DMA_IRQHandler+0x6e4>
 8002832:	bf00      	nop
 8002834:	40020010 	.word	0x40020010
 8002838:	40020028 	.word	0x40020028
 800283c:	40020040 	.word	0x40020040
 8002840:	40020058 	.word	0x40020058
 8002844:	40020070 	.word	0x40020070
 8002848:	40020088 	.word	0x40020088
 800284c:	400200a0 	.word	0x400200a0
 8002850:	400200b8 	.word	0x400200b8
 8002854:	40020410 	.word	0x40020410
 8002858:	40020428 	.word	0x40020428
 800285c:	40020440 	.word	0x40020440
 8002860:	40020458 	.word	0x40020458
 8002864:	40020470 	.word	0x40020470
 8002868:	40020488 	.word	0x40020488
 800286c:	400204a0 	.word	0x400204a0
 8002870:	400204b8 	.word	0x400204b8
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	bf14      	ite	ne
 8002882:	2301      	movne	r3, #1
 8002884:	2300      	moveq	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 8087 	beq.w	800299c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	2220      	movs	r2, #32
 8002898:	409a      	lsls	r2, r3
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d139      	bne.n	800291e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0216 	bic.w	r2, r2, #22
 80028b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	695a      	ldr	r2, [r3, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d103      	bne.n	80028da <HAL_DMA_IRQHandler+0x736>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d007      	beq.n	80028ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0208 	bic.w	r2, r2, #8
 80028e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ee:	f003 031f 	and.w	r3, r3, #31
 80028f2:	223f      	movs	r2, #63	@ 0x3f
 80028f4:	409a      	lsls	r2, r3
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 834a 	beq.w	8002fa8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	4798      	blx	r3
          }
          return;
 800291c:	e344      	b.n	8002fa8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d018      	beq.n	800295e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d108      	bne.n	800294c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	2b00      	cmp	r3, #0
 8002940:	d02c      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	4798      	blx	r3
 800294a:	e027      	b.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d023      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	4798      	blx	r3
 800295c:	e01e      	b.n	800299c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10f      	bne.n	800298c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0210 	bic.w	r2, r2, #16
 800297a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8306 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8088 	beq.w	8002ac4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2204      	movs	r2, #4
 80029b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a7a      	ldr	r2, [pc, #488]	@ (8002bac <HAL_DMA_IRQHandler+0xa08>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d04a      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a79      	ldr	r2, [pc, #484]	@ (8002bb0 <HAL_DMA_IRQHandler+0xa0c>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d045      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a77      	ldr	r2, [pc, #476]	@ (8002bb4 <HAL_DMA_IRQHandler+0xa10>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d040      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a76      	ldr	r2, [pc, #472]	@ (8002bb8 <HAL_DMA_IRQHandler+0xa14>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d03b      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a74      	ldr	r2, [pc, #464]	@ (8002bbc <HAL_DMA_IRQHandler+0xa18>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d036      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a73      	ldr	r2, [pc, #460]	@ (8002bc0 <HAL_DMA_IRQHandler+0xa1c>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d031      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a71      	ldr	r2, [pc, #452]	@ (8002bc4 <HAL_DMA_IRQHandler+0xa20>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d02c      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a70      	ldr	r2, [pc, #448]	@ (8002bc8 <HAL_DMA_IRQHandler+0xa24>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d027      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a6e      	ldr	r2, [pc, #440]	@ (8002bcc <HAL_DMA_IRQHandler+0xa28>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d022      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8002bd0 <HAL_DMA_IRQHandler+0xa2c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d01d      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a6b      	ldr	r2, [pc, #428]	@ (8002bd4 <HAL_DMA_IRQHandler+0xa30>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d018      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8002bd8 <HAL_DMA_IRQHandler+0xa34>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d013      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a68      	ldr	r2, [pc, #416]	@ (8002bdc <HAL_DMA_IRQHandler+0xa38>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00e      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a67      	ldr	r2, [pc, #412]	@ (8002be0 <HAL_DMA_IRQHandler+0xa3c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d009      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_DMA_IRQHandler+0xa40>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d004      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x8b8>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a64      	ldr	r2, [pc, #400]	@ (8002be8 <HAL_DMA_IRQHandler+0xa44>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d108      	bne.n	8002a6e <HAL_DMA_IRQHandler+0x8ca>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0201 	bic.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	e007      	b.n	8002a7e <HAL_DMA_IRQHandler+0x8da>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	3301      	adds	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d307      	bcc.n	8002a9a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f2      	bne.n	8002a7e <HAL_DMA_IRQHandler+0x8da>
 8002a98:	e000      	b.n	8002a9c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002a9a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d004      	beq.n	8002ab4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2203      	movs	r2, #3
 8002aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002ab2:	e003      	b.n	8002abc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 8272 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
 8002ad6:	e26c      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a43      	ldr	r2, [pc, #268]	@ (8002bec <HAL_DMA_IRQHandler+0xa48>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d022      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a42      	ldr	r2, [pc, #264]	@ (8002bf0 <HAL_DMA_IRQHandler+0xa4c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d01d      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a40      	ldr	r2, [pc, #256]	@ (8002bf4 <HAL_DMA_IRQHandler+0xa50>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d018      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a3f      	ldr	r2, [pc, #252]	@ (8002bf8 <HAL_DMA_IRQHandler+0xa54>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d013      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a3d      	ldr	r2, [pc, #244]	@ (8002bfc <HAL_DMA_IRQHandler+0xa58>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d00e      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a3c      	ldr	r2, [pc, #240]	@ (8002c00 <HAL_DMA_IRQHandler+0xa5c>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d009      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_DMA_IRQHandler+0xa60>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d004      	beq.n	8002b28 <HAL_DMA_IRQHandler+0x984>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a39      	ldr	r2, [pc, #228]	@ (8002c08 <HAL_DMA_IRQHandler+0xa64>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d101      	bne.n	8002b2c <HAL_DMA_IRQHandler+0x988>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_DMA_IRQHandler+0x98a>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 823f 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b40:	f003 031f 	and.w	r3, r3, #31
 8002b44:	2204      	movs	r2, #4
 8002b46:	409a      	lsls	r2, r3
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 80cd 	beq.w	8002cec <HAL_DMA_IRQHandler+0xb48>
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80c7 	beq.w	8002cec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b62:	f003 031f 	and.w	r3, r3, #31
 8002b66:	2204      	movs	r2, #4
 8002b68:	409a      	lsls	r2, r3
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d049      	beq.n	8002c0c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d109      	bne.n	8002b96 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8210 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b94:	e20a      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 8206 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ba8:	e200      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
 8002baa:	bf00      	nop
 8002bac:	40020010 	.word	0x40020010
 8002bb0:	40020028 	.word	0x40020028
 8002bb4:	40020040 	.word	0x40020040
 8002bb8:	40020058 	.word	0x40020058
 8002bbc:	40020070 	.word	0x40020070
 8002bc0:	40020088 	.word	0x40020088
 8002bc4:	400200a0 	.word	0x400200a0
 8002bc8:	400200b8 	.word	0x400200b8
 8002bcc:	40020410 	.word	0x40020410
 8002bd0:	40020428 	.word	0x40020428
 8002bd4:	40020440 	.word	0x40020440
 8002bd8:	40020458 	.word	0x40020458
 8002bdc:	40020470 	.word	0x40020470
 8002be0:	40020488 	.word	0x40020488
 8002be4:	400204a0 	.word	0x400204a0
 8002be8:	400204b8 	.word	0x400204b8
 8002bec:	58025408 	.word	0x58025408
 8002bf0:	5802541c 	.word	0x5802541c
 8002bf4:	58025430 	.word	0x58025430
 8002bf8:	58025444 	.word	0x58025444
 8002bfc:	58025458 	.word	0x58025458
 8002c00:	5802546c 	.word	0x5802546c
 8002c04:	58025480 	.word	0x58025480
 8002c08:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	f003 0320 	and.w	r3, r3, #32
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d160      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a7f      	ldr	r2, [pc, #508]	@ (8002e18 <HAL_DMA_IRQHandler+0xc74>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d04a      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a7d      	ldr	r2, [pc, #500]	@ (8002e1c <HAL_DMA_IRQHandler+0xc78>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d045      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002e20 <HAL_DMA_IRQHandler+0xc7c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d040      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a7a      	ldr	r2, [pc, #488]	@ (8002e24 <HAL_DMA_IRQHandler+0xc80>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d03b      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a79      	ldr	r2, [pc, #484]	@ (8002e28 <HAL_DMA_IRQHandler+0xc84>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d036      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a77      	ldr	r2, [pc, #476]	@ (8002e2c <HAL_DMA_IRQHandler+0xc88>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d031      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a76      	ldr	r2, [pc, #472]	@ (8002e30 <HAL_DMA_IRQHandler+0xc8c>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d02c      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a74      	ldr	r2, [pc, #464]	@ (8002e34 <HAL_DMA_IRQHandler+0xc90>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d027      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a73      	ldr	r2, [pc, #460]	@ (8002e38 <HAL_DMA_IRQHandler+0xc94>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d022      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a71      	ldr	r2, [pc, #452]	@ (8002e3c <HAL_DMA_IRQHandler+0xc98>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d01d      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a70      	ldr	r2, [pc, #448]	@ (8002e40 <HAL_DMA_IRQHandler+0xc9c>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d018      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a6e      	ldr	r2, [pc, #440]	@ (8002e44 <HAL_DMA_IRQHandler+0xca0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d013      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a6d      	ldr	r2, [pc, #436]	@ (8002e48 <HAL_DMA_IRQHandler+0xca4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d00e      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a6b      	ldr	r2, [pc, #428]	@ (8002e4c <HAL_DMA_IRQHandler+0xca8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d009      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a6a      	ldr	r2, [pc, #424]	@ (8002e50 <HAL_DMA_IRQHandler+0xcac>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d004      	beq.n	8002cb6 <HAL_DMA_IRQHandler+0xb12>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a68      	ldr	r2, [pc, #416]	@ (8002e54 <HAL_DMA_IRQHandler+0xcb0>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d108      	bne.n	8002cc8 <HAL_DMA_IRQHandler+0xb24>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 0208 	bic.w	r2, r2, #8
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e007      	b.n	8002cd8 <HAL_DMA_IRQHandler+0xb34>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0204 	bic.w	r2, r2, #4
 8002cd6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8165 	beq.w	8002fac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002cea:	e15f      	b.n	8002fac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 80c5 	beq.w	8002e8c <HAL_DMA_IRQHandler+0xce8>
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80bf 	beq.w	8002e8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f003 031f 	and.w	r3, r3, #31
 8002d16:	2202      	movs	r2, #2
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d018      	beq.n	8002d5a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 813a 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d44:	e134      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	f000 8130 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d58:	e12a      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	f003 0320 	and.w	r3, r3, #32
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f040 8089 	bne.w	8002e78 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002e18 <HAL_DMA_IRQHandler+0xc74>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d04a      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a29      	ldr	r2, [pc, #164]	@ (8002e1c <HAL_DMA_IRQHandler+0xc78>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d045      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a28      	ldr	r2, [pc, #160]	@ (8002e20 <HAL_DMA_IRQHandler+0xc7c>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d040      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a26      	ldr	r2, [pc, #152]	@ (8002e24 <HAL_DMA_IRQHandler+0xc80>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d03b      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a25      	ldr	r2, [pc, #148]	@ (8002e28 <HAL_DMA_IRQHandler+0xc84>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d036      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a23      	ldr	r2, [pc, #140]	@ (8002e2c <HAL_DMA_IRQHandler+0xc88>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d031      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a22      	ldr	r2, [pc, #136]	@ (8002e30 <HAL_DMA_IRQHandler+0xc8c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d02c      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a20      	ldr	r2, [pc, #128]	@ (8002e34 <HAL_DMA_IRQHandler+0xc90>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d027      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a1f      	ldr	r2, [pc, #124]	@ (8002e38 <HAL_DMA_IRQHandler+0xc94>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <HAL_DMA_IRQHandler+0xc98>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d01d      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <HAL_DMA_IRQHandler+0xc9c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d018      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8002e44 <HAL_DMA_IRQHandler+0xca0>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d013      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a19      	ldr	r2, [pc, #100]	@ (8002e48 <HAL_DMA_IRQHandler+0xca4>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d00e      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a17      	ldr	r2, [pc, #92]	@ (8002e4c <HAL_DMA_IRQHandler+0xca8>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d009      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a16      	ldr	r2, [pc, #88]	@ (8002e50 <HAL_DMA_IRQHandler+0xcac>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d004      	beq.n	8002e06 <HAL_DMA_IRQHandler+0xc62>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a14      	ldr	r2, [pc, #80]	@ (8002e54 <HAL_DMA_IRQHandler+0xcb0>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d128      	bne.n	8002e58 <HAL_DMA_IRQHandler+0xcb4>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0214 	bic.w	r2, r2, #20
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	e027      	b.n	8002e68 <HAL_DMA_IRQHandler+0xcc4>
 8002e18:	40020010 	.word	0x40020010
 8002e1c:	40020028 	.word	0x40020028
 8002e20:	40020040 	.word	0x40020040
 8002e24:	40020058 	.word	0x40020058
 8002e28:	40020070 	.word	0x40020070
 8002e2c:	40020088 	.word	0x40020088
 8002e30:	400200a0 	.word	0x400200a0
 8002e34:	400200b8 	.word	0x400200b8
 8002e38:	40020410 	.word	0x40020410
 8002e3c:	40020428 	.word	0x40020428
 8002e40:	40020440 	.word	0x40020440
 8002e44:	40020458 	.word	0x40020458
 8002e48:	40020470 	.word	0x40020470
 8002e4c:	40020488 	.word	0x40020488
 8002e50:	400204a0 	.word	0x400204a0
 8002e54:	400204b8 	.word	0x400204b8
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 020a 	bic.w	r2, r2, #10
 8002e66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f000 8097 	beq.w	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e8a:	e091      	b.n	8002fb0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	2208      	movs	r2, #8
 8002e96:	409a      	lsls	r2, r3
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 8088 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8082 	beq.w	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a41      	ldr	r2, [pc, #260]	@ (8002fb8 <HAL_DMA_IRQHandler+0xe14>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d04a      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a3f      	ldr	r2, [pc, #252]	@ (8002fbc <HAL_DMA_IRQHandler+0xe18>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d045      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a3e      	ldr	r2, [pc, #248]	@ (8002fc0 <HAL_DMA_IRQHandler+0xe1c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d040      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a3c      	ldr	r2, [pc, #240]	@ (8002fc4 <HAL_DMA_IRQHandler+0xe20>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d03b      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a3b      	ldr	r2, [pc, #236]	@ (8002fc8 <HAL_DMA_IRQHandler+0xe24>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d036      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a39      	ldr	r2, [pc, #228]	@ (8002fcc <HAL_DMA_IRQHandler+0xe28>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d031      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a38      	ldr	r2, [pc, #224]	@ (8002fd0 <HAL_DMA_IRQHandler+0xe2c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d02c      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a36      	ldr	r2, [pc, #216]	@ (8002fd4 <HAL_DMA_IRQHandler+0xe30>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d027      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a35      	ldr	r2, [pc, #212]	@ (8002fd8 <HAL_DMA_IRQHandler+0xe34>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d022      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a33      	ldr	r2, [pc, #204]	@ (8002fdc <HAL_DMA_IRQHandler+0xe38>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d01d      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a32      	ldr	r2, [pc, #200]	@ (8002fe0 <HAL_DMA_IRQHandler+0xe3c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d018      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a30      	ldr	r2, [pc, #192]	@ (8002fe4 <HAL_DMA_IRQHandler+0xe40>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a2f      	ldr	r2, [pc, #188]	@ (8002fe8 <HAL_DMA_IRQHandler+0xe44>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d00e      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a2d      	ldr	r2, [pc, #180]	@ (8002fec <HAL_DMA_IRQHandler+0xe48>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d009      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002ff0 <HAL_DMA_IRQHandler+0xe4c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d004      	beq.n	8002f4e <HAL_DMA_IRQHandler+0xdaa>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a2a      	ldr	r2, [pc, #168]	@ (8002ff4 <HAL_DMA_IRQHandler+0xe50>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d108      	bne.n	8002f60 <HAL_DMA_IRQHandler+0xdbc>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 021c 	bic.w	r2, r2, #28
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	e007      	b.n	8002f70 <HAL_DMA_IRQHandler+0xdcc>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 020e 	bic.w	r2, r2, #14
 8002f6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	2201      	movs	r2, #1
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d009      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	4798      	blx	r3
 8002fa6:	e004      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002fa8:	bf00      	nop
 8002faa:	e002      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fac:	bf00      	nop
 8002fae:	e000      	b.n	8002fb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002fb0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002fb2:	3728      	adds	r7, #40	@ 0x28
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40020010 	.word	0x40020010
 8002fbc:	40020028 	.word	0x40020028
 8002fc0:	40020040 	.word	0x40020040
 8002fc4:	40020058 	.word	0x40020058
 8002fc8:	40020070 	.word	0x40020070
 8002fcc:	40020088 	.word	0x40020088
 8002fd0:	400200a0 	.word	0x400200a0
 8002fd4:	400200b8 	.word	0x400200b8
 8002fd8:	40020410 	.word	0x40020410
 8002fdc:	40020428 	.word	0x40020428
 8002fe0:	40020440 	.word	0x40020440
 8002fe4:	40020458 	.word	0x40020458
 8002fe8:	40020470 	.word	0x40020470
 8002fec:	40020488 	.word	0x40020488
 8002ff0:	400204a0 	.word	0x400204a0
 8002ff4:	400204b8 	.word	0x400204b8

08002ff8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003022:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a7f      	ldr	r2, [pc, #508]	@ (800322c <DMA_SetConfig+0x21c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d072      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a7d      	ldr	r2, [pc, #500]	@ (8003230 <DMA_SetConfig+0x220>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d06d      	beq.n	800311a <DMA_SetConfig+0x10a>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a7c      	ldr	r2, [pc, #496]	@ (8003234 <DMA_SetConfig+0x224>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d068      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a7a      	ldr	r2, [pc, #488]	@ (8003238 <DMA_SetConfig+0x228>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d063      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a79      	ldr	r2, [pc, #484]	@ (800323c <DMA_SetConfig+0x22c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d05e      	beq.n	800311a <DMA_SetConfig+0x10a>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a77      	ldr	r2, [pc, #476]	@ (8003240 <DMA_SetConfig+0x230>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d059      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a76      	ldr	r2, [pc, #472]	@ (8003244 <DMA_SetConfig+0x234>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d054      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a74      	ldr	r2, [pc, #464]	@ (8003248 <DMA_SetConfig+0x238>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d04f      	beq.n	800311a <DMA_SetConfig+0x10a>
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a73      	ldr	r2, [pc, #460]	@ (800324c <DMA_SetConfig+0x23c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d04a      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a71      	ldr	r2, [pc, #452]	@ (8003250 <DMA_SetConfig+0x240>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d045      	beq.n	800311a <DMA_SetConfig+0x10a>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a70      	ldr	r2, [pc, #448]	@ (8003254 <DMA_SetConfig+0x244>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d040      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a6e      	ldr	r2, [pc, #440]	@ (8003258 <DMA_SetConfig+0x248>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d03b      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a6d      	ldr	r2, [pc, #436]	@ (800325c <DMA_SetConfig+0x24c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d036      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a6b      	ldr	r2, [pc, #428]	@ (8003260 <DMA_SetConfig+0x250>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d031      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a6a      	ldr	r2, [pc, #424]	@ (8003264 <DMA_SetConfig+0x254>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d02c      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a68      	ldr	r2, [pc, #416]	@ (8003268 <DMA_SetConfig+0x258>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d027      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a67      	ldr	r2, [pc, #412]	@ (800326c <DMA_SetConfig+0x25c>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d022      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a65      	ldr	r2, [pc, #404]	@ (8003270 <DMA_SetConfig+0x260>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01d      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a64      	ldr	r2, [pc, #400]	@ (8003274 <DMA_SetConfig+0x264>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d018      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a62      	ldr	r2, [pc, #392]	@ (8003278 <DMA_SetConfig+0x268>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d013      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a61      	ldr	r2, [pc, #388]	@ (800327c <DMA_SetConfig+0x26c>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d00e      	beq.n	800311a <DMA_SetConfig+0x10a>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a5f      	ldr	r2, [pc, #380]	@ (8003280 <DMA_SetConfig+0x270>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d009      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a5e      	ldr	r2, [pc, #376]	@ (8003284 <DMA_SetConfig+0x274>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d004      	beq.n	800311a <DMA_SetConfig+0x10a>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a5c      	ldr	r2, [pc, #368]	@ (8003288 <DMA_SetConfig+0x278>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <DMA_SetConfig+0x10e>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <DMA_SetConfig+0x110>
 800311e:	2300      	movs	r3, #0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00d      	beq.n	8003140 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003128:	68fa      	ldr	r2, [r7, #12]
 800312a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800312c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003132:	2b00      	cmp	r3, #0
 8003134:	d004      	beq.n	8003140 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800313e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a39      	ldr	r2, [pc, #228]	@ (800322c <DMA_SetConfig+0x21c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d04a      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a38      	ldr	r2, [pc, #224]	@ (8003230 <DMA_SetConfig+0x220>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d045      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a36      	ldr	r2, [pc, #216]	@ (8003234 <DMA_SetConfig+0x224>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d040      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a35      	ldr	r2, [pc, #212]	@ (8003238 <DMA_SetConfig+0x228>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d03b      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a33      	ldr	r2, [pc, #204]	@ (800323c <DMA_SetConfig+0x22c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d036      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a32      	ldr	r2, [pc, #200]	@ (8003240 <DMA_SetConfig+0x230>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d031      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a30      	ldr	r2, [pc, #192]	@ (8003244 <DMA_SetConfig+0x234>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d02c      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a2f      	ldr	r2, [pc, #188]	@ (8003248 <DMA_SetConfig+0x238>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d027      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a2d      	ldr	r2, [pc, #180]	@ (800324c <DMA_SetConfig+0x23c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d022      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2c      	ldr	r2, [pc, #176]	@ (8003250 <DMA_SetConfig+0x240>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d01d      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003254 <DMA_SetConfig+0x244>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d018      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x248>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d013      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x24c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00e      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x250>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d009      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x254>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <DMA_SetConfig+0x1d0>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x258>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d101      	bne.n	80031e4 <DMA_SetConfig+0x1d4>
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <DMA_SetConfig+0x1d6>
 80031e4:	2300      	movs	r3, #0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d059      	beq.n	800329e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ee:	f003 031f 	and.w	r3, r3, #31
 80031f2:	223f      	movs	r2, #63	@ 0x3f
 80031f4:	409a      	lsls	r2, r3
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003208:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	2b40      	cmp	r3, #64	@ 0x40
 8003218:	d138      	bne.n	800328c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800322a:	e086      	b.n	800333a <DMA_SetConfig+0x32a>
 800322c:	40020010 	.word	0x40020010
 8003230:	40020028 	.word	0x40020028
 8003234:	40020040 	.word	0x40020040
 8003238:	40020058 	.word	0x40020058
 800323c:	40020070 	.word	0x40020070
 8003240:	40020088 	.word	0x40020088
 8003244:	400200a0 	.word	0x400200a0
 8003248:	400200b8 	.word	0x400200b8
 800324c:	40020410 	.word	0x40020410
 8003250:	40020428 	.word	0x40020428
 8003254:	40020440 	.word	0x40020440
 8003258:	40020458 	.word	0x40020458
 800325c:	40020470 	.word	0x40020470
 8003260:	40020488 	.word	0x40020488
 8003264:	400204a0 	.word	0x400204a0
 8003268:	400204b8 	.word	0x400204b8
 800326c:	58025408 	.word	0x58025408
 8003270:	5802541c 	.word	0x5802541c
 8003274:	58025430 	.word	0x58025430
 8003278:	58025444 	.word	0x58025444
 800327c:	58025458 	.word	0x58025458
 8003280:	5802546c 	.word	0x5802546c
 8003284:	58025480 	.word	0x58025480
 8003288:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	68ba      	ldr	r2, [r7, #8]
 8003292:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	60da      	str	r2, [r3, #12]
}
 800329c:	e04d      	b.n	800333a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a29      	ldr	r2, [pc, #164]	@ (8003348 <DMA_SetConfig+0x338>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d022      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a27      	ldr	r2, [pc, #156]	@ (800334c <DMA_SetConfig+0x33c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d01d      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a26      	ldr	r2, [pc, #152]	@ (8003350 <DMA_SetConfig+0x340>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d018      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a24      	ldr	r2, [pc, #144]	@ (8003354 <DMA_SetConfig+0x344>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d013      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a23      	ldr	r2, [pc, #140]	@ (8003358 <DMA_SetConfig+0x348>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d00e      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a21      	ldr	r2, [pc, #132]	@ (800335c <DMA_SetConfig+0x34c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d009      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a20      	ldr	r2, [pc, #128]	@ (8003360 <DMA_SetConfig+0x350>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d004      	beq.n	80032ee <DMA_SetConfig+0x2de>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003364 <DMA_SetConfig+0x354>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d101      	bne.n	80032f2 <DMA_SetConfig+0x2e2>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <DMA_SetConfig+0x2e4>
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d020      	beq.n	800333a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	2201      	movs	r2, #1
 8003302:	409a      	lsls	r2, r3
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b40      	cmp	r3, #64	@ 0x40
 8003316:	d108      	bne.n	800332a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	60da      	str	r2, [r3, #12]
}
 8003328:	e007      	b.n	800333a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	68ba      	ldr	r2, [r7, #8]
 8003330:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	60da      	str	r2, [r3, #12]
}
 800333a:	bf00      	nop
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	58025408 	.word	0x58025408
 800334c:	5802541c 	.word	0x5802541c
 8003350:	58025430 	.word	0x58025430
 8003354:	58025444 	.word	0x58025444
 8003358:	58025458 	.word	0x58025458
 800335c:	5802546c 	.word	0x5802546c
 8003360:	58025480 	.word	0x58025480
 8003364:	58025494 	.word	0x58025494

08003368 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a42      	ldr	r2, [pc, #264]	@ (8003480 <DMA_CalcBaseAndBitshift+0x118>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d04a      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a41      	ldr	r2, [pc, #260]	@ (8003484 <DMA_CalcBaseAndBitshift+0x11c>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d045      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a3f      	ldr	r2, [pc, #252]	@ (8003488 <DMA_CalcBaseAndBitshift+0x120>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d040      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a3e      	ldr	r2, [pc, #248]	@ (800348c <DMA_CalcBaseAndBitshift+0x124>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d03b      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a3c      	ldr	r2, [pc, #240]	@ (8003490 <DMA_CalcBaseAndBitshift+0x128>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d036      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a3b      	ldr	r2, [pc, #236]	@ (8003494 <DMA_CalcBaseAndBitshift+0x12c>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d031      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a39      	ldr	r2, [pc, #228]	@ (8003498 <DMA_CalcBaseAndBitshift+0x130>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d02c      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a38      	ldr	r2, [pc, #224]	@ (800349c <DMA_CalcBaseAndBitshift+0x134>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d027      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a36      	ldr	r2, [pc, #216]	@ (80034a0 <DMA_CalcBaseAndBitshift+0x138>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d022      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a35      	ldr	r2, [pc, #212]	@ (80034a4 <DMA_CalcBaseAndBitshift+0x13c>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d01d      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a33      	ldr	r2, [pc, #204]	@ (80034a8 <DMA_CalcBaseAndBitshift+0x140>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d018      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a32      	ldr	r2, [pc, #200]	@ (80034ac <DMA_CalcBaseAndBitshift+0x144>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d013      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a30      	ldr	r2, [pc, #192]	@ (80034b0 <DMA_CalcBaseAndBitshift+0x148>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00e      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2f      	ldr	r2, [pc, #188]	@ (80034b4 <DMA_CalcBaseAndBitshift+0x14c>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d009      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a2d      	ldr	r2, [pc, #180]	@ (80034b8 <DMA_CalcBaseAndBitshift+0x150>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <DMA_CalcBaseAndBitshift+0xa8>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a2c      	ldr	r2, [pc, #176]	@ (80034bc <DMA_CalcBaseAndBitshift+0x154>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d101      	bne.n	8003414 <DMA_CalcBaseAndBitshift+0xac>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <DMA_CalcBaseAndBitshift+0xae>
 8003414:	2300      	movs	r3, #0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d024      	beq.n	8003464 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	b2db      	uxtb	r3, r3
 8003420:	3b10      	subs	r3, #16
 8003422:	4a27      	ldr	r2, [pc, #156]	@ (80034c0 <DMA_CalcBaseAndBitshift+0x158>)
 8003424:	fba2 2303 	umull	r2, r3, r2, r3
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	4a24      	ldr	r2, [pc, #144]	@ (80034c4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003434:	5cd3      	ldrb	r3, [r2, r3]
 8003436:	461a      	mov	r2, r3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b03      	cmp	r3, #3
 8003440:	d908      	bls.n	8003454 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	461a      	mov	r2, r3
 8003448:	4b1f      	ldr	r3, [pc, #124]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x160>)
 800344a:	4013      	ands	r3, r2
 800344c:	1d1a      	adds	r2, r3, #4
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	659a      	str	r2, [r3, #88]	@ 0x58
 8003452:	e00d      	b.n	8003470 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <DMA_CalcBaseAndBitshift+0x160>)
 800345c:	4013      	ands	r3, r2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6593      	str	r3, [r2, #88]	@ 0x58
 8003462:	e005      	b.n	8003470 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003474:	4618      	mov	r0, r3
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	40020010 	.word	0x40020010
 8003484:	40020028 	.word	0x40020028
 8003488:	40020040 	.word	0x40020040
 800348c:	40020058 	.word	0x40020058
 8003490:	40020070 	.word	0x40020070
 8003494:	40020088 	.word	0x40020088
 8003498:	400200a0 	.word	0x400200a0
 800349c:	400200b8 	.word	0x400200b8
 80034a0:	40020410 	.word	0x40020410
 80034a4:	40020428 	.word	0x40020428
 80034a8:	40020440 	.word	0x40020440
 80034ac:	40020458 	.word	0x40020458
 80034b0:	40020470 	.word	0x40020470
 80034b4:	40020488 	.word	0x40020488
 80034b8:	400204a0 	.word	0x400204a0
 80034bc:	400204b8 	.word	0x400204b8
 80034c0:	aaaaaaab 	.word	0xaaaaaaab
 80034c4:	08011cc8 	.word	0x08011cc8
 80034c8:	fffffc00 	.word	0xfffffc00

080034cc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d120      	bne.n	8003522 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e4:	2b03      	cmp	r3, #3
 80034e6:	d858      	bhi.n	800359a <DMA_CheckFifoParam+0xce>
 80034e8:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <DMA_CheckFifoParam+0x24>)
 80034ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ee:	bf00      	nop
 80034f0:	08003501 	.word	0x08003501
 80034f4:	08003513 	.word	0x08003513
 80034f8:	08003501 	.word	0x08003501
 80034fc:	0800359b 	.word	0x0800359b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003504:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d048      	beq.n	800359e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003510:	e045      	b.n	800359e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003516:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800351a:	d142      	bne.n	80035a2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003520:	e03f      	b.n	80035a2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800352a:	d123      	bne.n	8003574 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	2b03      	cmp	r3, #3
 8003532:	d838      	bhi.n	80035a6 <DMA_CheckFifoParam+0xda>
 8003534:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <DMA_CheckFifoParam+0x70>)
 8003536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353a:	bf00      	nop
 800353c:	0800354d 	.word	0x0800354d
 8003540:	08003553 	.word	0x08003553
 8003544:	0800354d 	.word	0x0800354d
 8003548:	08003565 	.word	0x08003565
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
        break;
 8003550:	e030      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003556:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d025      	beq.n	80035aa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003562:	e022      	b.n	80035aa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800356c:	d11f      	bne.n	80035ae <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003572:	e01c      	b.n	80035ae <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	2b02      	cmp	r3, #2
 800357a:	d902      	bls.n	8003582 <DMA_CheckFifoParam+0xb6>
 800357c:	2b03      	cmp	r3, #3
 800357e:	d003      	beq.n	8003588 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003580:	e018      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	73fb      	strb	r3, [r7, #15]
        break;
 8003586:	e015      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00e      	beq.n	80035b2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	73fb      	strb	r3, [r7, #15]
    break;
 8003598:	e00b      	b.n	80035b2 <DMA_CheckFifoParam+0xe6>
        break;
 800359a:	bf00      	nop
 800359c:	e00a      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 800359e:	bf00      	nop
 80035a0:	e008      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035a2:	bf00      	nop
 80035a4:	e006      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035a6:	bf00      	nop
 80035a8:	e004      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035aa:	bf00      	nop
 80035ac:	e002      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
        break;
 80035ae:	bf00      	nop
 80035b0:	e000      	b.n	80035b4 <DMA_CheckFifoParam+0xe8>
    break;
 80035b2:	bf00      	nop
    }
  }

  return status;
 80035b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop

080035c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b085      	sub	sp, #20
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a38      	ldr	r2, [pc, #224]	@ (80036b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d022      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a36      	ldr	r2, [pc, #216]	@ (80036bc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d01d      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a35      	ldr	r2, [pc, #212]	@ (80036c0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d018      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a33      	ldr	r2, [pc, #204]	@ (80036c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d013      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a32      	ldr	r2, [pc, #200]	@ (80036c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00e      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a30      	ldr	r2, [pc, #192]	@ (80036cc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d009      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a2f      	ldr	r2, [pc, #188]	@ (80036d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003614:	4293      	cmp	r3, r2
 8003616:	d004      	beq.n	8003622 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2d      	ldr	r2, [pc, #180]	@ (80036d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d101      	bne.n	8003626 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003622:	2301      	movs	r3, #1
 8003624:	e000      	b.n	8003628 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003626:	2300      	movs	r3, #0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01a      	beq.n	8003662 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	3b08      	subs	r3, #8
 8003634:	4a28      	ldr	r2, [pc, #160]	@ (80036d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	091b      	lsrs	r3, r3, #4
 800363c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	4b26      	ldr	r3, [pc, #152]	@ (80036dc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003642:	4413      	add	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	461a      	mov	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a24      	ldr	r2, [pc, #144]	@ (80036e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003650:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f003 031f 	and.w	r3, r3, #31
 8003658:	2201      	movs	r2, #1
 800365a:	409a      	lsls	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003660:	e024      	b.n	80036ac <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	3b10      	subs	r3, #16
 800366a:	4a1e      	ldr	r2, [pc, #120]	@ (80036e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	091b      	lsrs	r3, r3, #4
 8003672:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4a1c      	ldr	r2, [pc, #112]	@ (80036e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d806      	bhi.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4a1b      	ldr	r2, [pc, #108]	@ (80036ec <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d902      	bls.n	800368a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3308      	adds	r3, #8
 8003688:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	4b18      	ldr	r3, [pc, #96]	@ (80036f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800368e:	4413      	add	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	461a      	mov	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a16      	ldr	r2, [pc, #88]	@ (80036f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800369c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	2201      	movs	r2, #1
 80036a6:	409a      	lsls	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	58025408 	.word	0x58025408
 80036bc:	5802541c 	.word	0x5802541c
 80036c0:	58025430 	.word	0x58025430
 80036c4:	58025444 	.word	0x58025444
 80036c8:	58025458 	.word	0x58025458
 80036cc:	5802546c 	.word	0x5802546c
 80036d0:	58025480 	.word	0x58025480
 80036d4:	58025494 	.word	0x58025494
 80036d8:	cccccccd 	.word	0xcccccccd
 80036dc:	16009600 	.word	0x16009600
 80036e0:	58025880 	.word	0x58025880
 80036e4:	aaaaaaab 	.word	0xaaaaaaab
 80036e8:	400204b8 	.word	0x400204b8
 80036ec:	4002040f 	.word	0x4002040f
 80036f0:	10008200 	.word	0x10008200
 80036f4:	40020880 	.word	0x40020880

080036f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d04a      	beq.n	80037a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2b08      	cmp	r3, #8
 8003712:	d847      	bhi.n	80037a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a25      	ldr	r2, [pc, #148]	@ (80037b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d022      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a24      	ldr	r2, [pc, #144]	@ (80037b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d01d      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a22      	ldr	r2, [pc, #136]	@ (80037b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d018      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a21      	ldr	r2, [pc, #132]	@ (80037bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d013      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1f      	ldr	r2, [pc, #124]	@ (80037c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d00e      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1e      	ldr	r2, [pc, #120]	@ (80037c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d009      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a1c      	ldr	r2, [pc, #112]	@ (80037c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d004      	beq.n	8003764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a1b      	ldr	r2, [pc, #108]	@ (80037cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d101      	bne.n	8003768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003768:	2300      	movs	r3, #0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	4b17      	ldr	r3, [pc, #92]	@ (80037d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	461a      	mov	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a15      	ldr	r2, [pc, #84]	@ (80037d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003780:	671a      	str	r2, [r3, #112]	@ 0x70
 8003782:	e009      	b.n	8003798 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4b14      	ldr	r3, [pc, #80]	@ (80037d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003788:	4413      	add	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	461a      	mov	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a11      	ldr	r2, [pc, #68]	@ (80037dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003796:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	3b01      	subs	r3, #1
 800379c:	2201      	movs	r2, #1
 800379e:	409a      	lsls	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80037a4:	bf00      	nop
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	58025408 	.word	0x58025408
 80037b4:	5802541c 	.word	0x5802541c
 80037b8:	58025430 	.word	0x58025430
 80037bc:	58025444 	.word	0x58025444
 80037c0:	58025458 	.word	0x58025458
 80037c4:	5802546c 	.word	0x5802546c
 80037c8:	58025480 	.word	0x58025480
 80037cc:	58025494 	.word	0x58025494
 80037d0:	1600963f 	.word	0x1600963f
 80037d4:	58025940 	.word	0x58025940
 80037d8:	1000823f 	.word	0x1000823f
 80037dc:	40020940 	.word	0x40020940

080037e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b089      	sub	sp, #36	@ 0x24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80037ee:	4b89      	ldr	r3, [pc, #548]	@ (8003a14 <HAL_GPIO_Init+0x234>)
 80037f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037f2:	e194      	b.n	8003b1e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	2101      	movs	r1, #1
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	4013      	ands	r3, r2
 8003802:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8186 	beq.w	8003b18 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d005      	beq.n	8003824 <HAL_GPIO_Init+0x44>
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d130      	bne.n	8003886 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	2203      	movs	r2, #3
 8003830:	fa02 f303 	lsl.w	r3, r2, r3
 8003834:	43db      	mvns	r3, r3
 8003836:	69ba      	ldr	r2, [r7, #24]
 8003838:	4013      	ands	r3, r2
 800383a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	68da      	ldr	r2, [r3, #12]
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	4313      	orrs	r3, r2
 800384c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800385a:	2201      	movs	r2, #1
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43db      	mvns	r3, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4013      	ands	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	091b      	lsrs	r3, r3, #4
 8003870:	f003 0201 	and.w	r2, r3, #1
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4313      	orrs	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f003 0303 	and.w	r3, r3, #3
 800388e:	2b03      	cmp	r3, #3
 8003890:	d017      	beq.n	80038c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	2203      	movs	r2, #3
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d123      	bne.n	8003916 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	08da      	lsrs	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3208      	adds	r2, #8
 80038d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	220f      	movs	r2, #15
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4013      	ands	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	08da      	lsrs	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3208      	adds	r2, #8
 8003910:	69b9      	ldr	r1, [r7, #24]
 8003912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	2203      	movs	r2, #3
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43db      	mvns	r3, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4013      	ands	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 0203 	and.w	r2, r3, #3
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80e0 	beq.w	8003b18 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003958:	4b2f      	ldr	r3, [pc, #188]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 800395a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800395e:	4a2e      	ldr	r2, [pc, #184]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 8003960:	f043 0302 	orr.w	r3, r3, #2
 8003964:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003968:	4b2b      	ldr	r3, [pc, #172]	@ (8003a18 <HAL_GPIO_Init+0x238>)
 800396a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003976:	4a29      	ldr	r2, [pc, #164]	@ (8003a1c <HAL_GPIO_Init+0x23c>)
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	089b      	lsrs	r3, r3, #2
 800397c:	3302      	adds	r3, #2
 800397e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	220f      	movs	r2, #15
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43db      	mvns	r3, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4013      	ands	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a20      	ldr	r2, [pc, #128]	@ (8003a20 <HAL_GPIO_Init+0x240>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d052      	beq.n	8003a48 <HAL_GPIO_Init+0x268>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a24 <HAL_GPIO_Init+0x244>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d031      	beq.n	8003a0e <HAL_GPIO_Init+0x22e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003a28 <HAL_GPIO_Init+0x248>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d02b      	beq.n	8003a0a <HAL_GPIO_Init+0x22a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a1d      	ldr	r2, [pc, #116]	@ (8003a2c <HAL_GPIO_Init+0x24c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d025      	beq.n	8003a06 <HAL_GPIO_Init+0x226>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003a30 <HAL_GPIO_Init+0x250>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01f      	beq.n	8003a02 <HAL_GPIO_Init+0x222>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a34 <HAL_GPIO_Init+0x254>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d019      	beq.n	80039fe <HAL_GPIO_Init+0x21e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a1a      	ldr	r2, [pc, #104]	@ (8003a38 <HAL_GPIO_Init+0x258>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <HAL_GPIO_Init+0x21a>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a19      	ldr	r2, [pc, #100]	@ (8003a3c <HAL_GPIO_Init+0x25c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00d      	beq.n	80039f6 <HAL_GPIO_Init+0x216>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a18      	ldr	r2, [pc, #96]	@ (8003a40 <HAL_GPIO_Init+0x260>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <HAL_GPIO_Init+0x212>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_GPIO_Init+0x264>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d101      	bne.n	80039ee <HAL_GPIO_Init+0x20e>
 80039ea:	2309      	movs	r3, #9
 80039ec:	e02d      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039ee:	230a      	movs	r3, #10
 80039f0:	e02b      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039f2:	2308      	movs	r3, #8
 80039f4:	e029      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039f6:	2307      	movs	r3, #7
 80039f8:	e027      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039fa:	2306      	movs	r3, #6
 80039fc:	e025      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 80039fe:	2305      	movs	r3, #5
 8003a00:	e023      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a02:	2304      	movs	r3, #4
 8003a04:	e021      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a06:	2303      	movs	r3, #3
 8003a08:	e01f      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	e01d      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e01b      	b.n	8003a4a <HAL_GPIO_Init+0x26a>
 8003a12:	bf00      	nop
 8003a14:	58000080 	.word	0x58000080
 8003a18:	58024400 	.word	0x58024400
 8003a1c:	58000400 	.word	0x58000400
 8003a20:	58020000 	.word	0x58020000
 8003a24:	58020400 	.word	0x58020400
 8003a28:	58020800 	.word	0x58020800
 8003a2c:	58020c00 	.word	0x58020c00
 8003a30:	58021000 	.word	0x58021000
 8003a34:	58021400 	.word	0x58021400
 8003a38:	58021800 	.word	0x58021800
 8003a3c:	58021c00 	.word	0x58021c00
 8003a40:	58022000 	.word	0x58022000
 8003a44:	58022400 	.word	0x58022400
 8003a48:	2300      	movs	r3, #0
 8003a4a:	69fa      	ldr	r2, [r7, #28]
 8003a4c:	f002 0203 	and.w	r2, r2, #3
 8003a50:	0092      	lsls	r2, r2, #2
 8003a52:	4093      	lsls	r3, r2
 8003a54:	69ba      	ldr	r2, [r7, #24]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a5a:	4938      	ldr	r1, [pc, #224]	@ (8003b3c <HAL_GPIO_Init+0x35c>)
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	089b      	lsrs	r3, r3, #2
 8003a60:	3302      	adds	r3, #2
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003a8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	43db      	mvns	r3, r3
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003abc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	43db      	mvns	r3, r3
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	4013      	ands	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	fa22 f303 	lsr.w	r3, r2, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f47f ae63 	bne.w	80037f4 <HAL_GPIO_Init+0x14>
  }
}
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	3724      	adds	r7, #36	@ 0x24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	58000400 	.word	0x58000400

08003b40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	460b      	mov	r3, r1
 8003b4a:	807b      	strh	r3, [r7, #2]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b50:	787b      	ldrb	r3, [r7, #1]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b56:	887a      	ldrh	r2, [r7, #2]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003b5c:	e003      	b.n	8003b66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b5e:	887b      	ldrh	r3, [r7, #2]
 8003b60:	041a      	lsls	r2, r3, #16
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	619a      	str	r2, [r3, #24]
}
 8003b66:	bf00      	nop
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b085      	sub	sp, #20
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b84:	887a      	ldrh	r2, [r7, #2]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	041a      	lsls	r2, r3, #16
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	43d9      	mvns	r1, r3
 8003b90:	887b      	ldrh	r3, [r7, #2]
 8003b92:	400b      	ands	r3, r1
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	619a      	str	r2, [r3, #24]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
	...

08003ba8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e08b      	b.n	8003cd2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d106      	bne.n	8003bd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f00b ff54 	bl	800fa7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2224      	movs	r2, #36	@ 0x24
 8003bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0201 	bic.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bf8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	689a      	ldr	r2, [r3, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d107      	bne.n	8003c22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c1e:	609a      	str	r2, [r3, #8]
 8003c20:	e006      	b.n	8003c30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003c2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d108      	bne.n	8003c4a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685a      	ldr	r2, [r3, #4]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	e007      	b.n	8003c5a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6859      	ldr	r1, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	4b1d      	ldr	r3, [pc, #116]	@ (8003cdc <HAL_I2C_Init+0x134>)
 8003c66:	430b      	orrs	r3, r1
 8003c68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	430a      	orrs	r2, r1
 8003c92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69d9      	ldr	r1, [r3, #28]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1a      	ldr	r2, [r3, #32]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	02008000 	.word	0x02008000

08003ce0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af02      	add	r7, sp, #8
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	4608      	mov	r0, r1
 8003cea:	4611      	mov	r1, r2
 8003cec:	461a      	mov	r2, r3
 8003cee:	4603      	mov	r3, r0
 8003cf0:	817b      	strh	r3, [r7, #10]
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	813b      	strh	r3, [r7, #8]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b20      	cmp	r3, #32
 8003d04:	f040 80f9 	bne.w	8003efa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x34>
 8003d0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d105      	bne.n	8003d20 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d1a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e0ed      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d101      	bne.n	8003d2e <HAL_I2C_Mem_Write+0x4e>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	e0e6      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d36:	f7fc fd47 	bl	80007c8 <HAL_GetTick>
 8003d3a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	2319      	movs	r3, #25
 8003d42:	2201      	movs	r2, #1
 8003d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d48:	68f8      	ldr	r0, [r7, #12]
 8003d4a:	f000 fbc9 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0d1      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2221      	movs	r2, #33	@ 0x21
 8003d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2240      	movs	r2, #64	@ 0x40
 8003d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a3a      	ldr	r2, [r7, #32]
 8003d72:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003d78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d80:	88f8      	ldrh	r0, [r7, #6]
 8003d82:	893a      	ldrh	r2, [r7, #8]
 8003d84:	8979      	ldrh	r1, [r7, #10]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	9301      	str	r3, [sp, #4]
 8003d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	4603      	mov	r3, r0
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 fad9 	bl	8004348 <I2C_RequestMemoryWrite>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d005      	beq.n	8003da8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e0a9      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2bff      	cmp	r3, #255	@ 0xff
 8003db0:	d90e      	bls.n	8003dd0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	22ff      	movs	r2, #255	@ 0xff
 8003db6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dbc:	b2da      	uxtb	r2, r3
 8003dbe:	8979      	ldrh	r1, [r7, #10]
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 fd4d 	bl	8004868 <I2C_TransferConfig>
 8003dce:	e00f      	b.n	8003df0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	8979      	ldrh	r1, [r7, #10]
 8003de2:	2300      	movs	r3, #0
 8003de4:	9300      	str	r3, [sp, #0]
 8003de6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fd3c 	bl	8004868 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003df4:	68f8      	ldr	r0, [r7, #12]
 8003df6:	f000 fbcc 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d001      	beq.n	8003e04 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e07b      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b01      	subs	r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d034      	beq.n	8003ea8 <HAL_I2C_Mem_Write+0x1c8>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d130      	bne.n	8003ea8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	2180      	movs	r1, #128	@ 0x80
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 fb45 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d001      	beq.n	8003e60 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e04d      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2bff      	cmp	r3, #255	@ 0xff
 8003e68:	d90e      	bls.n	8003e88 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	22ff      	movs	r2, #255	@ 0xff
 8003e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	8979      	ldrh	r1, [r7, #10]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 fcf1 	bl	8004868 <I2C_TransferConfig>
 8003e86:	e00f      	b.n	8003ea8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8c:	b29a      	uxth	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	8979      	ldrh	r1, [r7, #10]
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 fce0 	bl	8004868 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d19e      	bne.n	8003df0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eb2:	697a      	ldr	r2, [r7, #20]
 8003eb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 fbb2 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e01a      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6859      	ldr	r1, [r3, #4]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8003f04 <HAL_I2C_Mem_Write+0x224>)
 8003eda:	400b      	ands	r3, r1
 8003edc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	e000      	b.n	8003efc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003efa:	2302      	movs	r3, #2
  }
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	fe00e800 	.word	0xfe00e800

08003f08 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b088      	sub	sp, #32
 8003f0c:	af02      	add	r7, sp, #8
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	4608      	mov	r0, r1
 8003f12:	4611      	mov	r1, r2
 8003f14:	461a      	mov	r2, r3
 8003f16:	4603      	mov	r3, r0
 8003f18:	817b      	strh	r3, [r7, #10]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	813b      	strh	r3, [r7, #8]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	f040 80fd 	bne.w	800412a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f30:	6a3b      	ldr	r3, [r7, #32]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d002      	beq.n	8003f3c <HAL_I2C_Mem_Read+0x34>
 8003f36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d105      	bne.n	8003f48 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f42:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0f1      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d101      	bne.n	8003f56 <HAL_I2C_Mem_Read+0x4e>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e0ea      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f5e:	f7fc fc33 	bl	80007c8 <HAL_GetTick>
 8003f62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	9300      	str	r3, [sp, #0]
 8003f68:	2319      	movs	r3, #25
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 fab5 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0d5      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2222      	movs	r2, #34	@ 0x22
 8003f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2240      	movs	r2, #64	@ 0x40
 8003f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6a3a      	ldr	r2, [r7, #32]
 8003f9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fa8:	88f8      	ldrh	r0, [r7, #6]
 8003faa:	893a      	ldrh	r2, [r7, #8]
 8003fac:	8979      	ldrh	r1, [r7, #10]
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	9301      	str	r3, [sp, #4]
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 fa19 	bl	80043f0 <I2C_RequestMemoryRead>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e0ad      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2bff      	cmp	r3, #255	@ 0xff
 8003fd8:	d90e      	bls.n	8003ff8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	22ff      	movs	r2, #255	@ 0xff
 8003fde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	8979      	ldrh	r1, [r7, #10]
 8003fe8:	4b52      	ldr	r3, [pc, #328]	@ (8004134 <HAL_I2C_Mem_Read+0x22c>)
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	f000 fc39 	bl	8004868 <I2C_TransferConfig>
 8003ff6:	e00f      	b.n	8004018 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004006:	b2da      	uxtb	r2, r3
 8004008:	8979      	ldrh	r1, [r7, #10]
 800400a:	4b4a      	ldr	r3, [pc, #296]	@ (8004134 <HAL_I2C_Mem_Read+0x22c>)
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 fc28 	bl	8004868 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2200      	movs	r2, #0
 8004020:	2104      	movs	r1, #4
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 fa5c 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e07c      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403c:	b2d2      	uxtb	r2, r2
 800403e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404e:	3b01      	subs	r3, #1
 8004050:	b29a      	uxth	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800405a:	b29b      	uxth	r3, r3
 800405c:	3b01      	subs	r3, #1
 800405e:	b29a      	uxth	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d034      	beq.n	80040d8 <HAL_I2C_Mem_Read+0x1d0>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004072:	2b00      	cmp	r3, #0
 8004074:	d130      	bne.n	80040d8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407c:	2200      	movs	r2, #0
 800407e:	2180      	movs	r1, #128	@ 0x80
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 fa2d 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d001      	beq.n	8004090 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	e04d      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	2bff      	cmp	r3, #255	@ 0xff
 8004098:	d90e      	bls.n	80040b8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	22ff      	movs	r2, #255	@ 0xff
 800409e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	8979      	ldrh	r1, [r7, #10]
 80040a8:	2300      	movs	r3, #0
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040b0:	68f8      	ldr	r0, [r7, #12]
 80040b2:	f000 fbd9 	bl	8004868 <I2C_TransferConfig>
 80040b6:	e00f      	b.n	80040d8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040bc:	b29a      	uxth	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	8979      	ldrh	r1, [r7, #10]
 80040ca:	2300      	movs	r3, #0
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 fbc8 	bl	8004868 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d19a      	bne.n	8004018 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f000 fa9a 	bl	8004620 <I2C_WaitOnSTOPFlagUntilTimeout>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d001      	beq.n	80040f6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e01a      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2220      	movs	r2, #32
 80040fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6859      	ldr	r1, [r3, #4]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	4b0b      	ldr	r3, [pc, #44]	@ (8004138 <HAL_I2C_Mem_Read+0x230>)
 800410a:	400b      	ands	r3, r1
 800410c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	e000      	b.n	800412c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800412a:	2302      	movs	r3, #2
  }
}
 800412c:	4618      	mov	r0, r3
 800412e:	3718      	adds	r7, #24
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	80002400 	.word	0x80002400
 8004138:	fe00e800 	.word	0xfe00e800

0800413c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08a      	sub	sp, #40	@ 0x28
 8004140:	af02      	add	r7, sp, #8
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	607a      	str	r2, [r7, #4]
 8004146:	603b      	str	r3, [r7, #0]
 8004148:	460b      	mov	r3, r1
 800414a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004150:	2300      	movs	r3, #0
 8004152:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b20      	cmp	r3, #32
 800415e:	f040 80e9 	bne.w	8004334 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800416c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004170:	d101      	bne.n	8004176 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004172:	2302      	movs	r3, #2
 8004174:	e0df      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_I2C_IsDeviceReady+0x48>
 8004180:	2302      	movs	r3, #2
 8004182:	e0d8      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2224      	movs	r2, #36	@ 0x24
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d105      	bne.n	80041ae <HAL_I2C_IsDeviceReady+0x72>
 80041a2:	897b      	ldrh	r3, [r7, #10]
 80041a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041a8:	4b65      	ldr	r3, [pc, #404]	@ (8004340 <HAL_I2C_IsDeviceReady+0x204>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	e004      	b.n	80041b8 <HAL_I2C_IsDeviceReady+0x7c>
 80041ae:	897b      	ldrh	r3, [r7, #10]
 80041b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80041b4:	4b63      	ldr	r3, [pc, #396]	@ (8004344 <HAL_I2C_IsDeviceReady+0x208>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80041be:	f7fc fb03 	bl	80007c8 <HAL_GetTick>
 80041c2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	699b      	ldr	r3, [r3, #24]
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b20      	cmp	r3, #32
 80041d0:	bf0c      	ite	eq
 80041d2:	2301      	moveq	r3, #1
 80041d4:	2300      	movne	r3, #0
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b10      	cmp	r3, #16
 80041e6:	bf0c      	ite	eq
 80041e8:	2301      	moveq	r3, #1
 80041ea:	2300      	movne	r3, #0
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80041f0:	e034      	b.n	800425c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f8:	d01a      	beq.n	8004230 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80041fa:	f7fc fae5 	bl	80007c8 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d302      	bcc.n	8004210 <HAL_I2C_IsDeviceReady+0xd4>
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10f      	bne.n	8004230 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421c:	f043 0220 	orr.w	r2, r3, #32
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e082      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	f003 0320 	and.w	r3, r3, #32
 800423a:	2b20      	cmp	r3, #32
 800423c:	bf0c      	ite	eq
 800423e:	2301      	moveq	r3, #1
 8004240:	2300      	movne	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	f003 0310 	and.w	r3, r3, #16
 8004250:	2b10      	cmp	r3, #16
 8004252:	bf0c      	ite	eq
 8004254:	2301      	moveq	r3, #1
 8004256:	2300      	movne	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800425c:	7fbb      	ldrb	r3, [r7, #30]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d102      	bne.n	8004268 <HAL_I2C_IsDeviceReady+0x12c>
 8004262:	7f7b      	ldrb	r3, [r7, #29]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0c4      	beq.n	80041f2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699b      	ldr	r3, [r3, #24]
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	2b10      	cmp	r3, #16
 8004274:	d027      	beq.n	80042c6 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2200      	movs	r2, #0
 800427e:	2120      	movs	r1, #32
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 f92d 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00e      	beq.n	80042aa <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004290:	2b04      	cmp	r3, #4
 8004292:	d107      	bne.n	80042a4 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2220      	movs	r2, #32
 800429a:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80042a2:	e026      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	77fb      	strb	r3, [r7, #31]
 80042a8:	e023      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2220      	movs	r2, #32
 80042b0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2220      	movs	r2, #32
 80042b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80042c2:	2300      	movs	r3, #0
 80042c4:	e037      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	2210      	movs	r2, #16
 80042cc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2200      	movs	r2, #0
 80042d6:	2120      	movs	r1, #32
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f901 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d002      	beq.n	80042ea <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	77fb      	strb	r3, [r7, #31]
 80042e8:	e003      	b.n	80042f2 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2220      	movs	r2, #32
 80042f0:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	3301      	adds	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d904      	bls.n	800430a <HAL_I2C_IsDeviceReady+0x1ce>
 8004300:	7ffb      	ldrb	r3, [r7, #31]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d101      	bne.n	800430a <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	429a      	cmp	r2, r3
 8004310:	f63f af43 	bhi.w	800419a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004320:	f043 0220 	orr.w	r2, r3, #32
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8004334:	2302      	movs	r3, #2
  }
}
 8004336:	4618      	mov	r0, r3
 8004338:	3720      	adds	r7, #32
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	02002000 	.word	0x02002000
 8004344:	02002800 	.word	0x02002800

08004348 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af02      	add	r7, sp, #8
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	4608      	mov	r0, r1
 8004352:	4611      	mov	r1, r2
 8004354:	461a      	mov	r2, r3
 8004356:	4603      	mov	r3, r0
 8004358:	817b      	strh	r3, [r7, #10]
 800435a:	460b      	mov	r3, r1
 800435c:	813b      	strh	r3, [r7, #8]
 800435e:	4613      	mov	r3, r2
 8004360:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	8979      	ldrh	r1, [r7, #10]
 8004368:	4b20      	ldr	r3, [pc, #128]	@ (80043ec <I2C_RequestMemoryWrite+0xa4>)
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004370:	68f8      	ldr	r0, [r7, #12]
 8004372:	f000 fa79 	bl	8004868 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004376:	69fa      	ldr	r2, [r7, #28]
 8004378:	69b9      	ldr	r1, [r7, #24]
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f909 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e02c      	b.n	80043e4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d105      	bne.n	800439c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004390:	893b      	ldrh	r3, [r7, #8]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	629a      	str	r2, [r3, #40]	@ 0x28
 800439a:	e015      	b.n	80043c8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800439c:	893b      	ldrh	r3, [r7, #8]
 800439e:	0a1b      	lsrs	r3, r3, #8
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	69b9      	ldr	r1, [r7, #24]
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 f8ef 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e012      	b.n	80043e4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80043be:	893b      	ldrh	r3, [r7, #8]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80043c8:	69fb      	ldr	r3, [r7, #28]
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2200      	movs	r2, #0
 80043d0:	2180      	movs	r1, #128	@ 0x80
 80043d2:	68f8      	ldr	r0, [r7, #12]
 80043d4:	f000 f884 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d001      	beq.n	80043e2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	80002000 	.word	0x80002000

080043f0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af02      	add	r7, sp, #8
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	4608      	mov	r0, r1
 80043fa:	4611      	mov	r1, r2
 80043fc:	461a      	mov	r2, r3
 80043fe:	4603      	mov	r3, r0
 8004400:	817b      	strh	r3, [r7, #10]
 8004402:	460b      	mov	r3, r1
 8004404:	813b      	strh	r3, [r7, #8]
 8004406:	4613      	mov	r3, r2
 8004408:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800440a:	88fb      	ldrh	r3, [r7, #6]
 800440c:	b2da      	uxtb	r2, r3
 800440e:	8979      	ldrh	r1, [r7, #10]
 8004410:	4b20      	ldr	r3, [pc, #128]	@ (8004494 <I2C_RequestMemoryRead+0xa4>)
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	2300      	movs	r3, #0
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 fa26 	bl	8004868 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800441c:	69fa      	ldr	r2, [r7, #28]
 800441e:	69b9      	ldr	r1, [r7, #24]
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f8b6 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e02c      	b.n	800448a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004430:	88fb      	ldrh	r3, [r7, #6]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d105      	bne.n	8004442 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004436:	893b      	ldrh	r3, [r7, #8]
 8004438:	b2da      	uxtb	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004440:	e015      	b.n	800446e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004442:	893b      	ldrh	r3, [r7, #8]
 8004444:	0a1b      	lsrs	r3, r3, #8
 8004446:	b29b      	uxth	r3, r3
 8004448:	b2da      	uxtb	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004450:	69fa      	ldr	r2, [r7, #28]
 8004452:	69b9      	ldr	r1, [r7, #24]
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 f89c 	bl	8004592 <I2C_WaitOnTXISFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e012      	b.n	800448a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004464:	893b      	ldrh	r3, [r7, #8]
 8004466:	b2da      	uxtb	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	9300      	str	r3, [sp, #0]
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	2200      	movs	r2, #0
 8004476:	2140      	movs	r1, #64	@ 0x40
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 f831 	bl	80044e0 <I2C_WaitOnFlagUntilTimeout>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e000      	b.n	800448a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	80002000 	.word	0x80002000

08004498 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d103      	bne.n	80044b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2200      	movs	r2, #0
 80044b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d007      	beq.n	80044d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f042 0201 	orr.w	r2, r2, #1
 80044d2:	619a      	str	r2, [r3, #24]
  }
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	4613      	mov	r3, r2
 80044ee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044f0:	e03b      	b.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	6839      	ldr	r1, [r7, #0]
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f8d6 	bl	80046a8 <I2C_IsErrorOccurred>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e041      	b.n	800458a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800450c:	d02d      	beq.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800450e:	f7fc f95b 	bl	80007c8 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d302      	bcc.n	8004524 <I2C_WaitOnFlagUntilTimeout+0x44>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d122      	bne.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699a      	ldr	r2, [r3, #24]
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	4013      	ands	r3, r2
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	429a      	cmp	r2, r3
 8004532:	bf0c      	ite	eq
 8004534:	2301      	moveq	r3, #1
 8004536:	2300      	movne	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	429a      	cmp	r2, r3
 8004540:	d113      	bne.n	800456a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004546:	f043 0220 	orr.w	r2, r3, #32
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2220      	movs	r2, #32
 8004552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e00f      	b.n	800458a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	699a      	ldr	r2, [r3, #24]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	4013      	ands	r3, r2
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	429a      	cmp	r2, r3
 8004578:	bf0c      	ite	eq
 800457a:	2301      	moveq	r3, #1
 800457c:	2300      	movne	r3, #0
 800457e:	b2db      	uxtb	r3, r3
 8004580:	461a      	mov	r2, r3
 8004582:	79fb      	ldrb	r3, [r7, #7]
 8004584:	429a      	cmp	r2, r3
 8004586:	d0b4      	beq.n	80044f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b084      	sub	sp, #16
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800459e:	e033      	b.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	68b9      	ldr	r1, [r7, #8]
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 f87f 	bl	80046a8 <I2C_IsErrorOccurred>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e031      	b.n	8004618 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ba:	d025      	beq.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045bc:	f7fc f904 	bl	80007c8 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d302      	bcc.n	80045d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d11a      	bne.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d013      	beq.n	8004608 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	f043 0220 	orr.w	r2, r3, #32
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e007      	b.n	8004618 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b02      	cmp	r3, #2
 8004614:	d1c4      	bne.n	80045a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800462c:	e02f      	b.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f838 	bl	80046a8 <I2C_IsErrorOccurred>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e02d      	b.n	800469e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004642:	f7fc f8c1 	bl	80007c8 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d302      	bcc.n	8004658 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d11a      	bne.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	f003 0320 	and.w	r3, r3, #32
 8004662:	2b20      	cmp	r3, #32
 8004664:	d013      	beq.n	800468e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800466a:	f043 0220 	orr.w	r2, r3, #32
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2220      	movs	r2, #32
 8004676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e007      	b.n	800469e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	f003 0320 	and.w	r3, r3, #32
 8004698:	2b20      	cmp	r3, #32
 800469a:	d1c8      	bne.n	800462e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
	...

080046a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b08a      	sub	sp, #40	@ 0x28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80046c2:	2300      	movs	r3, #0
 80046c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	f003 0310 	and.w	r3, r3, #16
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d068      	beq.n	80047a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	2210      	movs	r2, #16
 80046da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046dc:	e049      	b.n	8004772 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e4:	d045      	beq.n	8004772 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80046e6:	f7fc f86f 	bl	80007c8 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	68ba      	ldr	r2, [r7, #8]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d302      	bcc.n	80046fc <I2C_IsErrorOccurred+0x54>
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d13a      	bne.n	8004772 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004706:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800470e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800471a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800471e:	d121      	bne.n	8004764 <I2C_IsErrorOccurred+0xbc>
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004726:	d01d      	beq.n	8004764 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004728:	7cfb      	ldrb	r3, [r7, #19]
 800472a:	2b20      	cmp	r3, #32
 800472c:	d01a      	beq.n	8004764 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800473c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800473e:	f7fc f843 	bl	80007c8 <HAL_GetTick>
 8004742:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004744:	e00e      	b.n	8004764 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004746:	f7fc f83f 	bl	80007c8 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b19      	cmp	r3, #25
 8004752:	d907      	bls.n	8004764 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004754:	6a3b      	ldr	r3, [r7, #32]
 8004756:	f043 0320 	orr.w	r3, r3, #32
 800475a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004762:	e006      	b.n	8004772 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	f003 0320 	and.w	r3, r3, #32
 800476e:	2b20      	cmp	r3, #32
 8004770:	d1e9      	bne.n	8004746 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	699b      	ldr	r3, [r3, #24]
 8004778:	f003 0320 	and.w	r3, r3, #32
 800477c:	2b20      	cmp	r3, #32
 800477e:	d003      	beq.n	8004788 <I2C_IsErrorOccurred+0xe0>
 8004780:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004784:	2b00      	cmp	r3, #0
 8004786:	d0aa      	beq.n	80046de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004788:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800478c:	2b00      	cmp	r3, #0
 800478e:	d103      	bne.n	8004798 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2220      	movs	r2, #32
 8004796:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	f043 0304 	orr.w	r3, r3, #4
 800479e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00b      	beq.n	80047d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80047b8:	6a3b      	ldr	r3, [r7, #32]
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00b      	beq.n	80047f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	f043 0308 	orr.w	r3, r3, #8
 80047e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00b      	beq.n	8004814 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	f043 0302 	orr.w	r3, r3, #2
 8004802:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800480c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004814:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01c      	beq.n	8004856 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f7ff fe3b 	bl	8004498 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6859      	ldr	r1, [r3, #4]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	4b0d      	ldr	r3, [pc, #52]	@ (8004864 <I2C_IsErrorOccurred+0x1bc>)
 800482e:	400b      	ands	r3, r1
 8004830:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	431a      	orrs	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2220      	movs	r2, #32
 8004842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004856:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800485a:	4618      	mov	r0, r3
 800485c:	3728      	adds	r7, #40	@ 0x28
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	fe00e800 	.word	0xfe00e800

08004868 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	607b      	str	r3, [r7, #4]
 8004872:	460b      	mov	r3, r1
 8004874:	817b      	strh	r3, [r7, #10]
 8004876:	4613      	mov	r3, r2
 8004878:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800487a:	897b      	ldrh	r3, [r7, #10]
 800487c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004880:	7a7b      	ldrb	r3, [r7, #9]
 8004882:	041b      	lsls	r3, r3, #16
 8004884:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004888:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800488e:	6a3b      	ldr	r3, [r7, #32]
 8004890:	4313      	orrs	r3, r2
 8004892:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004896:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	6a3b      	ldr	r3, [r7, #32]
 80048a0:	0d5b      	lsrs	r3, r3, #21
 80048a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80048a6:	4b08      	ldr	r3, [pc, #32]	@ (80048c8 <I2C_TransferConfig+0x60>)
 80048a8:	430b      	orrs	r3, r1
 80048aa:	43db      	mvns	r3, r3
 80048ac:	ea02 0103 	and.w	r1, r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80048ba:	bf00      	nop
 80048bc:	371c      	adds	r7, #28
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	03ff63ff 	.word	0x03ff63ff

080048cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b20      	cmp	r3, #32
 80048e0:	d138      	bne.n	8004954 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80048ec:	2302      	movs	r3, #2
 80048ee:	e032      	b.n	8004956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2224      	movs	r2, #36	@ 0x24
 80048fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0201 	bic.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800491e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6819      	ldr	r1, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	430a      	orrs	r2, r1
 800492e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0201 	orr.w	r2, r2, #1
 800493e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004950:	2300      	movs	r3, #0
 8004952:	e000      	b.n	8004956 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004954:	2302      	movs	r3, #2
  }
}
 8004956:	4618      	mov	r0, r3
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004962:	b480      	push	{r7}
 8004964:	b085      	sub	sp, #20
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
 800496a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b20      	cmp	r3, #32
 8004976:	d139      	bne.n	80049ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800497e:	2b01      	cmp	r3, #1
 8004980:	d101      	bne.n	8004986 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004982:	2302      	movs	r3, #2
 8004984:	e033      	b.n	80049ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2224      	movs	r2, #36	@ 0x24
 8004992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0201 	bic.w	r2, r2, #1
 80049a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	021b      	lsls	r3, r3, #8
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f042 0201 	orr.w	r2, r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	e000      	b.n	80049ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80049ec:	2302      	movs	r3, #2
  }
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr

080049fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b086      	sub	sp, #24
 80049fe:	af02      	add	r7, sp, #8
 8004a00:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e0fe      	b.n	8004c0a <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d106      	bne.n	8004a26 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f00b ff29 	bl	8010878 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2203      	movs	r2, #3
 8004a2a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f007 f9e5 	bl	800be02 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6818      	ldr	r0, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	7c1a      	ldrb	r2, [r3, #16]
 8004a40:	f88d 2000 	strb.w	r2, [sp]
 8004a44:	3304      	adds	r3, #4
 8004a46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004a48:	f007 f8b6 	bl	800bbb8 <USB_CoreInit>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d005      	beq.n	8004a5e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2202      	movs	r2, #2
 8004a56:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e0d5      	b.n	8004c0a <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2100      	movs	r1, #0
 8004a64:	4618      	mov	r0, r3
 8004a66:	f007 f9dd 	bl	800be24 <USB_SetCurrentMode>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e0c6      	b.n	8004c0a <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	73fb      	strb	r3, [r7, #15]
 8004a80:	e04a      	b.n	8004b18 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004a82:	7bfa      	ldrb	r2, [r7, #15]
 8004a84:	6879      	ldr	r1, [r7, #4]
 8004a86:	4613      	mov	r3, r2
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	440b      	add	r3, r1
 8004a90:	3315      	adds	r3, #21
 8004a92:	2201      	movs	r2, #1
 8004a94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004a96:	7bfa      	ldrb	r2, [r7, #15]
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	4413      	add	r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	3314      	adds	r3, #20
 8004aa6:	7bfa      	ldrb	r2, [r7, #15]
 8004aa8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004aaa:	7bfa      	ldrb	r2, [r7, #15]
 8004aac:	7bfb      	ldrb	r3, [r7, #15]
 8004aae:	b298      	uxth	r0, r3
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	00db      	lsls	r3, r3, #3
 8004ab6:	4413      	add	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	440b      	add	r3, r1
 8004abc:	332e      	adds	r3, #46	@ 0x2e
 8004abe:	4602      	mov	r2, r0
 8004ac0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ac2:	7bfa      	ldrb	r2, [r7, #15]
 8004ac4:	6879      	ldr	r1, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	00db      	lsls	r3, r3, #3
 8004aca:	4413      	add	r3, r2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	440b      	add	r3, r1
 8004ad0:	3318      	adds	r3, #24
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004ad6:	7bfa      	ldrb	r2, [r7, #15]
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	4613      	mov	r3, r2
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	4413      	add	r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	440b      	add	r3, r1
 8004ae4:	331c      	adds	r3, #28
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004aea:	7bfa      	ldrb	r2, [r7, #15]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4413      	add	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	3320      	adds	r3, #32
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004afe:	7bfa      	ldrb	r2, [r7, #15]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	00db      	lsls	r3, r3, #3
 8004b06:	4413      	add	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	3324      	adds	r3, #36	@ 0x24
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b12:	7bfb      	ldrb	r3, [r7, #15]
 8004b14:	3301      	adds	r3, #1
 8004b16:	73fb      	strb	r3, [r7, #15]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	791b      	ldrb	r3, [r3, #4]
 8004b1c:	7bfa      	ldrb	r2, [r7, #15]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d3af      	bcc.n	8004a82 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b22:	2300      	movs	r3, #0
 8004b24:	73fb      	strb	r3, [r7, #15]
 8004b26:	e044      	b.n	8004bb2 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004b28:	7bfa      	ldrb	r2, [r7, #15]
 8004b2a:	6879      	ldr	r1, [r7, #4]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	4413      	add	r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	440b      	add	r3, r1
 8004b36:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004b3e:	7bfa      	ldrb	r2, [r7, #15]
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	4613      	mov	r3, r2
 8004b44:	00db      	lsls	r3, r3, #3
 8004b46:	4413      	add	r3, r2
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	440b      	add	r3, r1
 8004b4c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004b50:	7bfa      	ldrb	r2, [r7, #15]
 8004b52:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004b54:	7bfa      	ldrb	r2, [r7, #15]
 8004b56:	6879      	ldr	r1, [r7, #4]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	00db      	lsls	r3, r3, #3
 8004b5c:	4413      	add	r3, r2
 8004b5e:	009b      	lsls	r3, r3, #2
 8004b60:	440b      	add	r3, r1
 8004b62:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004b66:	2200      	movs	r2, #0
 8004b68:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004b6a:	7bfa      	ldrb	r2, [r7, #15]
 8004b6c:	6879      	ldr	r1, [r7, #4]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	00db      	lsls	r3, r3, #3
 8004b72:	4413      	add	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	440b      	add	r3, r1
 8004b78:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004b80:	7bfa      	ldrb	r2, [r7, #15]
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	4613      	mov	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	4413      	add	r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004b92:	2200      	movs	r2, #0
 8004b94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004b96:	7bfa      	ldrb	r2, [r7, #15]
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	4413      	add	r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	440b      	add	r3, r1
 8004ba4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004ba8:	2200      	movs	r2, #0
 8004baa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bac:	7bfb      	ldrb	r3, [r7, #15]
 8004bae:	3301      	adds	r3, #1
 8004bb0:	73fb      	strb	r3, [r7, #15]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	791b      	ldrb	r3, [r3, #4]
 8004bb6:	7bfa      	ldrb	r2, [r7, #15]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d3b5      	bcc.n	8004b28 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6818      	ldr	r0, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	7c1a      	ldrb	r2, [r3, #16]
 8004bc4:	f88d 2000 	strb.w	r2, [sp]
 8004bc8:	3304      	adds	r3, #4
 8004bca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bcc:	f007 f976 	bl	800bebc <USB_DevInit>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d005      	beq.n	8004be2 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2202      	movs	r2, #2
 8004bda:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e013      	b.n	8004c0a <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	7b1b      	ldrb	r3, [r3, #12]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d102      	bne.n	8004bfe <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f001 f96f 	bl	8005edc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f008 f9b9 	bl	800cf7a <USB_DevDisconnect>

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b084      	sub	sp, #16
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_PCD_Start+0x1c>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e022      	b.n	8004c74 <HAL_PCD_Start+0x62>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d009      	beq.n	8004c56 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d105      	bne.n	8004c56 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f007 f8c0 	bl	800bde0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f008 f967 	bl	800cf38 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004c7c:	b590      	push	{r4, r7, lr}
 8004c7e:	b08d      	sub	sp, #52	@ 0x34
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4618      	mov	r0, r3
 8004c94:	f008 fa25 	bl	800d0e2 <USB_GetMode>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f040 84b9 	bne.w	8005612 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f008 f989 	bl	800cfbc <USB_ReadInterrupts>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 84af 	beq.w	8005610 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	0a1b      	lsrs	r3, r3, #8
 8004cbc:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f008 f976 	bl	800cfbc <USB_ReadInterrupts>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	f003 0302 	and.w	r3, r3, #2
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d107      	bne.n	8004cea <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695a      	ldr	r2, [r3, #20]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f002 0202 	and.w	r2, r2, #2
 8004ce8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f008 f964 	bl	800cfbc <USB_ReadInterrupts>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f003 0310 	and.w	r3, r3, #16
 8004cfa:	2b10      	cmp	r3, #16
 8004cfc:	d161      	bne.n	8004dc2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699a      	ldr	r2, [r3, #24]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 0210 	bic.w	r2, r2, #16
 8004d0c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	f003 020f 	and.w	r2, r3, #15
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	00db      	lsls	r3, r3, #3
 8004d1e:	4413      	add	r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	4413      	add	r3, r2
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004d2e:	69bb      	ldr	r3, [r7, #24]
 8004d30:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004d34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d38:	d124      	bne.n	8004d84 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004d40:	4013      	ands	r3, r2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d035      	beq.n	8004db2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	091b      	lsrs	r3, r3, #4
 8004d4e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004d50:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	461a      	mov	r2, r3
 8004d58:	6a38      	ldr	r0, [r7, #32]
 8004d5a:	f007 ff9b 	bl	800cc94 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	68da      	ldr	r2, [r3, #12]
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	091b      	lsrs	r3, r3, #4
 8004d66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d6a:	441a      	add	r2, r3
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	695a      	ldr	r2, [r3, #20]
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	091b      	lsrs	r3, r3, #4
 8004d78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004d7c:	441a      	add	r2, r3
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	615a      	str	r2, [r3, #20]
 8004d82:	e016      	b.n	8004db2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004d8a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004d8e:	d110      	bne.n	8004db2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d96:	2208      	movs	r2, #8
 8004d98:	4619      	mov	r1, r3
 8004d9a:	6a38      	ldr	r0, [r7, #32]
 8004d9c:	f007 ff7a 	bl	800cc94 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	695a      	ldr	r2, [r3, #20]
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	091b      	lsrs	r3, r3, #4
 8004da8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004dac:	441a      	add	r2, r3
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699a      	ldr	r2, [r3, #24]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0210 	orr.w	r2, r2, #16
 8004dc0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f008 f8f8 	bl	800cfbc <USB_ReadInterrupts>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004dd2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004dd6:	f040 80a7 	bne.w	8004f28 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4618      	mov	r0, r3
 8004de4:	f008 f8fd 	bl	800cfe2 <USB_ReadDevAllOutEpInterrupt>
 8004de8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004dea:	e099      	b.n	8004f20 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 808e 	beq.w	8004f14 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	4611      	mov	r1, r2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f008 f921 	bl	800d04a <USB_ReadDevOutEPInterrupt>
 8004e08:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00c      	beq.n	8004e2e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e20:	461a      	mov	r2, r3
 8004e22:	2301      	movs	r3, #1
 8004e24:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004e26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f000 fed1 	bl	8005bd0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00c      	beq.n	8004e52 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3a:	015a      	lsls	r2, r3, #5
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	4413      	add	r3, r2
 8004e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e44:	461a      	mov	r2, r3
 8004e46:	2308      	movs	r3, #8
 8004e48:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004e4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 ffa7 	bl	8005da0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d008      	beq.n	8004e6e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e68:	461a      	mov	r2, r3
 8004e6a:	2310      	movs	r3, #16
 8004e6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d030      	beq.n	8004eda <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e80:	2b80      	cmp	r3, #128	@ 0x80
 8004e82:	d109      	bne.n	8004e98 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	69fa      	ldr	r2, [r7, #28]
 8004e8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e96:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	4413      	add	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	3304      	adds	r3, #4
 8004eac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	78db      	ldrb	r3, [r3, #3]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d108      	bne.n	8004ec8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f00b fe0e 	bl	8010ae4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d008      	beq.n	8004ef6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee6:	015a      	lsls	r2, r3, #5
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	4413      	add	r3, r2
 8004eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	2320      	movs	r3, #32
 8004ef4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d009      	beq.n	8004f14 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	015a      	lsls	r2, r3, #5
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	4413      	add	r3, r2
 8004f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004f12:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f16:	3301      	adds	r3, #1
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1c:	085b      	lsrs	r3, r3, #1
 8004f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	f47f af62 	bne.w	8004dec <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f008 f845 	bl	800cfbc <USB_ReadInterrupts>
 8004f32:	4603      	mov	r3, r0
 8004f34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f38:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f3c:	f040 80db 	bne.w	80050f6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f008 f866 	bl	800d016 <USB_ReadDevAllInEpInterrupt>
 8004f4a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004f50:	e0cd      	b.n	80050ee <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80c2 	beq.w	80050e2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	4611      	mov	r1, r2
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f008 f88c 	bl	800d086 <USB_ReadDevInEPInterrupt>
 8004f6e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d057      	beq.n	800502a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7c:	f003 030f 	and.w	r3, r3, #15
 8004f80:	2201      	movs	r2, #1
 8004f82:	fa02 f303 	lsl.w	r3, r2, r3
 8004f86:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	43db      	mvns	r3, r3
 8004f94:	69f9      	ldr	r1, [r7, #28]
 8004f96:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f9a:	4013      	ands	r3, r2
 8004f9c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004faa:	461a      	mov	r2, r3
 8004fac:	2301      	movs	r3, #1
 8004fae:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	799b      	ldrb	r3, [r3, #6]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d132      	bne.n	800501e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004fb8:	6879      	ldr	r1, [r7, #4]
 8004fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	4413      	add	r3, r2
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	440b      	add	r3, r1
 8004fc6:	3320      	adds	r3, #32
 8004fc8:	6819      	ldr	r1, [r3, #0]
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fce:	4613      	mov	r3, r2
 8004fd0:	00db      	lsls	r3, r3, #3
 8004fd2:	4413      	add	r3, r2
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	4403      	add	r3, r0
 8004fd8:	331c      	adds	r3, #28
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4419      	add	r1, r3
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	00db      	lsls	r3, r3, #3
 8004fe6:	4413      	add	r3, r2
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4403      	add	r3, r0
 8004fec:	3320      	adds	r3, #32
 8004fee:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d113      	bne.n	800501e <HAL_PCD_IRQHandler+0x3a2>
 8004ff6:	6879      	ldr	r1, [r7, #4]
 8004ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	00db      	lsls	r3, r3, #3
 8004ffe:	4413      	add	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	440b      	add	r3, r1
 8005004:	3324      	adds	r3, #36	@ 0x24
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d108      	bne.n	800501e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005016:	461a      	mov	r2, r3
 8005018:	2101      	movs	r1, #1
 800501a:	f008 f895 	bl	800d148 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800501e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005020:	b2db      	uxtb	r3, r3
 8005022:	4619      	mov	r1, r3
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f00b fcd8 	bl	80109da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b00      	cmp	r3, #0
 8005032:	d008      	beq.n	8005046 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	4413      	add	r3, r2
 800503c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005040:	461a      	mov	r2, r3
 8005042:	2308      	movs	r3, #8
 8005044:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f003 0310 	and.w	r3, r3, #16
 800504c:	2b00      	cmp	r3, #0
 800504e:	d008      	beq.n	8005062 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	015a      	lsls	r2, r3, #5
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	4413      	add	r3, r2
 8005058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800505c:	461a      	mov	r2, r3
 800505e:	2310      	movs	r3, #16
 8005060:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506e:	015a      	lsls	r2, r3, #5
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	4413      	add	r3, r2
 8005074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005078:	461a      	mov	r2, r3
 800507a:	2340      	movs	r3, #64	@ 0x40
 800507c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d023      	beq.n	80050d0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005088:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800508a:	6a38      	ldr	r0, [r7, #32]
 800508c:	f007 f874 	bl	800c178 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005090:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	3310      	adds	r3, #16
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	4413      	add	r3, r2
 80050a0:	3304      	adds	r3, #4
 80050a2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	78db      	ldrb	r3, [r3, #3]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d108      	bne.n	80050be <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	2200      	movs	r2, #0
 80050b0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80050b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	4619      	mov	r1, r3
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f00b fd25 	bl	8010b08 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80050be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c0:	015a      	lsls	r2, r3, #5
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	4413      	add	r3, r2
 80050c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ca:	461a      	mov	r2, r3
 80050cc:	2302      	movs	r3, #2
 80050ce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80050da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fcea 	bl	8005ab6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80050e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e4:	3301      	adds	r3, #1
 80050e6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80050e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ea:	085b      	lsrs	r3, r3, #1
 80050ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80050ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f47f af2e 	bne.w	8004f52 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f007 ff5e 	bl	800cfbc <USB_ReadInterrupts>
 8005100:	4603      	mov	r3, r0
 8005102:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005106:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800510a:	d122      	bne.n	8005152 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	69fa      	ldr	r2, [r7, #28]
 8005116:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800511a:	f023 0301 	bic.w	r3, r3, #1
 800511e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005126:	2b01      	cmp	r3, #1
 8005128:	d108      	bne.n	800513c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005132:	2100      	movs	r1, #0
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fef5 	bl	8005f24 <HAL_PCDEx_LPM_Callback>
 800513a:	e002      	b.n	8005142 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f00b fcc3 	bl	8010ac8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695a      	ldr	r2, [r3, #20]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005150:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f007 ff30 	bl	800cfbc <USB_ReadInterrupts>
 800515c:	4603      	mov	r3, r0
 800515e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005162:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005166:	d112      	bne.n	800518e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b01      	cmp	r3, #1
 8005176:	d102      	bne.n	800517e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f00b fc7f 	bl	8010a7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	695a      	ldr	r2, [r3, #20]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800518c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4618      	mov	r0, r3
 8005194:	f007 ff12 	bl	800cfbc <USB_ReadInterrupts>
 8005198:	4603      	mov	r3, r0
 800519a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800519e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051a2:	d121      	bne.n	80051e8 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695a      	ldr	r2, [r3, #20]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80051b2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d111      	bne.n	80051e2 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2201      	movs	r2, #1
 80051c2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051cc:	089b      	lsrs	r3, r3, #2
 80051ce:	f003 020f 	and.w	r2, r3, #15
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80051d8:	2101      	movs	r1, #1
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 fea2 	bl	8005f24 <HAL_PCDEx_LPM_Callback>
 80051e0:	e002      	b.n	80051e8 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f00b fc4a 	bl	8010a7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f007 fee5 	bl	800cfbc <USB_ReadInterrupts>
 80051f2:	4603      	mov	r3, r0
 80051f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051fc:	f040 80b7 	bne.w	800536e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	69fa      	ldr	r2, [r7, #28]
 800520a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800520e:	f023 0301 	bic.w	r3, r3, #1
 8005212:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2110      	movs	r1, #16
 800521a:	4618      	mov	r0, r3
 800521c:	f006 ffac 	bl	800c178 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005220:	2300      	movs	r3, #0
 8005222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005224:	e046      	b.n	80052b4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005228:	015a      	lsls	r2, r3, #5
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	4413      	add	r3, r2
 800522e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005232:	461a      	mov	r2, r3
 8005234:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005238:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800523a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523c:	015a      	lsls	r2, r3, #5
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	4413      	add	r3, r2
 8005242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524a:	0151      	lsls	r1, r2, #5
 800524c:	69fa      	ldr	r2, [r7, #28]
 800524e:	440a      	add	r2, r1
 8005250:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005254:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005258:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800525a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005266:	461a      	mov	r2, r3
 8005268:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800526c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800526e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005270:	015a      	lsls	r2, r3, #5
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	4413      	add	r3, r2
 8005276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800527e:	0151      	lsls	r1, r2, #5
 8005280:	69fa      	ldr	r2, [r7, #28]
 8005282:	440a      	add	r2, r1
 8005284:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005288:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800528c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800528e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	4413      	add	r3, r2
 8005296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800529e:	0151      	lsls	r1, r2, #5
 80052a0:	69fa      	ldr	r2, [r7, #28]
 80052a2:	440a      	add	r2, r1
 80052a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80052ac:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052b0:	3301      	adds	r3, #1
 80052b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	791b      	ldrb	r3, [r3, #4]
 80052b8:	461a      	mov	r2, r3
 80052ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052bc:	4293      	cmp	r3, r2
 80052be:	d3b2      	bcc.n	8005226 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052c6:	69db      	ldr	r3, [r3, #28]
 80052c8:	69fa      	ldr	r2, [r7, #28]
 80052ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ce:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80052d2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	7bdb      	ldrb	r3, [r3, #15]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d016      	beq.n	800530a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052e6:	69fa      	ldr	r2, [r7, #28]
 80052e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ec:	f043 030b 	orr.w	r3, r3, #11
 80052f0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fc:	69fa      	ldr	r2, [r7, #28]
 80052fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005302:	f043 030b 	orr.w	r3, r3, #11
 8005306:	6453      	str	r3, [r2, #68]	@ 0x44
 8005308:	e015      	b.n	8005336 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005310:	695a      	ldr	r2, [r3, #20]
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005318:	4619      	mov	r1, r3
 800531a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800531e:	4313      	orrs	r3, r2
 8005320:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005330:	f043 030b 	orr.w	r3, r3, #11
 8005334:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	69fa      	ldr	r2, [r7, #28]
 8005340:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005344:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005348:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6818      	ldr	r0, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005358:	461a      	mov	r2, r3
 800535a:	f007 fef5 	bl	800d148 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695a      	ldr	r2, [r3, #20]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800536c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4618      	mov	r0, r3
 8005374:	f007 fe22 	bl	800cfbc <USB_ReadInterrupts>
 8005378:	4603      	mov	r3, r0
 800537a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800537e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005382:	d123      	bne.n	80053cc <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4618      	mov	r0, r3
 800538a:	f007 feb9 	bl	800d100 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f006 ff69 	bl	800c26a <USB_GetDevSpeed>
 8005398:	4603      	mov	r3, r0
 800539a:	461a      	mov	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681c      	ldr	r4, [r3, #0]
 80053a4:	f001 fd9e 	bl	8006ee4 <HAL_RCC_GetHCLKFreq>
 80053a8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80053ae:	461a      	mov	r2, r3
 80053b0:	4620      	mov	r0, r4
 80053b2:	f006 fc73 	bl	800bc9c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f00b fb37 	bl	8010a2a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695a      	ldr	r2, [r3, #20]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80053ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f007 fdf3 	bl	800cfbc <USB_ReadInterrupts>
 80053d6:	4603      	mov	r3, r0
 80053d8:	f003 0308 	and.w	r3, r3, #8
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d10a      	bne.n	80053f6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f00b fb14 	bl	8010a0e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	695a      	ldr	r2, [r3, #20]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f002 0208 	and.w	r2, r2, #8
 80053f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f007 fdde 	bl	800cfbc <USB_ReadInterrupts>
 8005400:	4603      	mov	r3, r0
 8005402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005406:	2b80      	cmp	r3, #128	@ 0x80
 8005408:	d123      	bne.n	8005452 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800540a:	6a3b      	ldr	r3, [r7, #32]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005416:	2301      	movs	r3, #1
 8005418:	627b      	str	r3, [r7, #36]	@ 0x24
 800541a:	e014      	b.n	8005446 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005420:	4613      	mov	r3, r2
 8005422:	00db      	lsls	r3, r3, #3
 8005424:	4413      	add	r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	440b      	add	r3, r1
 800542a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	2b01      	cmp	r3, #1
 8005432:	d105      	bne.n	8005440 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005436:	b2db      	uxtb	r3, r3
 8005438:	4619      	mov	r1, r3
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f000 fb0a 	bl	8005a54 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005442:	3301      	adds	r3, #1
 8005444:	627b      	str	r3, [r7, #36]	@ 0x24
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	791b      	ldrb	r3, [r3, #4]
 800544a:	461a      	mov	r2, r3
 800544c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800544e:	4293      	cmp	r3, r2
 8005450:	d3e4      	bcc.n	800541c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4618      	mov	r0, r3
 8005458:	f007 fdb0 	bl	800cfbc <USB_ReadInterrupts>
 800545c:	4603      	mov	r3, r0
 800545e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005466:	d13c      	bne.n	80054e2 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005468:	2301      	movs	r3, #1
 800546a:	627b      	str	r3, [r7, #36]	@ 0x24
 800546c:	e02b      	b.n	80054c6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800546e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005470:	015a      	lsls	r2, r3, #5
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	4413      	add	r3, r2
 8005476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800547e:	6879      	ldr	r1, [r7, #4]
 8005480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005482:	4613      	mov	r3, r2
 8005484:	00db      	lsls	r3, r3, #3
 8005486:	4413      	add	r3, r2
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	440b      	add	r3, r1
 800548c:	3318      	adds	r3, #24
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d115      	bne.n	80054c0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005494:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005496:	2b00      	cmp	r3, #0
 8005498:	da12      	bge.n	80054c0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800549e:	4613      	mov	r3, r2
 80054a0:	00db      	lsls	r3, r3, #3
 80054a2:	4413      	add	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	440b      	add	r3, r1
 80054a8:	3317      	adds	r3, #23
 80054aa:	2201      	movs	r2, #1
 80054ac:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	4619      	mov	r1, r3
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 faca 	bl	8005a54 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	3301      	adds	r3, #1
 80054c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	791b      	ldrb	r3, [r3, #4]
 80054ca:	461a      	mov	r2, r3
 80054cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d3cd      	bcc.n	800546e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695a      	ldr	r2, [r3, #20]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80054e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f007 fd68 	bl	800cfbc <USB_ReadInterrupts>
 80054ec:	4603      	mov	r3, r0
 80054ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054f6:	d156      	bne.n	80055a6 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054f8:	2301      	movs	r3, #1
 80054fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80054fc:	e045      	b.n	800558a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80054fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	4413      	add	r3, r2
 8005506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800550e:	6879      	ldr	r1, [r7, #4]
 8005510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005512:	4613      	mov	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	4413      	add	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	440b      	add	r3, r1
 800551c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	2b01      	cmp	r3, #1
 8005524:	d12e      	bne.n	8005584 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005526:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005528:	2b00      	cmp	r3, #0
 800552a:	da2b      	bge.n	8005584 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	0c1a      	lsrs	r2, r3, #16
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005536:	4053      	eors	r3, r2
 8005538:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800553c:	2b00      	cmp	r3, #0
 800553e:	d121      	bne.n	8005584 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005540:	6879      	ldr	r1, [r7, #4]
 8005542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005544:	4613      	mov	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	4413      	add	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005552:	2201      	movs	r2, #1
 8005554:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005556:	6a3b      	ldr	r3, [r7, #32]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800555e:	6a3b      	ldr	r3, [r7, #32]
 8005560:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005562:	6a3b      	ldr	r3, [r7, #32]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10a      	bne.n	8005584 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	69fa      	ldr	r2, [r7, #28]
 8005578:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800557c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005580:	6053      	str	r3, [r2, #4]
            break;
 8005582:	e008      	b.n	8005596 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005586:	3301      	adds	r3, #1
 8005588:	627b      	str	r3, [r7, #36]	@ 0x24
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	791b      	ldrb	r3, [r3, #4]
 800558e:	461a      	mov	r2, r3
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	4293      	cmp	r3, r2
 8005594:	d3b3      	bcc.n	80054fe <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695a      	ldr	r2, [r3, #20]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80055a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f007 fd06 	bl	800cfbc <USB_ReadInterrupts>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80055b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ba:	d10a      	bne.n	80055d2 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f00b fab5 	bl	8010b2c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80055d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f007 fcf0 	bl	800cfbc <USB_ReadInterrupts>
 80055dc:	4603      	mov	r3, r0
 80055de:	f003 0304 	and.w	r3, r3, #4
 80055e2:	2b04      	cmp	r3, #4
 80055e4:	d115      	bne.n	8005612 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d002      	beq.n	80055fe <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f00b faa5 	bl	8010b48 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6859      	ldr	r1, [r3, #4]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]
 800560e:	e000      	b.n	8005612 <HAL_PCD_IRQHandler+0x996>
      return;
 8005610:	bf00      	nop
    }
  }
}
 8005612:	3734      	adds	r7, #52	@ 0x34
 8005614:	46bd      	mov	sp, r7
 8005616:	bd90      	pop	{r4, r7, pc}

08005618 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800562a:	2b01      	cmp	r3, #1
 800562c:	d101      	bne.n	8005632 <HAL_PCD_SetAddress+0x1a>
 800562e:	2302      	movs	r3, #2
 8005630:	e012      	b.n	8005658 <HAL_PCD_SetAddress+0x40>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	78fa      	ldrb	r2, [r7, #3]
 800563e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	78fa      	ldrb	r2, [r7, #3]
 8005646:	4611      	mov	r1, r2
 8005648:	4618      	mov	r0, r3
 800564a:	f007 fc4f 	bl	800ceec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	4608      	mov	r0, r1
 800566a:	4611      	mov	r1, r2
 800566c:	461a      	mov	r2, r3
 800566e:	4603      	mov	r3, r0
 8005670:	70fb      	strb	r3, [r7, #3]
 8005672:	460b      	mov	r3, r1
 8005674:	803b      	strh	r3, [r7, #0]
 8005676:	4613      	mov	r3, r2
 8005678:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800567e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005682:	2b00      	cmp	r3, #0
 8005684:	da0f      	bge.n	80056a6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	f003 020f 	and.w	r2, r3, #15
 800568c:	4613      	mov	r3, r2
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	4413      	add	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	3310      	adds	r3, #16
 8005696:	687a      	ldr	r2, [r7, #4]
 8005698:	4413      	add	r3, r2
 800569a:	3304      	adds	r3, #4
 800569c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2201      	movs	r2, #1
 80056a2:	705a      	strb	r2, [r3, #1]
 80056a4:	e00f      	b.n	80056c6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056a6:	78fb      	ldrb	r3, [r7, #3]
 80056a8:	f003 020f 	and.w	r2, r3, #15
 80056ac:	4613      	mov	r3, r2
 80056ae:	00db      	lsls	r3, r3, #3
 80056b0:	4413      	add	r3, r2
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	4413      	add	r3, r2
 80056bc:	3304      	adds	r3, #4
 80056be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80056c6:	78fb      	ldrb	r3, [r7, #3]
 80056c8:	f003 030f 	and.w	r3, r3, #15
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80056d2:	883b      	ldrh	r3, [r7, #0]
 80056d4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	78ba      	ldrb	r2, [r7, #2]
 80056e0:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	785b      	ldrb	r3, [r3, #1]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d004      	beq.n	80056f4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80056f4:	78bb      	ldrb	r3, [r7, #2]
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d102      	bne.n	8005700 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005706:	2b01      	cmp	r3, #1
 8005708:	d101      	bne.n	800570e <HAL_PCD_EP_Open+0xae>
 800570a:	2302      	movs	r3, #2
 800570c:	e00e      	b.n	800572c <HAL_PCD_EP_Open+0xcc>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	4618      	mov	r0, r3
 800571e:	f006 fdc9 	bl	800c2b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800572a:	7afb      	ldrb	r3, [r7, #11]
}
 800572c:	4618      	mov	r0, r3
 800572e:	3710      	adds	r7, #16
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	460b      	mov	r3, r1
 800573e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005740:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005744:	2b00      	cmp	r3, #0
 8005746:	da0f      	bge.n	8005768 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005748:	78fb      	ldrb	r3, [r7, #3]
 800574a:	f003 020f 	and.w	r2, r3, #15
 800574e:	4613      	mov	r3, r2
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	4413      	add	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	3310      	adds	r3, #16
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	4413      	add	r3, r2
 800575c:	3304      	adds	r3, #4
 800575e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2201      	movs	r2, #1
 8005764:	705a      	strb	r2, [r3, #1]
 8005766:	e00f      	b.n	8005788 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	f003 020f 	and.w	r2, r3, #15
 800576e:	4613      	mov	r3, r2
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	4413      	add	r3, r2
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	4413      	add	r3, r2
 800577e:	3304      	adds	r3, #4
 8005780:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005788:	78fb      	ldrb	r3, [r7, #3]
 800578a:	f003 030f 	and.w	r3, r3, #15
 800578e:	b2da      	uxtb	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800579a:	2b01      	cmp	r3, #1
 800579c:	d101      	bne.n	80057a2 <HAL_PCD_EP_Close+0x6e>
 800579e:	2302      	movs	r3, #2
 80057a0:	e00e      	b.n	80057c0 <HAL_PCD_EP_Close+0x8c>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2201      	movs	r2, #1
 80057a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68f9      	ldr	r1, [r7, #12]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f006 fe07 	bl	800c3c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	607a      	str	r2, [r7, #4]
 80057d2:	603b      	str	r3, [r7, #0]
 80057d4:	460b      	mov	r3, r1
 80057d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057d8:	7afb      	ldrb	r3, [r7, #11]
 80057da:	f003 020f 	and.w	r2, r3, #15
 80057de:	4613      	mov	r3, r2
 80057e0:	00db      	lsls	r3, r3, #3
 80057e2:	4413      	add	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	4413      	add	r3, r2
 80057ee:	3304      	adds	r3, #4
 80057f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2200      	movs	r2, #0
 8005802:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	2200      	movs	r2, #0
 8005808:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800580a:	7afb      	ldrb	r3, [r7, #11]
 800580c:	f003 030f 	and.w	r3, r3, #15
 8005810:	b2da      	uxtb	r2, r3
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	799b      	ldrb	r3, [r3, #6]
 800581a:	2b01      	cmp	r3, #1
 800581c:	d102      	bne.n	8005824 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6818      	ldr	r0, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	799b      	ldrb	r3, [r3, #6]
 800582c:	461a      	mov	r2, r3
 800582e:	6979      	ldr	r1, [r7, #20]
 8005830:	f006 fea4 	bl	800c57c <USB_EPStartXfer>

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800583e:	b480      	push	{r7}
 8005840:	b083      	sub	sp, #12
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
 8005846:	460b      	mov	r3, r1
 8005848:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800584a:	78fb      	ldrb	r3, [r7, #3]
 800584c:	f003 020f 	and.w	r2, r3, #15
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	4613      	mov	r3, r2
 8005854:	00db      	lsls	r3, r3, #3
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005860:	681b      	ldr	r3, [r3, #0]
}
 8005862:	4618      	mov	r0, r3
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b086      	sub	sp, #24
 8005872:	af00      	add	r7, sp, #0
 8005874:	60f8      	str	r0, [r7, #12]
 8005876:	607a      	str	r2, [r7, #4]
 8005878:	603b      	str	r3, [r7, #0]
 800587a:	460b      	mov	r3, r1
 800587c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800587e:	7afb      	ldrb	r3, [r7, #11]
 8005880:	f003 020f 	and.w	r2, r3, #15
 8005884:	4613      	mov	r3, r2
 8005886:	00db      	lsls	r3, r3, #3
 8005888:	4413      	add	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	3310      	adds	r3, #16
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4413      	add	r3, r2
 8005892:	3304      	adds	r3, #4
 8005894:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2200      	movs	r2, #0
 80058a6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2201      	movs	r2, #1
 80058ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058ae:	7afb      	ldrb	r3, [r7, #11]
 80058b0:	f003 030f 	and.w	r3, r3, #15
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	799b      	ldrb	r3, [r3, #6]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d102      	bne.n	80058c8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6818      	ldr	r0, [r3, #0]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	799b      	ldrb	r3, [r3, #6]
 80058d0:	461a      	mov	r2, r3
 80058d2:	6979      	ldr	r1, [r7, #20]
 80058d4:	f006 fe52 	bl	800c57c <USB_EPStartXfer>

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b084      	sub	sp, #16
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
 80058ea:	460b      	mov	r3, r1
 80058ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80058ee:	78fb      	ldrb	r3, [r7, #3]
 80058f0:	f003 030f 	and.w	r3, r3, #15
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	7912      	ldrb	r2, [r2, #4]
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d901      	bls.n	8005900 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e04f      	b.n	80059a0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005900:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005904:	2b00      	cmp	r3, #0
 8005906:	da0f      	bge.n	8005928 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	f003 020f 	and.w	r2, r3, #15
 800590e:	4613      	mov	r3, r2
 8005910:	00db      	lsls	r3, r3, #3
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	3310      	adds	r3, #16
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	4413      	add	r3, r2
 800591c:	3304      	adds	r3, #4
 800591e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2201      	movs	r2, #1
 8005924:	705a      	strb	r2, [r3, #1]
 8005926:	e00d      	b.n	8005944 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	4613      	mov	r3, r2
 800592c:	00db      	lsls	r3, r3, #3
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	4413      	add	r3, r2
 800593a:	3304      	adds	r3, #4
 800593c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2201      	movs	r2, #1
 8005948:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800594a:	78fb      	ldrb	r3, [r7, #3]
 800594c:	f003 030f 	and.w	r3, r3, #15
 8005950:	b2da      	uxtb	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800595c:	2b01      	cmp	r3, #1
 800595e:	d101      	bne.n	8005964 <HAL_PCD_EP_SetStall+0x82>
 8005960:	2302      	movs	r3, #2
 8005962:	e01d      	b.n	80059a0 <HAL_PCD_EP_SetStall+0xbe>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68f9      	ldr	r1, [r7, #12]
 8005972:	4618      	mov	r0, r3
 8005974:	f007 f9e6 	bl	800cd44 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005978:	78fb      	ldrb	r3, [r7, #3]
 800597a:	f003 030f 	and.w	r3, r3, #15
 800597e:	2b00      	cmp	r3, #0
 8005980:	d109      	bne.n	8005996 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	7999      	ldrb	r1, [r3, #6]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005990:	461a      	mov	r2, r3
 8005992:	f007 fbd9 	bl	800d148 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
 80059b0:	460b      	mov	r3, r1
 80059b2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80059b4:	78fb      	ldrb	r3, [r7, #3]
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	7912      	ldrb	r2, [r2, #4]
 80059be:	4293      	cmp	r3, r2
 80059c0:	d901      	bls.n	80059c6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e042      	b.n	8005a4c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80059c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	da0f      	bge.n	80059ee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059ce:	78fb      	ldrb	r3, [r7, #3]
 80059d0:	f003 020f 	and.w	r2, r3, #15
 80059d4:	4613      	mov	r3, r2
 80059d6:	00db      	lsls	r3, r3, #3
 80059d8:	4413      	add	r3, r2
 80059da:	009b      	lsls	r3, r3, #2
 80059dc:	3310      	adds	r3, #16
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	4413      	add	r3, r2
 80059e2:	3304      	adds	r3, #4
 80059e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2201      	movs	r2, #1
 80059ea:	705a      	strb	r2, [r3, #1]
 80059ec:	e00f      	b.n	8005a0e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059ee:	78fb      	ldrb	r3, [r7, #3]
 80059f0:	f003 020f 	and.w	r2, r3, #15
 80059f4:	4613      	mov	r3, r2
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	4413      	add	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	4413      	add	r3, r2
 8005a04:	3304      	adds	r3, #4
 8005a06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a14:	78fb      	ldrb	r3, [r7, #3]
 8005a16:	f003 030f 	and.w	r3, r3, #15
 8005a1a:	b2da      	uxtb	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <HAL_PCD_EP_ClrStall+0x86>
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	e00e      	b.n	8005a4c <HAL_PCD_EP_ClrStall+0xa4>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68f9      	ldr	r1, [r7, #12]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f007 f9ef 	bl	800ce20 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005a60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	da0c      	bge.n	8005a82 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a68:	78fb      	ldrb	r3, [r7, #3]
 8005a6a:	f003 020f 	and.w	r2, r3, #15
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	3310      	adds	r3, #16
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	3304      	adds	r3, #4
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	e00c      	b.n	8005a9c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a82:	78fb      	ldrb	r3, [r7, #3]
 8005a84:	f003 020f 	and.w	r2, r3, #15
 8005a88:	4613      	mov	r3, r2
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	4413      	add	r3, r2
 8005a98:	3304      	adds	r3, #4
 8005a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68f9      	ldr	r1, [r7, #12]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f007 f80e 	bl	800cac4 <USB_EPStopXfer>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005aac:	7afb      	ldrb	r3, [r7, #11]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b08a      	sub	sp, #40	@ 0x28
 8005aba:	af02      	add	r7, sp, #8
 8005abc:	6078      	str	r0, [r7, #4]
 8005abe:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005aca:	683a      	ldr	r2, [r7, #0]
 8005acc:	4613      	mov	r3, r2
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	4413      	add	r3, r2
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	3310      	adds	r3, #16
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	4413      	add	r3, r2
 8005ada:	3304      	adds	r3, #4
 8005adc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	695a      	ldr	r2, [r3, #20]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d901      	bls.n	8005aee <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	e06b      	b.n	8005bc6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	691a      	ldr	r2, [r3, #16]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	69fa      	ldr	r2, [r7, #28]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d902      	bls.n	8005b0a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	3303      	adds	r3, #3
 8005b0e:	089b      	lsrs	r3, r3, #2
 8005b10:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b12:	e02a      	b.n	8005b6a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	691a      	ldr	r2, [r3, #16]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	69fa      	ldr	r2, [r7, #28]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d902      	bls.n	8005b30 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	3303      	adds	r3, #3
 8005b34:	089b      	lsrs	r3, r3, #2
 8005b36:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	68d9      	ldr	r1, [r3, #12]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	6978      	ldr	r0, [r7, #20]
 8005b4e:	f007 f863 	bl	800cc18 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	441a      	add	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	695a      	ldr	r2, [r3, #20]
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	441a      	add	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	015a      	lsls	r2, r3, #5
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	4413      	add	r3, r2
 8005b72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d809      	bhi.n	8005b94 <PCD_WriteEmptyTxFifo+0xde>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	695a      	ldr	r2, [r3, #20]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d203      	bcs.n	8005b94 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1bf      	bne.n	8005b14 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	691a      	ldr	r2, [r3, #16]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d811      	bhi.n	8005bc4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	f003 030f 	and.w	r3, r3, #15
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	43db      	mvns	r3, r3
 8005bba:	6939      	ldr	r1, [r7, #16]
 8005bbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3720      	adds	r7, #32
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
	...

08005bd0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	333c      	adds	r3, #60	@ 0x3c
 8005be8:	3304      	adds	r3, #4
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	015a      	lsls	r2, r3, #5
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	799b      	ldrb	r3, [r3, #6]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d17b      	bne.n	8005cfe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d015      	beq.n	8005c3c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	4a61      	ldr	r2, [pc, #388]	@ (8005d98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	f240 80b9 	bls.w	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 80b3 	beq.w	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c32:	461a      	mov	r2, r3
 8005c34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c38:	6093      	str	r3, [r2, #8]
 8005c3a:	e0a7      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f003 0320 	and.w	r3, r3, #32
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d009      	beq.n	8005c5a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	015a      	lsls	r2, r3, #5
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c52:	461a      	mov	r2, r3
 8005c54:	2320      	movs	r3, #32
 8005c56:	6093      	str	r3, [r2, #8]
 8005c58:	e098      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f040 8093 	bne.w	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	4a4b      	ldr	r2, [pc, #300]	@ (8005d98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d90f      	bls.n	8005c8e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d00a      	beq.n	8005c8e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c84:	461a      	mov	r2, r3
 8005c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c8a:	6093      	str	r3, [r2, #8]
 8005c8c:	e07e      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	4613      	mov	r3, r2
 8005c92:	00db      	lsls	r3, r3, #3
 8005c94:	4413      	add	r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3304      	adds	r3, #4
 8005ca2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a1a      	ldr	r2, [r3, #32]
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	0159      	lsls	r1, r3, #5
 8005cac:	69bb      	ldr	r3, [r7, #24]
 8005cae:	440b      	add	r3, r1
 8005cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cba:	1ad2      	subs	r2, r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d114      	bne.n	8005cf0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d109      	bne.n	8005ce2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005cd8:	461a      	mov	r2, r3
 8005cda:	2101      	movs	r1, #1
 8005cdc:	f007 fa34 	bl	800d148 <USB_EP0_OutStart>
 8005ce0:	e006      	b.n	8005cf0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	441a      	add	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f00a fe54 	bl	80109a4 <HAL_PCD_DataOutStageCallback>
 8005cfc:	e046      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	4a26      	ldr	r2, [pc, #152]	@ (8005d9c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d124      	bne.n	8005d50 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00a      	beq.n	8005d26 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d22:	6093      	str	r3, [r2, #8]
 8005d24:	e032      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d008      	beq.n	8005d42 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	2320      	movs	r3, #32
 8005d40:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	4619      	mov	r1, r3
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f00a fe2b 	bl	80109a4 <HAL_PCD_DataOutStageCallback>
 8005d4e:	e01d      	b.n	8005d8c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d114      	bne.n	8005d80 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005d56:	6879      	ldr	r1, [r7, #4]
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	00db      	lsls	r3, r3, #3
 8005d5e:	4413      	add	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	440b      	add	r3, r1
 8005d64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d108      	bne.n	8005d80 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6818      	ldr	r0, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d78:	461a      	mov	r2, r3
 8005d7a:	2100      	movs	r1, #0
 8005d7c:	f007 f9e4 	bl	800d148 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	4619      	mov	r1, r3
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f00a fe0c 	bl	80109a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3720      	adds	r7, #32
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	4f54300a 	.word	0x4f54300a
 8005d9c:	4f54310a 	.word	0x4f54310a

08005da0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b086      	sub	sp, #24
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	333c      	adds	r3, #60	@ 0x3c
 8005db8:	3304      	adds	r3, #4
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4a15      	ldr	r2, [pc, #84]	@ (8005e28 <PCD_EP_OutSetupPacket_int+0x88>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d90e      	bls.n	8005df4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d009      	beq.n	8005df4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	015a      	lsls	r2, r3, #5
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	4413      	add	r3, r2
 8005de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dec:	461a      	mov	r2, r3
 8005dee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005df2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f00a fdc3 	bl	8010980 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8005e28 <PCD_EP_OutSetupPacket_int+0x88>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d90c      	bls.n	8005e1c <PCD_EP_OutSetupPacket_int+0x7c>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	799b      	ldrb	r3, [r3, #6]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d108      	bne.n	8005e1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6818      	ldr	r0, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e14:	461a      	mov	r2, r3
 8005e16:	2101      	movs	r1, #1
 8005e18:	f007 f996 	bl	800d148 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3718      	adds	r7, #24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	4f54300a 	.word	0x4f54300a

08005e2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	460b      	mov	r3, r1
 8005e36:	70fb      	strb	r3, [r7, #3]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005e44:	78fb      	ldrb	r3, [r7, #3]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d107      	bne.n	8005e5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005e4a:	883b      	ldrh	r3, [r7, #0]
 8005e4c:	0419      	lsls	r1, r3, #16
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	430a      	orrs	r2, r1
 8005e56:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e58:	e028      	b.n	8005eac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	0c1b      	lsrs	r3, r3, #16
 8005e62:	68ba      	ldr	r2, [r7, #8]
 8005e64:	4413      	add	r3, r2
 8005e66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005e68:	2300      	movs	r3, #0
 8005e6a:	73fb      	strb	r3, [r7, #15]
 8005e6c:	e00d      	b.n	8005e8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	7bfb      	ldrb	r3, [r7, #15]
 8005e74:	3340      	adds	r3, #64	@ 0x40
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	4413      	add	r3, r2
 8005e82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	3301      	adds	r3, #1
 8005e88:	73fb      	strb	r3, [r7, #15]
 8005e8a:	7bfa      	ldrb	r2, [r7, #15]
 8005e8c:	78fb      	ldrb	r3, [r7, #3]
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d3ec      	bcc.n	8005e6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005e94:	883b      	ldrh	r3, [r7, #0]
 8005e96:	0418      	lsls	r0, r3, #16
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6819      	ldr	r1, [r3, #0]
 8005e9c:	78fb      	ldrb	r3, [r7, #3]
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	4302      	orrs	r2, r0
 8005ea4:	3340      	adds	r3, #64	@ 0x40
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	440b      	add	r3, r1
 8005eaa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	887a      	ldrh	r2, [r7, #2]
 8005ecc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2201      	movs	r2, #1
 8005eee:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	699b      	ldr	r3, [r3, #24]
 8005efe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f0a:	4b05      	ldr	r3, [pc, #20]	@ (8005f20 <HAL_PCDEx_ActivateLPM+0x44>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr
 8005f20:	10000003 	.word	0x10000003

08005f24 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005f44:	4b19      	ldr	r3, [pc, #100]	@ (8005fac <HAL_PWREx_ConfigSupply+0x70>)
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	f003 0304 	and.w	r3, r3, #4
 8005f4c:	2b04      	cmp	r3, #4
 8005f4e:	d00a      	beq.n	8005f66 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005f50:	4b16      	ldr	r3, [pc, #88]	@ (8005fac <HAL_PWREx_ConfigSupply+0x70>)
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d001      	beq.n	8005f62 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e01f      	b.n	8005fa2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005f62:	2300      	movs	r3, #0
 8005f64:	e01d      	b.n	8005fa2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005f66:	4b11      	ldr	r3, [pc, #68]	@ (8005fac <HAL_PWREx_ConfigSupply+0x70>)
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	f023 0207 	bic.w	r2, r3, #7
 8005f6e:	490f      	ldr	r1, [pc, #60]	@ (8005fac <HAL_PWREx_ConfigSupply+0x70>)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005f76:	f7fa fc27 	bl	80007c8 <HAL_GetTick>
 8005f7a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005f7c:	e009      	b.n	8005f92 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005f7e:	f7fa fc23 	bl	80007c8 <HAL_GetTick>
 8005f82:	4602      	mov	r2, r0
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005f8c:	d901      	bls.n	8005f92 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e007      	b.n	8005fa2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005f92:	4b06      	ldr	r3, [pc, #24]	@ (8005fac <HAL_PWREx_ConfigSupply+0x70>)
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f9e:	d1ee      	bne.n	8005f7e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3710      	adds	r7, #16
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	58024800 	.word	0x58024800

08005fb0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005fb4:	4b05      	ldr	r3, [pc, #20]	@ (8005fcc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005fb6:	68db      	ldr	r3, [r3, #12]
 8005fb8:	4a04      	ldr	r2, [pc, #16]	@ (8005fcc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005fba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fbe:	60d3      	str	r3, [r2, #12]
}
 8005fc0:	bf00      	nop
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	58024800 	.word	0x58024800

08005fd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b08c      	sub	sp, #48	@ 0x30
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d102      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	f000 bc48 	b.w	8006874 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f000 8088 	beq.w	8006102 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ff2:	4b99      	ldr	r3, [pc, #612]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005ffc:	4b96      	ldr	r3, [pc, #600]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8005ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006000:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006004:	2b10      	cmp	r3, #16
 8006006:	d007      	beq.n	8006018 <HAL_RCC_OscConfig+0x48>
 8006008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600a:	2b18      	cmp	r3, #24
 800600c:	d111      	bne.n	8006032 <HAL_RCC_OscConfig+0x62>
 800600e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006010:	f003 0303 	and.w	r3, r3, #3
 8006014:	2b02      	cmp	r3, #2
 8006016:	d10c      	bne.n	8006032 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006018:	4b8f      	ldr	r3, [pc, #572]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006020:	2b00      	cmp	r3, #0
 8006022:	d06d      	beq.n	8006100 <HAL_RCC_OscConfig+0x130>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d169      	bne.n	8006100 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	f000 bc21 	b.w	8006874 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800603a:	d106      	bne.n	800604a <HAL_RCC_OscConfig+0x7a>
 800603c:	4b86      	ldr	r3, [pc, #536]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a85      	ldr	r2, [pc, #532]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006042:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006046:	6013      	str	r3, [r2, #0]
 8006048:	e02e      	b.n	80060a8 <HAL_RCC_OscConfig+0xd8>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10c      	bne.n	800606c <HAL_RCC_OscConfig+0x9c>
 8006052:	4b81      	ldr	r3, [pc, #516]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a80      	ldr	r2, [pc, #512]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006058:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800605c:	6013      	str	r3, [r2, #0]
 800605e:	4b7e      	ldr	r3, [pc, #504]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a7d      	ldr	r2, [pc, #500]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006064:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006068:	6013      	str	r3, [r2, #0]
 800606a:	e01d      	b.n	80060a8 <HAL_RCC_OscConfig+0xd8>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006074:	d10c      	bne.n	8006090 <HAL_RCC_OscConfig+0xc0>
 8006076:	4b78      	ldr	r3, [pc, #480]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a77      	ldr	r2, [pc, #476]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800607c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006080:	6013      	str	r3, [r2, #0]
 8006082:	4b75      	ldr	r3, [pc, #468]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a74      	ldr	r2, [pc, #464]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006088:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800608c:	6013      	str	r3, [r2, #0]
 800608e:	e00b      	b.n	80060a8 <HAL_RCC_OscConfig+0xd8>
 8006090:	4b71      	ldr	r3, [pc, #452]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a70      	ldr	r2, [pc, #448]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006096:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800609a:	6013      	str	r3, [r2, #0]
 800609c:	4b6e      	ldr	r3, [pc, #440]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a6d      	ldr	r2, [pc, #436]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80060a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d013      	beq.n	80060d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b0:	f7fa fb8a 	bl	80007c8 <HAL_GetTick>
 80060b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060b6:	e008      	b.n	80060ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060b8:	f7fa fb86 	bl	80007c8 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	2b64      	cmp	r3, #100	@ 0x64
 80060c4:	d901      	bls.n	80060ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e3d4      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060ca:	4b63      	ldr	r3, [pc, #396]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d0f0      	beq.n	80060b8 <HAL_RCC_OscConfig+0xe8>
 80060d6:	e014      	b.n	8006102 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d8:	f7fa fb76 	bl	80007c8 <HAL_GetTick>
 80060dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80060de:	e008      	b.n	80060f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060e0:	f7fa fb72 	bl	80007c8 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b64      	cmp	r3, #100	@ 0x64
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e3c0      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80060f2:	4b59      	ldr	r3, [pc, #356]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1f0      	bne.n	80060e0 <HAL_RCC_OscConfig+0x110>
 80060fe:	e000      	b.n	8006102 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006100:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 80ca 	beq.w	80062a4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006110:	4b51      	ldr	r3, [pc, #324]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006118:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800611a:	4b4f      	ldr	r3, [pc, #316]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800611c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800611e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006120:	6a3b      	ldr	r3, [r7, #32]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d007      	beq.n	8006136 <HAL_RCC_OscConfig+0x166>
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	2b18      	cmp	r3, #24
 800612a:	d156      	bne.n	80061da <HAL_RCC_OscConfig+0x20a>
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	2b00      	cmp	r3, #0
 8006134:	d151      	bne.n	80061da <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006136:	4b48      	ldr	r3, [pc, #288]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0304 	and.w	r3, r3, #4
 800613e:	2b00      	cmp	r3, #0
 8006140:	d005      	beq.n	800614e <HAL_RCC_OscConfig+0x17e>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	68db      	ldr	r3, [r3, #12]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e392      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800614e:	4b42      	ldr	r3, [pc, #264]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f023 0219 	bic.w	r2, r3, #25
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	493f      	ldr	r1, [pc, #252]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800615c:	4313      	orrs	r3, r2
 800615e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006160:	f7fa fb32 	bl	80007c8 <HAL_GetTick>
 8006164:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006166:	e008      	b.n	800617a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006168:	f7fa fb2e 	bl	80007c8 <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	2b02      	cmp	r3, #2
 8006174:	d901      	bls.n	800617a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e37c      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800617a:	4b37      	ldr	r3, [pc, #220]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0f0      	beq.n	8006168 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006186:	f7fa fb4f 	bl	8000828 <HAL_GetREVID>
 800618a:	4603      	mov	r3, r0
 800618c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006190:	4293      	cmp	r3, r2
 8006192:	d817      	bhi.n	80061c4 <HAL_RCC_OscConfig+0x1f4>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	2b40      	cmp	r3, #64	@ 0x40
 800619a:	d108      	bne.n	80061ae <HAL_RCC_OscConfig+0x1de>
 800619c:	4b2e      	ldr	r3, [pc, #184]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80061a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061aa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061ac:	e07a      	b.n	80062a4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061ae:	4b2a      	ldr	r3, [pc, #168]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	031b      	lsls	r3, r3, #12
 80061bc:	4926      	ldr	r1, [pc, #152]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061c2:	e06f      	b.n	80062a4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061c4:	4b24      	ldr	r3, [pc, #144]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	061b      	lsls	r3, r3, #24
 80061d2:	4921      	ldr	r1, [pc, #132]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061d4:	4313      	orrs	r3, r2
 80061d6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061d8:	e064      	b.n	80062a4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d047      	beq.n	8006272 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80061e2:	4b1d      	ldr	r3, [pc, #116]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f023 0219 	bic.w	r2, r3, #25
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	491a      	ldr	r1, [pc, #104]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061f4:	f7fa fae8 	bl	80007c8 <HAL_GetTick>
 80061f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061fc:	f7fa fae4 	bl	80007c8 <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e332      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800620e:	4b12      	ldr	r3, [pc, #72]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0304 	and.w	r3, r3, #4
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0f0      	beq.n	80061fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800621a:	f7fa fb05 	bl	8000828 <HAL_GetREVID>
 800621e:	4603      	mov	r3, r0
 8006220:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006224:	4293      	cmp	r3, r2
 8006226:	d819      	bhi.n	800625c <HAL_RCC_OscConfig+0x28c>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	691b      	ldr	r3, [r3, #16]
 800622c:	2b40      	cmp	r3, #64	@ 0x40
 800622e:	d108      	bne.n	8006242 <HAL_RCC_OscConfig+0x272>
 8006230:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006238:	4a07      	ldr	r2, [pc, #28]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 800623a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800623e:	6053      	str	r3, [r2, #4]
 8006240:	e030      	b.n	80062a4 <HAL_RCC_OscConfig+0x2d4>
 8006242:	4b05      	ldr	r3, [pc, #20]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	031b      	lsls	r3, r3, #12
 8006250:	4901      	ldr	r1, [pc, #4]	@ (8006258 <HAL_RCC_OscConfig+0x288>)
 8006252:	4313      	orrs	r3, r2
 8006254:	604b      	str	r3, [r1, #4]
 8006256:	e025      	b.n	80062a4 <HAL_RCC_OscConfig+0x2d4>
 8006258:	58024400 	.word	0x58024400
 800625c:	4b9a      	ldr	r3, [pc, #616]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	061b      	lsls	r3, r3, #24
 800626a:	4997      	ldr	r1, [pc, #604]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800626c:	4313      	orrs	r3, r2
 800626e:	604b      	str	r3, [r1, #4]
 8006270:	e018      	b.n	80062a4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006272:	4b95      	ldr	r3, [pc, #596]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a94      	ldr	r2, [pc, #592]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006278:	f023 0301 	bic.w	r3, r3, #1
 800627c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800627e:	f7fa faa3 	bl	80007c8 <HAL_GetTick>
 8006282:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006284:	e008      	b.n	8006298 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006286:	f7fa fa9f 	bl	80007c8 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	2b02      	cmp	r3, #2
 8006292:	d901      	bls.n	8006298 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e2ed      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006298:	4b8b      	ldr	r3, [pc, #556]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0304 	and.w	r3, r3, #4
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1f0      	bne.n	8006286 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0310 	and.w	r3, r3, #16
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 80a9 	beq.w	8006404 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062b2:	4b85      	ldr	r3, [pc, #532]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062ba:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062bc:	4b82      	ldr	r3, [pc, #520]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80062be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d007      	beq.n	80062d8 <HAL_RCC_OscConfig+0x308>
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	2b18      	cmp	r3, #24
 80062cc:	d13a      	bne.n	8006344 <HAL_RCC_OscConfig+0x374>
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f003 0303 	and.w	r3, r3, #3
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d135      	bne.n	8006344 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062d8:	4b7b      	ldr	r3, [pc, #492]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d005      	beq.n	80062f0 <HAL_RCC_OscConfig+0x320>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	69db      	ldr	r3, [r3, #28]
 80062e8:	2b80      	cmp	r3, #128	@ 0x80
 80062ea:	d001      	beq.n	80062f0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e2c1      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80062f0:	f7fa fa9a 	bl	8000828 <HAL_GetREVID>
 80062f4:	4603      	mov	r3, r0
 80062f6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d817      	bhi.n	800632e <HAL_RCC_OscConfig+0x35e>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	2b20      	cmp	r3, #32
 8006304:	d108      	bne.n	8006318 <HAL_RCC_OscConfig+0x348>
 8006306:	4b70      	ldr	r3, [pc, #448]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800630e:	4a6e      	ldr	r2, [pc, #440]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006310:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006314:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006316:	e075      	b.n	8006404 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006318:	4b6b      	ldr	r3, [pc, #428]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	069b      	lsls	r3, r3, #26
 8006326:	4968      	ldr	r1, [pc, #416]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006328:	4313      	orrs	r3, r2
 800632a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800632c:	e06a      	b.n	8006404 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800632e:	4b66      	ldr	r3, [pc, #408]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	061b      	lsls	r3, r3, #24
 800633c:	4962      	ldr	r1, [pc, #392]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800633e:	4313      	orrs	r3, r2
 8006340:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006342:	e05f      	b.n	8006404 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	69db      	ldr	r3, [r3, #28]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d042      	beq.n	80063d2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800634c:	4b5e      	ldr	r3, [pc, #376]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a5d      	ldr	r2, [pc, #372]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006356:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006358:	f7fa fa36 	bl	80007c8 <HAL_GetTick>
 800635c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800635e:	e008      	b.n	8006372 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006360:	f7fa fa32 	bl	80007c8 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d901      	bls.n	8006372 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e280      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006372:	4b55      	ldr	r3, [pc, #340]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800637a:	2b00      	cmp	r3, #0
 800637c:	d0f0      	beq.n	8006360 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800637e:	f7fa fa53 	bl	8000828 <HAL_GetREVID>
 8006382:	4603      	mov	r3, r0
 8006384:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006388:	4293      	cmp	r3, r2
 800638a:	d817      	bhi.n	80063bc <HAL_RCC_OscConfig+0x3ec>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	2b20      	cmp	r3, #32
 8006392:	d108      	bne.n	80063a6 <HAL_RCC_OscConfig+0x3d6>
 8006394:	4b4c      	ldr	r3, [pc, #304]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800639c:	4a4a      	ldr	r2, [pc, #296]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800639e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80063a2:	6053      	str	r3, [r2, #4]
 80063a4:	e02e      	b.n	8006404 <HAL_RCC_OscConfig+0x434>
 80063a6:	4b48      	ldr	r3, [pc, #288]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6a1b      	ldr	r3, [r3, #32]
 80063b2:	069b      	lsls	r3, r3, #26
 80063b4:	4944      	ldr	r1, [pc, #272]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	604b      	str	r3, [r1, #4]
 80063ba:	e023      	b.n	8006404 <HAL_RCC_OscConfig+0x434>
 80063bc:	4b42      	ldr	r3, [pc, #264]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a1b      	ldr	r3, [r3, #32]
 80063c8:	061b      	lsls	r3, r3, #24
 80063ca:	493f      	ldr	r1, [pc, #252]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	60cb      	str	r3, [r1, #12]
 80063d0:	e018      	b.n	8006404 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80063d2:	4b3d      	ldr	r3, [pc, #244]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a3c      	ldr	r2, [pc, #240]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063de:	f7fa f9f3 	bl	80007c8 <HAL_GetTick>
 80063e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80063e4:	e008      	b.n	80063f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80063e6:	f7fa f9ef 	bl	80007c8 <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d901      	bls.n	80063f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80063f4:	2303      	movs	r3, #3
 80063f6:	e23d      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80063f8:	4b33      	ldr	r3, [pc, #204]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006400:	2b00      	cmp	r3, #0
 8006402:	d1f0      	bne.n	80063e6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0308 	and.w	r3, r3, #8
 800640c:	2b00      	cmp	r3, #0
 800640e:	d036      	beq.n	800647e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d019      	beq.n	800644c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006418:	4b2b      	ldr	r3, [pc, #172]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800641a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800641c:	4a2a      	ldr	r2, [pc, #168]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800641e:	f043 0301 	orr.w	r3, r3, #1
 8006422:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006424:	f7fa f9d0 	bl	80007c8 <HAL_GetTick>
 8006428:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800642c:	f7fa f9cc 	bl	80007c8 <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e21a      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800643e:	4b22      	ldr	r3, [pc, #136]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006440:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006442:	f003 0302 	and.w	r3, r3, #2
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0f0      	beq.n	800642c <HAL_RCC_OscConfig+0x45c>
 800644a:	e018      	b.n	800647e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800644c:	4b1e      	ldr	r3, [pc, #120]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 800644e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006450:	4a1d      	ldr	r2, [pc, #116]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006452:	f023 0301 	bic.w	r3, r3, #1
 8006456:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006458:	f7fa f9b6 	bl	80007c8 <HAL_GetTick>
 800645c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006460:	f7fa f9b2 	bl	80007c8 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e200      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006472:	4b15      	ldr	r3, [pc, #84]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006474:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006476:	f003 0302 	and.w	r3, r3, #2
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1f0      	bne.n	8006460 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0320 	and.w	r3, r3, #32
 8006486:	2b00      	cmp	r3, #0
 8006488:	d039      	beq.n	80064fe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d01c      	beq.n	80064cc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006492:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a0c      	ldr	r2, [pc, #48]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 8006498:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800649c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800649e:	f7fa f993 	bl	80007c8 <HAL_GetTick>
 80064a2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064a4:	e008      	b.n	80064b8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064a6:	f7fa f98f 	bl	80007c8 <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d901      	bls.n	80064b8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e1dd      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064b8:	4b03      	ldr	r3, [pc, #12]	@ (80064c8 <HAL_RCC_OscConfig+0x4f8>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d0f0      	beq.n	80064a6 <HAL_RCC_OscConfig+0x4d6>
 80064c4:	e01b      	b.n	80064fe <HAL_RCC_OscConfig+0x52e>
 80064c6:	bf00      	nop
 80064c8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064cc:	4b9b      	ldr	r3, [pc, #620]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a9a      	ldr	r2, [pc, #616]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80064d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064d6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80064d8:	f7fa f976 	bl	80007c8 <HAL_GetTick>
 80064dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064de:	e008      	b.n	80064f2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064e0:	f7fa f972 	bl	80007c8 <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e1c0      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064f2:	4b92      	ldr	r3, [pc, #584]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d1f0      	bne.n	80064e0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0304 	and.w	r3, r3, #4
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8081 	beq.w	800660e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800650c:	4b8c      	ldr	r3, [pc, #560]	@ (8006740 <HAL_RCC_OscConfig+0x770>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a8b      	ldr	r2, [pc, #556]	@ (8006740 <HAL_RCC_OscConfig+0x770>)
 8006512:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006516:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006518:	f7fa f956 	bl	80007c8 <HAL_GetTick>
 800651c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800651e:	e008      	b.n	8006532 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006520:	f7fa f952 	bl	80007c8 <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	2b64      	cmp	r3, #100	@ 0x64
 800652c:	d901      	bls.n	8006532 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e1a0      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006532:	4b83      	ldr	r3, [pc, #524]	@ (8006740 <HAL_RCC_OscConfig+0x770>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800653a:	2b00      	cmp	r3, #0
 800653c:	d0f0      	beq.n	8006520 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	2b01      	cmp	r3, #1
 8006544:	d106      	bne.n	8006554 <HAL_RCC_OscConfig+0x584>
 8006546:	4b7d      	ldr	r3, [pc, #500]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800654a:	4a7c      	ldr	r2, [pc, #496]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800654c:	f043 0301 	orr.w	r3, r3, #1
 8006550:	6713      	str	r3, [r2, #112]	@ 0x70
 8006552:	e02d      	b.n	80065b0 <HAL_RCC_OscConfig+0x5e0>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d10c      	bne.n	8006576 <HAL_RCC_OscConfig+0x5a6>
 800655c:	4b77      	ldr	r3, [pc, #476]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800655e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006560:	4a76      	ldr	r2, [pc, #472]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006562:	f023 0301 	bic.w	r3, r3, #1
 8006566:	6713      	str	r3, [r2, #112]	@ 0x70
 8006568:	4b74      	ldr	r3, [pc, #464]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800656a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800656c:	4a73      	ldr	r2, [pc, #460]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800656e:	f023 0304 	bic.w	r3, r3, #4
 8006572:	6713      	str	r3, [r2, #112]	@ 0x70
 8006574:	e01c      	b.n	80065b0 <HAL_RCC_OscConfig+0x5e0>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	2b05      	cmp	r3, #5
 800657c:	d10c      	bne.n	8006598 <HAL_RCC_OscConfig+0x5c8>
 800657e:	4b6f      	ldr	r3, [pc, #444]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006582:	4a6e      	ldr	r2, [pc, #440]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006584:	f043 0304 	orr.w	r3, r3, #4
 8006588:	6713      	str	r3, [r2, #112]	@ 0x70
 800658a:	4b6c      	ldr	r3, [pc, #432]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800658c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658e:	4a6b      	ldr	r2, [pc, #428]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006590:	f043 0301 	orr.w	r3, r3, #1
 8006594:	6713      	str	r3, [r2, #112]	@ 0x70
 8006596:	e00b      	b.n	80065b0 <HAL_RCC_OscConfig+0x5e0>
 8006598:	4b68      	ldr	r3, [pc, #416]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800659a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659c:	4a67      	ldr	r2, [pc, #412]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800659e:	f023 0301 	bic.w	r3, r3, #1
 80065a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80065a4:	4b65      	ldr	r3, [pc, #404]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80065a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065a8:	4a64      	ldr	r2, [pc, #400]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80065aa:	f023 0304 	bic.w	r3, r3, #4
 80065ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d015      	beq.n	80065e4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065b8:	f7fa f906 	bl	80007c8 <HAL_GetTick>
 80065bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065be:	e00a      	b.n	80065d6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065c0:	f7fa f902 	bl	80007c8 <HAL_GetTick>
 80065c4:	4602      	mov	r2, r0
 80065c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e14e      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065d6:	4b59      	ldr	r3, [pc, #356]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80065d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d0ee      	beq.n	80065c0 <HAL_RCC_OscConfig+0x5f0>
 80065e2:	e014      	b.n	800660e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e4:	f7fa f8f0 	bl	80007c8 <HAL_GetTick>
 80065e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80065ea:	e00a      	b.n	8006602 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065ec:	f7fa f8ec 	bl	80007c8 <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d901      	bls.n	8006602 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e138      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006602:	4b4e      	ldr	r3, [pc, #312]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1ee      	bne.n	80065ec <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006612:	2b00      	cmp	r3, #0
 8006614:	f000 812d 	beq.w	8006872 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006618:	4b48      	ldr	r3, [pc, #288]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006620:	2b18      	cmp	r3, #24
 8006622:	f000 80bd 	beq.w	80067a0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662a:	2b02      	cmp	r3, #2
 800662c:	f040 809e 	bne.w	800676c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006630:	4b42      	ldr	r3, [pc, #264]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a41      	ldr	r2, [pc, #260]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800663a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800663c:	f7fa f8c4 	bl	80007c8 <HAL_GetTick>
 8006640:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006642:	e008      	b.n	8006656 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006644:	f7fa f8c0 	bl	80007c8 <HAL_GetTick>
 8006648:	4602      	mov	r2, r0
 800664a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d901      	bls.n	8006656 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e10e      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006656:	4b39      	ldr	r3, [pc, #228]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1f0      	bne.n	8006644 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006662:	4b36      	ldr	r3, [pc, #216]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006664:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006666:	4b37      	ldr	r3, [pc, #220]	@ (8006744 <HAL_RCC_OscConfig+0x774>)
 8006668:	4013      	ands	r3, r2
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006672:	0112      	lsls	r2, r2, #4
 8006674:	430a      	orrs	r2, r1
 8006676:	4931      	ldr	r1, [pc, #196]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006678:	4313      	orrs	r3, r2
 800667a:	628b      	str	r3, [r1, #40]	@ 0x28
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006680:	3b01      	subs	r3, #1
 8006682:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800668a:	3b01      	subs	r3, #1
 800668c:	025b      	lsls	r3, r3, #9
 800668e:	b29b      	uxth	r3, r3
 8006690:	431a      	orrs	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006696:	3b01      	subs	r3, #1
 8006698:	041b      	lsls	r3, r3, #16
 800669a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800669e:	431a      	orrs	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a4:	3b01      	subs	r3, #1
 80066a6:	061b      	lsls	r3, r3, #24
 80066a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80066ac:	4923      	ldr	r1, [pc, #140]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80066b2:	4b22      	ldr	r3, [pc, #136]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b6:	4a21      	ldr	r2, [pc, #132]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066b8:	f023 0301 	bic.w	r3, r3, #1
 80066bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80066be:	4b1f      	ldr	r3, [pc, #124]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066c2:	4b21      	ldr	r3, [pc, #132]	@ (8006748 <HAL_RCC_OscConfig+0x778>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80066ca:	00d2      	lsls	r2, r2, #3
 80066cc:	491b      	ldr	r1, [pc, #108]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066ce:	4313      	orrs	r3, r2
 80066d0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80066d2:	4b1a      	ldr	r3, [pc, #104]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d6:	f023 020c 	bic.w	r2, r3, #12
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066de:	4917      	ldr	r1, [pc, #92]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80066e4:	4b15      	ldr	r3, [pc, #84]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066e8:	f023 0202 	bic.w	r2, r3, #2
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066f0:	4912      	ldr	r1, [pc, #72]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80066f6:	4b11      	ldr	r3, [pc, #68]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fa:	4a10      	ldr	r2, [pc, #64]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 80066fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006700:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006702:	4b0e      	ldr	r3, [pc, #56]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006706:	4a0d      	ldr	r2, [pc, #52]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006708:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800670c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800670e:	4b0b      	ldr	r3, [pc, #44]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	4a0a      	ldr	r2, [pc, #40]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006714:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006718:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800671a:	4b08      	ldr	r3, [pc, #32]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800671c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671e:	4a07      	ldr	r2, [pc, #28]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006720:	f043 0301 	orr.w	r3, r3, #1
 8006724:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006726:	4b05      	ldr	r3, [pc, #20]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a04      	ldr	r2, [pc, #16]	@ (800673c <HAL_RCC_OscConfig+0x76c>)
 800672c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006730:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006732:	f7fa f849 	bl	80007c8 <HAL_GetTick>
 8006736:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006738:	e011      	b.n	800675e <HAL_RCC_OscConfig+0x78e>
 800673a:	bf00      	nop
 800673c:	58024400 	.word	0x58024400
 8006740:	58024800 	.word	0x58024800
 8006744:	fffffc0c 	.word	0xfffffc0c
 8006748:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800674c:	f7fa f83c 	bl	80007c8 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	2b02      	cmp	r3, #2
 8006758:	d901      	bls.n	800675e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e08a      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800675e:	4b47      	ldr	r3, [pc, #284]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006766:	2b00      	cmp	r3, #0
 8006768:	d0f0      	beq.n	800674c <HAL_RCC_OscConfig+0x77c>
 800676a:	e082      	b.n	8006872 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800676c:	4b43      	ldr	r3, [pc, #268]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4a42      	ldr	r2, [pc, #264]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006772:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006778:	f7fa f826 	bl	80007c8 <HAL_GetTick>
 800677c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800677e:	e008      	b.n	8006792 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006780:	f7fa f822 	bl	80007c8 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b02      	cmp	r3, #2
 800678c:	d901      	bls.n	8006792 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	e070      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006792:	4b3a      	ldr	r3, [pc, #232]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1f0      	bne.n	8006780 <HAL_RCC_OscConfig+0x7b0>
 800679e:	e068      	b.n	8006872 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80067a0:	4b36      	ldr	r3, [pc, #216]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80067a6:	4b35      	ldr	r3, [pc, #212]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 80067a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067aa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d031      	beq.n	8006818 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f003 0203 	and.w	r2, r3, #3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067be:	429a      	cmp	r2, r3
 80067c0:	d12a      	bne.n	8006818 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	091b      	lsrs	r3, r3, #4
 80067c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d122      	bne.n	8006818 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80067de:	429a      	cmp	r2, r3
 80067e0:	d11a      	bne.n	8006818 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	0a5b      	lsrs	r3, r3, #9
 80067e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d111      	bne.n	8006818 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	0c1b      	lsrs	r3, r3, #16
 80067f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006800:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006802:	429a      	cmp	r2, r3
 8006804:	d108      	bne.n	8006818 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	0e1b      	lsrs	r3, r3, #24
 800680a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006812:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006814:	429a      	cmp	r2, r3
 8006816:	d001      	beq.n	800681c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	e02b      	b.n	8006874 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800681c:	4b17      	ldr	r3, [pc, #92]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 800681e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006820:	08db      	lsrs	r3, r3, #3
 8006822:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006826:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	429a      	cmp	r2, r3
 8006830:	d01f      	beq.n	8006872 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006832:	4b12      	ldr	r3, [pc, #72]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006836:	4a11      	ldr	r2, [pc, #68]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006838:	f023 0301 	bic.w	r3, r3, #1
 800683c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800683e:	f7f9 ffc3 	bl	80007c8 <HAL_GetTick>
 8006842:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006844:	bf00      	nop
 8006846:	f7f9 ffbf 	bl	80007c8 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684e:	4293      	cmp	r3, r2
 8006850:	d0f9      	beq.n	8006846 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006852:	4b0a      	ldr	r3, [pc, #40]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006854:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006856:	4b0a      	ldr	r3, [pc, #40]	@ (8006880 <HAL_RCC_OscConfig+0x8b0>)
 8006858:	4013      	ands	r3, r2
 800685a:	687a      	ldr	r2, [r7, #4]
 800685c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800685e:	00d2      	lsls	r2, r2, #3
 8006860:	4906      	ldr	r1, [pc, #24]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006862:	4313      	orrs	r3, r2
 8006864:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006866:	4b05      	ldr	r3, [pc, #20]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 8006868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686a:	4a04      	ldr	r2, [pc, #16]	@ (800687c <HAL_RCC_OscConfig+0x8ac>)
 800686c:	f043 0301 	orr.w	r3, r3, #1
 8006870:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3730      	adds	r7, #48	@ 0x30
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	58024400 	.word	0x58024400
 8006880:	ffff0007 	.word	0xffff0007

08006884 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b086      	sub	sp, #24
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	e19c      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006898:	4b8a      	ldr	r3, [pc, #552]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 030f 	and.w	r3, r3, #15
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d910      	bls.n	80068c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068a6:	4b87      	ldr	r3, [pc, #540]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f023 020f 	bic.w	r2, r3, #15
 80068ae:	4985      	ldr	r1, [pc, #532]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068b6:	4b83      	ldr	r3, [pc, #524]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 030f 	and.w	r3, r3, #15
 80068be:	683a      	ldr	r2, [r7, #0]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d001      	beq.n	80068c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e184      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0304 	and.w	r3, r3, #4
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d010      	beq.n	80068f6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	691a      	ldr	r2, [r3, #16]
 80068d8:	4b7b      	ldr	r3, [pc, #492]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068e0:	429a      	cmp	r2, r3
 80068e2:	d908      	bls.n	80068f6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80068e4:	4b78      	ldr	r3, [pc, #480]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	4975      	ldr	r1, [pc, #468]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0308 	and.w	r3, r3, #8
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d010      	beq.n	8006924 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	695a      	ldr	r2, [r3, #20]
 8006906:	4b70      	ldr	r3, [pc, #448]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006908:	69db      	ldr	r3, [r3, #28]
 800690a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800690e:	429a      	cmp	r2, r3
 8006910:	d908      	bls.n	8006924 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006912:	4b6d      	ldr	r3, [pc, #436]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006914:	69db      	ldr	r3, [r3, #28]
 8006916:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	496a      	ldr	r1, [pc, #424]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006920:	4313      	orrs	r3, r2
 8006922:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0310 	and.w	r3, r3, #16
 800692c:	2b00      	cmp	r3, #0
 800692e:	d010      	beq.n	8006952 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	699a      	ldr	r2, [r3, #24]
 8006934:	4b64      	ldr	r3, [pc, #400]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006936:	69db      	ldr	r3, [r3, #28]
 8006938:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800693c:	429a      	cmp	r2, r3
 800693e:	d908      	bls.n	8006952 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006940:	4b61      	ldr	r3, [pc, #388]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006942:	69db      	ldr	r3, [r3, #28]
 8006944:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	495e      	ldr	r1, [pc, #376]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 800694e:	4313      	orrs	r3, r2
 8006950:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0320 	and.w	r3, r3, #32
 800695a:	2b00      	cmp	r3, #0
 800695c:	d010      	beq.n	8006980 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	69da      	ldr	r2, [r3, #28]
 8006962:	4b59      	ldr	r3, [pc, #356]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800696a:	429a      	cmp	r2, r3
 800696c:	d908      	bls.n	8006980 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800696e:	4b56      	ldr	r3, [pc, #344]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	69db      	ldr	r3, [r3, #28]
 800697a:	4953      	ldr	r1, [pc, #332]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 800697c:	4313      	orrs	r3, r2
 800697e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	2b00      	cmp	r3, #0
 800698a:	d010      	beq.n	80069ae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	68da      	ldr	r2, [r3, #12]
 8006990:	4b4d      	ldr	r3, [pc, #308]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006992:	699b      	ldr	r3, [r3, #24]
 8006994:	f003 030f 	and.w	r3, r3, #15
 8006998:	429a      	cmp	r2, r3
 800699a:	d908      	bls.n	80069ae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800699c:	4b4a      	ldr	r3, [pc, #296]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	f023 020f 	bic.w	r2, r3, #15
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	4947      	ldr	r1, [pc, #284]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d055      	beq.n	8006a66 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80069ba:	4b43      	ldr	r3, [pc, #268]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	4940      	ldr	r1, [pc, #256]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80069c8:	4313      	orrs	r3, r2
 80069ca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d107      	bne.n	80069e4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069d4:	4b3c      	ldr	r3, [pc, #240]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d121      	bne.n	8006a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e0f6      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	2b03      	cmp	r3, #3
 80069ea:	d107      	bne.n	80069fc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80069ec:	4b36      	ldr	r3, [pc, #216]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d115      	bne.n	8006a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e0ea      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d107      	bne.n	8006a14 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a04:	4b30      	ldr	r3, [pc, #192]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d109      	bne.n	8006a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e0de      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a14:	4b2c      	ldr	r3, [pc, #176]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0304 	and.w	r3, r3, #4
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e0d6      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a24:	4b28      	ldr	r3, [pc, #160]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	f023 0207 	bic.w	r2, r3, #7
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	4925      	ldr	r1, [pc, #148]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a36:	f7f9 fec7 	bl	80007c8 <HAL_GetTick>
 8006a3a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a3c:	e00a      	b.n	8006a54 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a3e:	f7f9 fec3 	bl	80007c8 <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d901      	bls.n	8006a54 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e0be      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a54:	4b1c      	ldr	r3, [pc, #112]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	00db      	lsls	r3, r3, #3
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d1eb      	bne.n	8006a3e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0302 	and.w	r3, r3, #2
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d010      	beq.n	8006a94 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	4b14      	ldr	r3, [pc, #80]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	f003 030f 	and.w	r3, r3, #15
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d208      	bcs.n	8006a94 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a82:	4b11      	ldr	r3, [pc, #68]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	f023 020f 	bic.w	r2, r3, #15
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	490e      	ldr	r1, [pc, #56]	@ (8006ac8 <HAL_RCC_ClockConfig+0x244>)
 8006a90:	4313      	orrs	r3, r2
 8006a92:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a94:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 030f 	and.w	r3, r3, #15
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d214      	bcs.n	8006acc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aa2:	4b08      	ldr	r3, [pc, #32]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f023 020f 	bic.w	r2, r3, #15
 8006aaa:	4906      	ldr	r1, [pc, #24]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ab2:	4b04      	ldr	r3, [pc, #16]	@ (8006ac4 <HAL_RCC_ClockConfig+0x240>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 030f 	and.w	r3, r3, #15
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d005      	beq.n	8006acc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e086      	b.n	8006bd2 <HAL_RCC_ClockConfig+0x34e>
 8006ac4:	52002000 	.word	0x52002000
 8006ac8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0304 	and.w	r3, r3, #4
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d010      	beq.n	8006afa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	691a      	ldr	r2, [r3, #16]
 8006adc:	4b3f      	ldr	r3, [pc, #252]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d208      	bcs.n	8006afa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ae8:	4b3c      	ldr	r3, [pc, #240]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	4939      	ldr	r1, [pc, #228]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d010      	beq.n	8006b28 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	695a      	ldr	r2, [r3, #20]
 8006b0a:	4b34      	ldr	r3, [pc, #208]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b0c:	69db      	ldr	r3, [r3, #28]
 8006b0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d208      	bcs.n	8006b28 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b16:	4b31      	ldr	r3, [pc, #196]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	695b      	ldr	r3, [r3, #20]
 8006b22:	492e      	ldr	r1, [pc, #184]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0310 	and.w	r3, r3, #16
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d010      	beq.n	8006b56 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	699a      	ldr	r2, [r3, #24]
 8006b38:	4b28      	ldr	r3, [pc, #160]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b3a:	69db      	ldr	r3, [r3, #28]
 8006b3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d208      	bcs.n	8006b56 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b44:	4b25      	ldr	r3, [pc, #148]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b46:	69db      	ldr	r3, [r3, #28]
 8006b48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	699b      	ldr	r3, [r3, #24]
 8006b50:	4922      	ldr	r1, [pc, #136]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d010      	beq.n	8006b84 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	69da      	ldr	r2, [r3, #28]
 8006b66:	4b1d      	ldr	r3, [pc, #116]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d208      	bcs.n	8006b84 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b72:	4b1a      	ldr	r3, [pc, #104]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	4917      	ldr	r1, [pc, #92]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b80:	4313      	orrs	r3, r2
 8006b82:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006b84:	f000 f834 	bl	8006bf0 <HAL_RCC_GetSysClockFreq>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	4b14      	ldr	r3, [pc, #80]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	0a1b      	lsrs	r3, r3, #8
 8006b90:	f003 030f 	and.w	r3, r3, #15
 8006b94:	4912      	ldr	r1, [pc, #72]	@ (8006be0 <HAL_RCC_ClockConfig+0x35c>)
 8006b96:	5ccb      	ldrb	r3, [r1, r3]
 8006b98:	f003 031f 	and.w	r3, r3, #31
 8006b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006ba0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8006bdc <HAL_RCC_ClockConfig+0x358>)
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	f003 030f 	and.w	r3, r3, #15
 8006baa:	4a0d      	ldr	r2, [pc, #52]	@ (8006be0 <HAL_RCC_ClockConfig+0x35c>)
 8006bac:	5cd3      	ldrb	r3, [r2, r3]
 8006bae:	f003 031f 	and.w	r3, r3, #31
 8006bb2:	693a      	ldr	r2, [r7, #16]
 8006bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8006be4 <HAL_RCC_ClockConfig+0x360>)
 8006bba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8006be8 <HAL_RCC_ClockConfig+0x364>)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8006bec <HAL_RCC_ClockConfig+0x368>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7f9 fdb4 	bl	8000734 <HAL_InitTick>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3718      	adds	r7, #24
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	58024400 	.word	0x58024400
 8006be0:	08011ef8 	.word	0x08011ef8
 8006be4:	240000c0 	.word	0x240000c0
 8006be8:	240000bc 	.word	0x240000bc
 8006bec:	24000000 	.word	0x24000000

08006bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b089      	sub	sp, #36	@ 0x24
 8006bf4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bf6:	4bb3      	ldr	r3, [pc, #716]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bfe:	2b18      	cmp	r3, #24
 8006c00:	f200 8155 	bhi.w	8006eae <HAL_RCC_GetSysClockFreq+0x2be>
 8006c04:	a201      	add	r2, pc, #4	@ (adr r2, 8006c0c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c0a:	bf00      	nop
 8006c0c:	08006c71 	.word	0x08006c71
 8006c10:	08006eaf 	.word	0x08006eaf
 8006c14:	08006eaf 	.word	0x08006eaf
 8006c18:	08006eaf 	.word	0x08006eaf
 8006c1c:	08006eaf 	.word	0x08006eaf
 8006c20:	08006eaf 	.word	0x08006eaf
 8006c24:	08006eaf 	.word	0x08006eaf
 8006c28:	08006eaf 	.word	0x08006eaf
 8006c2c:	08006c97 	.word	0x08006c97
 8006c30:	08006eaf 	.word	0x08006eaf
 8006c34:	08006eaf 	.word	0x08006eaf
 8006c38:	08006eaf 	.word	0x08006eaf
 8006c3c:	08006eaf 	.word	0x08006eaf
 8006c40:	08006eaf 	.word	0x08006eaf
 8006c44:	08006eaf 	.word	0x08006eaf
 8006c48:	08006eaf 	.word	0x08006eaf
 8006c4c:	08006c9d 	.word	0x08006c9d
 8006c50:	08006eaf 	.word	0x08006eaf
 8006c54:	08006eaf 	.word	0x08006eaf
 8006c58:	08006eaf 	.word	0x08006eaf
 8006c5c:	08006eaf 	.word	0x08006eaf
 8006c60:	08006eaf 	.word	0x08006eaf
 8006c64:	08006eaf 	.word	0x08006eaf
 8006c68:	08006eaf 	.word	0x08006eaf
 8006c6c:	08006ca3 	.word	0x08006ca3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c70:	4b94      	ldr	r3, [pc, #592]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 0320 	and.w	r3, r3, #32
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d009      	beq.n	8006c90 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c7c:	4b91      	ldr	r3, [pc, #580]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	08db      	lsrs	r3, r3, #3
 8006c82:	f003 0303 	and.w	r3, r3, #3
 8006c86:	4a90      	ldr	r2, [pc, #576]	@ (8006ec8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c88:	fa22 f303 	lsr.w	r3, r2, r3
 8006c8c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006c8e:	e111      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006c90:	4b8d      	ldr	r3, [pc, #564]	@ (8006ec8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006c92:	61bb      	str	r3, [r7, #24]
      break;
 8006c94:	e10e      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006c96:	4b8d      	ldr	r3, [pc, #564]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006c98:	61bb      	str	r3, [r7, #24]
      break;
 8006c9a:	e10b      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006c9c:	4b8c      	ldr	r3, [pc, #560]	@ (8006ed0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006c9e:	61bb      	str	r3, [r7, #24]
      break;
 8006ca0:	e108      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ca2:	4b88      	ldr	r3, [pc, #544]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca6:	f003 0303 	and.w	r3, r3, #3
 8006caa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006cac:	4b85      	ldr	r3, [pc, #532]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb0:	091b      	lsrs	r3, r3, #4
 8006cb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cb6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006cb8:	4b82      	ldr	r3, [pc, #520]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006cc2:	4b80      	ldr	r3, [pc, #512]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cc6:	08db      	lsrs	r3, r3, #3
 8006cc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	fb02 f303 	mul.w	r3, r2, r3
 8006cd2:	ee07 3a90 	vmov	s15, r3
 8006cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cda:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 80e1 	beq.w	8006ea8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	f000 8083 	beq.w	8006df4 <HAL_RCC_GetSysClockFreq+0x204>
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	f200 80a1 	bhi.w	8006e38 <HAL_RCC_GetSysClockFreq+0x248>
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d003      	beq.n	8006d04 <HAL_RCC_GetSysClockFreq+0x114>
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d056      	beq.n	8006db0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006d02:	e099      	b.n	8006e38 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d04:	4b6f      	ldr	r3, [pc, #444]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d02d      	beq.n	8006d6c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d10:	4b6c      	ldr	r3, [pc, #432]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	08db      	lsrs	r3, r3, #3
 8006d16:	f003 0303 	and.w	r3, r3, #3
 8006d1a:	4a6b      	ldr	r2, [pc, #428]	@ (8006ec8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d20:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	ee07 3a90 	vmov	s15, r3
 8006d28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	ee07 3a90 	vmov	s15, r3
 8006d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d3a:	4b62      	ldr	r3, [pc, #392]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d42:	ee07 3a90 	vmov	s15, r3
 8006d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d4e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d66:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006d6a:	e087      	b.n	8006e7c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	ee07 3a90 	vmov	s15, r3
 8006d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d76:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006ed8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d7e:	4b51      	ldr	r3, [pc, #324]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d86:	ee07 3a90 	vmov	s15, r3
 8006d8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d92:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006da2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006da6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006daa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006dae:	e065      	b.n	8006e7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	ee07 3a90 	vmov	s15, r3
 8006db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006edc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006dbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dc2:	4b40      	ldr	r3, [pc, #256]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dca:	ee07 3a90 	vmov	s15, r3
 8006dce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006dd6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006dda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006de2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006de6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006df2:	e043      	b.n	8006e7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	ee07 3a90 	vmov	s15, r3
 8006dfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dfe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006ee0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006e02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e06:	4b2f      	ldr	r3, [pc, #188]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e0e:	ee07 3a90 	vmov	s15, r3
 8006e12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e16:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e1a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e36:	e021      	b.n	8006e7c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	ee07 3a90 	vmov	s15, r3
 8006e3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e42:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006edc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006e46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e4a:	4b1e      	ldr	r3, [pc, #120]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e52:	ee07 3a90 	vmov	s15, r3
 8006e56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e5e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006ed4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e7a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006e7c:	4b11      	ldr	r3, [pc, #68]	@ (8006ec4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e80:	0a5b      	lsrs	r3, r3, #9
 8006e82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e86:	3301      	adds	r3, #1
 8006e88:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	ee07 3a90 	vmov	s15, r3
 8006e90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006e94:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ea0:	ee17 3a90 	vmov	r3, s15
 8006ea4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006ea6:	e005      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	61bb      	str	r3, [r7, #24]
      break;
 8006eac:	e002      	b.n	8006eb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006eae:	4b07      	ldr	r3, [pc, #28]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006eb0:	61bb      	str	r3, [r7, #24]
      break;
 8006eb2:	bf00      	nop
  }

  return sysclockfreq;
 8006eb4:	69bb      	ldr	r3, [r7, #24]
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3724      	adds	r7, #36	@ 0x24
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	58024400 	.word	0x58024400
 8006ec8:	03d09000 	.word	0x03d09000
 8006ecc:	003d0900 	.word	0x003d0900
 8006ed0:	017d7840 	.word	0x017d7840
 8006ed4:	46000000 	.word	0x46000000
 8006ed8:	4c742400 	.word	0x4c742400
 8006edc:	4a742400 	.word	0x4a742400
 8006ee0:	4bbebc20 	.word	0x4bbebc20

08006ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006eea:	f7ff fe81 	bl	8006bf0 <HAL_RCC_GetSysClockFreq>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	4b10      	ldr	r3, [pc, #64]	@ (8006f34 <HAL_RCC_GetHCLKFreq+0x50>)
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	0a1b      	lsrs	r3, r3, #8
 8006ef6:	f003 030f 	and.w	r3, r3, #15
 8006efa:	490f      	ldr	r1, [pc, #60]	@ (8006f38 <HAL_RCC_GetHCLKFreq+0x54>)
 8006efc:	5ccb      	ldrb	r3, [r1, r3]
 8006efe:	f003 031f 	and.w	r3, r3, #31
 8006f02:	fa22 f303 	lsr.w	r3, r2, r3
 8006f06:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f08:	4b0a      	ldr	r3, [pc, #40]	@ (8006f34 <HAL_RCC_GetHCLKFreq+0x50>)
 8006f0a:	699b      	ldr	r3, [r3, #24]
 8006f0c:	f003 030f 	and.w	r3, r3, #15
 8006f10:	4a09      	ldr	r2, [pc, #36]	@ (8006f38 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f12:	5cd3      	ldrb	r3, [r2, r3]
 8006f14:	f003 031f 	and.w	r3, r3, #31
 8006f18:	687a      	ldr	r2, [r7, #4]
 8006f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1e:	4a07      	ldr	r2, [pc, #28]	@ (8006f3c <HAL_RCC_GetHCLKFreq+0x58>)
 8006f20:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006f22:	4a07      	ldr	r2, [pc, #28]	@ (8006f40 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006f28:	4b04      	ldr	r3, [pc, #16]	@ (8006f3c <HAL_RCC_GetHCLKFreq+0x58>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
}
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	3708      	adds	r7, #8
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	58024400 	.word	0x58024400
 8006f38:	08011ef8 	.word	0x08011ef8
 8006f3c:	240000c0 	.word	0x240000c0
 8006f40:	240000bc 	.word	0x240000bc

08006f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006f48:	f7ff ffcc 	bl	8006ee4 <HAL_RCC_GetHCLKFreq>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	4b06      	ldr	r3, [pc, #24]	@ (8006f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f50:	69db      	ldr	r3, [r3, #28]
 8006f52:	091b      	lsrs	r3, r3, #4
 8006f54:	f003 0307 	and.w	r3, r3, #7
 8006f58:	4904      	ldr	r1, [pc, #16]	@ (8006f6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f5a:	5ccb      	ldrb	r3, [r1, r3]
 8006f5c:	f003 031f 	and.w	r3, r3, #31
 8006f60:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	58024400 	.word	0x58024400
 8006f6c:	08011ef8 	.word	0x08011ef8

08006f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006f74:	f7ff ffb6 	bl	8006ee4 <HAL_RCC_GetHCLKFreq>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	4b06      	ldr	r3, [pc, #24]	@ (8006f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f7c:	69db      	ldr	r3, [r3, #28]
 8006f7e:	0a1b      	lsrs	r3, r3, #8
 8006f80:	f003 0307 	and.w	r3, r3, #7
 8006f84:	4904      	ldr	r1, [pc, #16]	@ (8006f98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f86:	5ccb      	ldrb	r3, [r1, r3]
 8006f88:	f003 031f 	and.w	r3, r3, #31
 8006f8c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	58024400 	.word	0x58024400
 8006f98:	08011ef8 	.word	0x08011ef8

08006f9c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fa0:	b0ca      	sub	sp, #296	@ 0x128
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006fae:	2300      	movs	r3, #0
 8006fb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006fc0:	2500      	movs	r5, #0
 8006fc2:	ea54 0305 	orrs.w	r3, r4, r5
 8006fc6:	d049      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fd2:	d02f      	beq.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006fd4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fd8:	d828      	bhi.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006fda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fde:	d01a      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006fe0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fe4:	d822      	bhi.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006fea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fee:	d007      	beq.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006ff0:	e01c      	b.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ff2:	4bb8      	ldr	r3, [pc, #736]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff6:	4ab7      	ldr	r2, [pc, #732]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ffc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006ffe:	e01a      	b.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007004:	3308      	adds	r3, #8
 8007006:	2102      	movs	r1, #2
 8007008:	4618      	mov	r0, r3
 800700a:	f002 fb61 	bl	80096d0 <RCCEx_PLL2_Config>
 800700e:	4603      	mov	r3, r0
 8007010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007014:	e00f      	b.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701a:	3328      	adds	r3, #40	@ 0x28
 800701c:	2102      	movs	r1, #2
 800701e:	4618      	mov	r0, r3
 8007020:	f002 fc08 	bl	8009834 <RCCEx_PLL3_Config>
 8007024:	4603      	mov	r3, r0
 8007026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800702a:	e004      	b.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800702c:	2301      	movs	r3, #1
 800702e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007032:	e000      	b.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800703a:	2b00      	cmp	r3, #0
 800703c:	d10a      	bne.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800703e:	4ba5      	ldr	r3, [pc, #660]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007042:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800704a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800704c:	4aa1      	ldr	r2, [pc, #644]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800704e:	430b      	orrs	r3, r1
 8007050:	6513      	str	r3, [r2, #80]	@ 0x50
 8007052:	e003      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800705c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007064:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007068:	f04f 0900 	mov.w	r9, #0
 800706c:	ea58 0309 	orrs.w	r3, r8, r9
 8007070:	d047      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007078:	2b04      	cmp	r3, #4
 800707a:	d82a      	bhi.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800707c:	a201      	add	r2, pc, #4	@ (adr r2, 8007084 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800707e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007082:	bf00      	nop
 8007084:	08007099 	.word	0x08007099
 8007088:	080070a7 	.word	0x080070a7
 800708c:	080070bd 	.word	0x080070bd
 8007090:	080070db 	.word	0x080070db
 8007094:	080070db 	.word	0x080070db
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007098:	4b8e      	ldr	r3, [pc, #568]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800709a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800709c:	4a8d      	ldr	r2, [pc, #564]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800709e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80070a4:	e01a      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070aa:	3308      	adds	r3, #8
 80070ac:	2100      	movs	r1, #0
 80070ae:	4618      	mov	r0, r3
 80070b0:	f002 fb0e 	bl	80096d0 <RCCEx_PLL2_Config>
 80070b4:	4603      	mov	r3, r0
 80070b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80070ba:	e00f      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80070bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c0:	3328      	adds	r3, #40	@ 0x28
 80070c2:	2100      	movs	r1, #0
 80070c4:	4618      	mov	r0, r3
 80070c6:	f002 fbb5 	bl	8009834 <RCCEx_PLL3_Config>
 80070ca:	4603      	mov	r3, r0
 80070cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80070d0:	e004      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070d8:	e000      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80070da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d10a      	bne.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80070e4:	4b7b      	ldr	r3, [pc, #492]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070e8:	f023 0107 	bic.w	r1, r3, #7
 80070ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070f2:	4a78      	ldr	r2, [pc, #480]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070f4:	430b      	orrs	r3, r1
 80070f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80070f8:	e003      	b.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800710e:	f04f 0b00 	mov.w	fp, #0
 8007112:	ea5a 030b 	orrs.w	r3, sl, fp
 8007116:	d04c      	beq.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800711c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800711e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007122:	d030      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007128:	d829      	bhi.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800712a:	2bc0      	cmp	r3, #192	@ 0xc0
 800712c:	d02d      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800712e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007130:	d825      	bhi.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007132:	2b80      	cmp	r3, #128	@ 0x80
 8007134:	d018      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007136:	2b80      	cmp	r3, #128	@ 0x80
 8007138:	d821      	bhi.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800713e:	2b40      	cmp	r3, #64	@ 0x40
 8007140:	d007      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007142:	e01c      	b.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007144:	4b63      	ldr	r3, [pc, #396]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007148:	4a62      	ldr	r2, [pc, #392]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800714a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800714e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007150:	e01c      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007156:	3308      	adds	r3, #8
 8007158:	2100      	movs	r1, #0
 800715a:	4618      	mov	r0, r3
 800715c:	f002 fab8 	bl	80096d0 <RCCEx_PLL2_Config>
 8007160:	4603      	mov	r3, r0
 8007162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007166:	e011      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716c:	3328      	adds	r3, #40	@ 0x28
 800716e:	2100      	movs	r1, #0
 8007170:	4618      	mov	r0, r3
 8007172:	f002 fb5f 	bl	8009834 <RCCEx_PLL3_Config>
 8007176:	4603      	mov	r3, r0
 8007178:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800717c:	e006      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007184:	e002      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007186:	bf00      	nop
 8007188:	e000      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800718a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800718c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007190:	2b00      	cmp	r3, #0
 8007192:	d10a      	bne.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007194:	4b4f      	ldr	r3, [pc, #316]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007198:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800719c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071a2:	4a4c      	ldr	r2, [pc, #304]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071a4:	430b      	orrs	r3, r1
 80071a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80071a8:	e003      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80071b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ba:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80071be:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80071c2:	2300      	movs	r3, #0
 80071c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80071c8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80071cc:	460b      	mov	r3, r1
 80071ce:	4313      	orrs	r3, r2
 80071d0:	d053      	beq.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80071d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80071da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071de:	d035      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80071e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071e4:	d82e      	bhi.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80071e6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80071ea:	d031      	beq.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80071ec:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80071f0:	d828      	bhi.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80071f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071f6:	d01a      	beq.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x292>
 80071f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071fc:	d822      	bhi.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007202:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007206:	d007      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007208:	e01c      	b.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800720a:	4b32      	ldr	r3, [pc, #200]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800720c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800720e:	4a31      	ldr	r2, [pc, #196]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007210:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007214:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007216:	e01c      	b.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800721c:	3308      	adds	r3, #8
 800721e:	2100      	movs	r1, #0
 8007220:	4618      	mov	r0, r3
 8007222:	f002 fa55 	bl	80096d0 <RCCEx_PLL2_Config>
 8007226:	4603      	mov	r3, r0
 8007228:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800722c:	e011      	b.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800722e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007232:	3328      	adds	r3, #40	@ 0x28
 8007234:	2100      	movs	r1, #0
 8007236:	4618      	mov	r0, r3
 8007238:	f002 fafc 	bl	8009834 <RCCEx_PLL3_Config>
 800723c:	4603      	mov	r3, r0
 800723e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007242:	e006      	b.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800724a:	e002      	b.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800724c:	bf00      	nop
 800724e:	e000      	b.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10b      	bne.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800725a:	4b1e      	ldr	r3, [pc, #120]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800725c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800725e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007266:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800726a:	4a1a      	ldr	r2, [pc, #104]	@ (80072d4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800726c:	430b      	orrs	r3, r1
 800726e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007270:	e003      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800727a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007282:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007286:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800728a:	2300      	movs	r3, #0
 800728c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007290:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007294:	460b      	mov	r3, r1
 8007296:	4313      	orrs	r3, r2
 8007298:	d056      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800729a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80072a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072a6:	d038      	beq.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80072a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80072ac:	d831      	bhi.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80072ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072b2:	d034      	beq.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80072b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80072b8:	d82b      	bhi.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80072ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072be:	d01d      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x360>
 80072c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80072c4:	d825      	bhi.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d006      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80072ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072ce:	d00a      	beq.n	80072e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80072d0:	e01f      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80072d2:	bf00      	nop
 80072d4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072d8:	4ba2      	ldr	r3, [pc, #648]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	4aa1      	ldr	r2, [pc, #644]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80072de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072e4:	e01c      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ea:	3308      	adds	r3, #8
 80072ec:	2100      	movs	r1, #0
 80072ee:	4618      	mov	r0, r3
 80072f0:	f002 f9ee 	bl	80096d0 <RCCEx_PLL2_Config>
 80072f4:	4603      	mov	r3, r0
 80072f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80072fa:	e011      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007300:	3328      	adds	r3, #40	@ 0x28
 8007302:	2100      	movs	r1, #0
 8007304:	4618      	mov	r0, r3
 8007306:	f002 fa95 	bl	8009834 <RCCEx_PLL3_Config>
 800730a:	4603      	mov	r3, r0
 800730c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007310:	e006      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007318:	e002      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800731a:	bf00      	nop
 800731c:	e000      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800731e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007324:	2b00      	cmp	r3, #0
 8007326:	d10b      	bne.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007328:	4b8e      	ldr	r3, [pc, #568]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800732a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800732c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007334:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007338:	4a8a      	ldr	r2, [pc, #552]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800733a:	430b      	orrs	r3, r1
 800733c:	6593      	str	r3, [r2, #88]	@ 0x58
 800733e:	e003      	b.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007340:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007344:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800734c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007350:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007354:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007358:	2300      	movs	r3, #0
 800735a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800735e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007362:	460b      	mov	r3, r1
 8007364:	4313      	orrs	r3, r2
 8007366:	d03a      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800736e:	2b30      	cmp	r3, #48	@ 0x30
 8007370:	d01f      	beq.n	80073b2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007372:	2b30      	cmp	r3, #48	@ 0x30
 8007374:	d819      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007376:	2b20      	cmp	r3, #32
 8007378:	d00c      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800737a:	2b20      	cmp	r3, #32
 800737c:	d815      	bhi.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800737e:	2b00      	cmp	r3, #0
 8007380:	d019      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007382:	2b10      	cmp	r3, #16
 8007384:	d111      	bne.n	80073aa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007386:	4b77      	ldr	r3, [pc, #476]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738a:	4a76      	ldr	r2, [pc, #472]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800738c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007390:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007392:	e011      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007398:	3308      	adds	r3, #8
 800739a:	2102      	movs	r1, #2
 800739c:	4618      	mov	r0, r3
 800739e:	f002 f997 	bl	80096d0 <RCCEx_PLL2_Config>
 80073a2:	4603      	mov	r3, r0
 80073a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80073a8:	e006      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073b0:	e002      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80073b2:	bf00      	nop
 80073b4:	e000      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80073b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d10a      	bne.n	80073d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80073c0:	4b68      	ldr	r3, [pc, #416]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073c4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80073c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ce:	4a65      	ldr	r2, [pc, #404]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073d0:	430b      	orrs	r3, r1
 80073d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80073d4:	e003      	b.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80073de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80073ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80073ee:	2300      	movs	r3, #0
 80073f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80073f4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80073f8:	460b      	mov	r3, r1
 80073fa:	4313      	orrs	r3, r2
 80073fc:	d051      	beq.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80073fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007402:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007404:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007408:	d035      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800740a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800740e:	d82e      	bhi.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007410:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007414:	d031      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007416:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800741a:	d828      	bhi.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800741c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007420:	d01a      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007422:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007426:	d822      	bhi.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007428:	2b00      	cmp	r3, #0
 800742a:	d003      	beq.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800742c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007430:	d007      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007432:	e01c      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007434:	4b4b      	ldr	r3, [pc, #300]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007438:	4a4a      	ldr	r2, [pc, #296]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800743a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800743e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007440:	e01c      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007446:	3308      	adds	r3, #8
 8007448:	2100      	movs	r1, #0
 800744a:	4618      	mov	r0, r3
 800744c:	f002 f940 	bl	80096d0 <RCCEx_PLL2_Config>
 8007450:	4603      	mov	r3, r0
 8007452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007456:	e011      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007458:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745c:	3328      	adds	r3, #40	@ 0x28
 800745e:	2100      	movs	r1, #0
 8007460:	4618      	mov	r0, r3
 8007462:	f002 f9e7 	bl	8009834 <RCCEx_PLL3_Config>
 8007466:	4603      	mov	r3, r0
 8007468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800746c:	e006      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007474:	e002      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007476:	bf00      	nop
 8007478:	e000      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800747a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800747c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007480:	2b00      	cmp	r3, #0
 8007482:	d10a      	bne.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007484:	4b37      	ldr	r3, [pc, #220]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007488:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800748c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007492:	4a34      	ldr	r2, [pc, #208]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007494:	430b      	orrs	r3, r1
 8007496:	6513      	str	r3, [r2, #80]	@ 0x50
 8007498:	e003      	b.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800749a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800749e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80074a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074aa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80074ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80074b2:	2300      	movs	r3, #0
 80074b4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80074b8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80074bc:	460b      	mov	r3, r1
 80074be:	4313      	orrs	r3, r2
 80074c0:	d056      	beq.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80074c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074cc:	d033      	beq.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80074ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074d2:	d82c      	bhi.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80074d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074d8:	d02f      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80074da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80074de:	d826      	bhi.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80074e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074e4:	d02b      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80074e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80074ea:	d820      	bhi.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80074ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074f0:	d012      	beq.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80074f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80074f6:	d81a      	bhi.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x592>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d022      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80074fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007500:	d115      	bne.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007506:	3308      	adds	r3, #8
 8007508:	2101      	movs	r1, #1
 800750a:	4618      	mov	r0, r3
 800750c:	f002 f8e0 	bl	80096d0 <RCCEx_PLL2_Config>
 8007510:	4603      	mov	r3, r0
 8007512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007516:	e015      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800751c:	3328      	adds	r3, #40	@ 0x28
 800751e:	2101      	movs	r1, #1
 8007520:	4618      	mov	r0, r3
 8007522:	f002 f987 	bl	8009834 <RCCEx_PLL3_Config>
 8007526:	4603      	mov	r3, r0
 8007528:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800752c:	e00a      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007534:	e006      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007536:	bf00      	nop
 8007538:	e004      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800753a:	bf00      	nop
 800753c:	e002      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800753e:	bf00      	nop
 8007540:	e000      	b.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007542:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007544:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007548:	2b00      	cmp	r3, #0
 800754a:	d10d      	bne.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800754c:	4b05      	ldr	r3, [pc, #20]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800754e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007550:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007558:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800755a:	4a02      	ldr	r2, [pc, #8]	@ (8007564 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800755c:	430b      	orrs	r3, r1
 800755e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007560:	e006      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007562:	bf00      	nop
 8007564:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007568:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800756c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800757c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007580:	2300      	movs	r3, #0
 8007582:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007586:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800758a:	460b      	mov	r3, r1
 800758c:	4313      	orrs	r3, r2
 800758e:	d055      	beq.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007594:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007598:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800759c:	d033      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800759e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075a2:	d82c      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80075a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a8:	d02f      	beq.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80075aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ae:	d826      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80075b0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075b4:	d02b      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80075b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80075ba:	d820      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80075bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075c0:	d012      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80075c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075c6:	d81a      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x662>
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d022      	beq.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80075cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075d0:	d115      	bne.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d6:	3308      	adds	r3, #8
 80075d8:	2101      	movs	r1, #1
 80075da:	4618      	mov	r0, r3
 80075dc:	f002 f878 	bl	80096d0 <RCCEx_PLL2_Config>
 80075e0:	4603      	mov	r3, r0
 80075e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80075e6:	e015      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ec:	3328      	adds	r3, #40	@ 0x28
 80075ee:	2101      	movs	r1, #1
 80075f0:	4618      	mov	r0, r3
 80075f2:	f002 f91f 	bl	8009834 <RCCEx_PLL3_Config>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80075fc:	e00a      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007604:	e006      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007606:	bf00      	nop
 8007608:	e004      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800760a:	bf00      	nop
 800760c:	e002      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800760e:	bf00      	nop
 8007610:	e000      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007612:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007614:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10b      	bne.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800761c:	4ba3      	ldr	r3, [pc, #652]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800761e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007620:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007628:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800762c:	4a9f      	ldr	r2, [pc, #636]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800762e:	430b      	orrs	r3, r1
 8007630:	6593      	str	r3, [r2, #88]	@ 0x58
 8007632:	e003      	b.n	800763c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800763c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007644:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007648:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800764c:	2300      	movs	r3, #0
 800764e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007652:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007656:	460b      	mov	r3, r1
 8007658:	4313      	orrs	r3, r2
 800765a:	d037      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800765c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007662:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007666:	d00e      	beq.n	8007686 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007668:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800766c:	d816      	bhi.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d018      	beq.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007672:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007676:	d111      	bne.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007678:	4b8c      	ldr	r3, [pc, #560]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800767a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800767c:	4a8b      	ldr	r2, [pc, #556]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800767e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007682:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007684:	e00f      	b.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768a:	3308      	adds	r3, #8
 800768c:	2101      	movs	r1, #1
 800768e:	4618      	mov	r0, r3
 8007690:	f002 f81e 	bl	80096d0 <RCCEx_PLL2_Config>
 8007694:	4603      	mov	r3, r0
 8007696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800769a:	e004      	b.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076a2:	e000      	b.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80076a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10a      	bne.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80076ae:	4b7f      	ldr	r3, [pc, #508]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80076b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076bc:	4a7b      	ldr	r2, [pc, #492]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076be:	430b      	orrs	r3, r1
 80076c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80076c2:	e003      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80076cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80076d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076dc:	2300      	movs	r3, #0
 80076de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80076e2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80076e6:	460b      	mov	r3, r1
 80076e8:	4313      	orrs	r3, r2
 80076ea:	d039      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80076ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d81c      	bhi.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80076f6:	a201      	add	r2, pc, #4	@ (adr r2, 80076fc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80076f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fc:	08007739 	.word	0x08007739
 8007700:	0800770d 	.word	0x0800770d
 8007704:	0800771b 	.word	0x0800771b
 8007708:	08007739 	.word	0x08007739
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800770c:	4b67      	ldr	r3, [pc, #412]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800770e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007710:	4a66      	ldr	r2, [pc, #408]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007716:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007718:	e00f      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800771a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771e:	3308      	adds	r3, #8
 8007720:	2102      	movs	r1, #2
 8007722:	4618      	mov	r0, r3
 8007724:	f001 ffd4 	bl	80096d0 <RCCEx_PLL2_Config>
 8007728:	4603      	mov	r3, r0
 800772a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800772e:	e004      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007736:	e000      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800773a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10a      	bne.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007742:	4b5a      	ldr	r3, [pc, #360]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007746:	f023 0103 	bic.w	r1, r3, #3
 800774a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007750:	4a56      	ldr	r2, [pc, #344]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007752:	430b      	orrs	r3, r1
 8007754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007756:	e003      	b.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800775c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007768:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800776c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007770:	2300      	movs	r3, #0
 8007772:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007776:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800777a:	460b      	mov	r3, r1
 800777c:	4313      	orrs	r3, r2
 800777e:	f000 809f 	beq.w	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007782:	4b4b      	ldr	r3, [pc, #300]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a4a      	ldr	r2, [pc, #296]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800778c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800778e:	f7f9 f81b 	bl	80007c8 <HAL_GetTick>
 8007792:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007796:	e00b      	b.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007798:	f7f9 f816 	bl	80007c8 <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b64      	cmp	r3, #100	@ 0x64
 80077a6:	d903      	bls.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077ae:	e005      	b.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80077b0:	4b3f      	ldr	r3, [pc, #252]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0ed      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80077bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d179      	bne.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80077c4:	4b39      	ldr	r3, [pc, #228]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80077c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80077d0:	4053      	eors	r3, r2
 80077d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d015      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80077da:	4b34      	ldr	r3, [pc, #208]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077e2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80077e6:	4b31      	ldr	r3, [pc, #196]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ea:	4a30      	ldr	r2, [pc, #192]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077f0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80077f2:	4b2e      	ldr	r3, [pc, #184]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077f6:	4a2d      	ldr	r2, [pc, #180]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077fc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80077fe:	4a2b      	ldr	r2, [pc, #172]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007800:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007804:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800780a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800780e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007812:	d118      	bne.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007814:	f7f8 ffd8 	bl	80007c8 <HAL_GetTick>
 8007818:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800781c:	e00d      	b.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800781e:	f7f8 ffd3 	bl	80007c8 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007828:	1ad2      	subs	r2, r2, r3
 800782a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800782e:	429a      	cmp	r2, r3
 8007830:	d903      	bls.n	800783a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007832:	2303      	movs	r3, #3
 8007834:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007838:	e005      	b.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800783a:	4b1c      	ldr	r3, [pc, #112]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800783c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800783e:	f003 0302 	and.w	r3, r3, #2
 8007842:	2b00      	cmp	r3, #0
 8007844:	d0eb      	beq.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007846:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800784a:	2b00      	cmp	r3, #0
 800784c:	d129      	bne.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800784e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007852:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007856:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800785a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800785e:	d10e      	bne.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007860:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007870:	091a      	lsrs	r2, r3, #4
 8007872:	4b10      	ldr	r3, [pc, #64]	@ (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007874:	4013      	ands	r3, r2
 8007876:	4a0d      	ldr	r2, [pc, #52]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007878:	430b      	orrs	r3, r1
 800787a:	6113      	str	r3, [r2, #16]
 800787c:	e005      	b.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800787e:	4b0b      	ldr	r3, [pc, #44]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	4a0a      	ldr	r2, [pc, #40]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007884:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007888:	6113      	str	r3, [r2, #16]
 800788a:	4b08      	ldr	r3, [pc, #32]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800788c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800788e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007892:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800789a:	4a04      	ldr	r2, [pc, #16]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800789c:	430b      	orrs	r3, r1
 800789e:	6713      	str	r3, [r2, #112]	@ 0x70
 80078a0:	e00e      	b.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80078a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80078aa:	e009      	b.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80078ac:	58024400 	.word	0x58024400
 80078b0:	58024800 	.word	0x58024800
 80078b4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80078c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c8:	f002 0301 	and.w	r3, r2, #1
 80078cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078d0:	2300      	movs	r3, #0
 80078d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078d6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80078da:	460b      	mov	r3, r1
 80078dc:	4313      	orrs	r3, r2
 80078de:	f000 8089 	beq.w	80079f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80078e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80078e8:	2b28      	cmp	r3, #40	@ 0x28
 80078ea:	d86b      	bhi.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80078ec:	a201      	add	r2, pc, #4	@ (adr r2, 80078f4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80078ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f2:	bf00      	nop
 80078f4:	080079cd 	.word	0x080079cd
 80078f8:	080079c5 	.word	0x080079c5
 80078fc:	080079c5 	.word	0x080079c5
 8007900:	080079c5 	.word	0x080079c5
 8007904:	080079c5 	.word	0x080079c5
 8007908:	080079c5 	.word	0x080079c5
 800790c:	080079c5 	.word	0x080079c5
 8007910:	080079c5 	.word	0x080079c5
 8007914:	08007999 	.word	0x08007999
 8007918:	080079c5 	.word	0x080079c5
 800791c:	080079c5 	.word	0x080079c5
 8007920:	080079c5 	.word	0x080079c5
 8007924:	080079c5 	.word	0x080079c5
 8007928:	080079c5 	.word	0x080079c5
 800792c:	080079c5 	.word	0x080079c5
 8007930:	080079c5 	.word	0x080079c5
 8007934:	080079af 	.word	0x080079af
 8007938:	080079c5 	.word	0x080079c5
 800793c:	080079c5 	.word	0x080079c5
 8007940:	080079c5 	.word	0x080079c5
 8007944:	080079c5 	.word	0x080079c5
 8007948:	080079c5 	.word	0x080079c5
 800794c:	080079c5 	.word	0x080079c5
 8007950:	080079c5 	.word	0x080079c5
 8007954:	080079cd 	.word	0x080079cd
 8007958:	080079c5 	.word	0x080079c5
 800795c:	080079c5 	.word	0x080079c5
 8007960:	080079c5 	.word	0x080079c5
 8007964:	080079c5 	.word	0x080079c5
 8007968:	080079c5 	.word	0x080079c5
 800796c:	080079c5 	.word	0x080079c5
 8007970:	080079c5 	.word	0x080079c5
 8007974:	080079cd 	.word	0x080079cd
 8007978:	080079c5 	.word	0x080079c5
 800797c:	080079c5 	.word	0x080079c5
 8007980:	080079c5 	.word	0x080079c5
 8007984:	080079c5 	.word	0x080079c5
 8007988:	080079c5 	.word	0x080079c5
 800798c:	080079c5 	.word	0x080079c5
 8007990:	080079c5 	.word	0x080079c5
 8007994:	080079cd 	.word	0x080079cd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800799c:	3308      	adds	r3, #8
 800799e:	2101      	movs	r1, #1
 80079a0:	4618      	mov	r0, r3
 80079a2:	f001 fe95 	bl	80096d0 <RCCEx_PLL2_Config>
 80079a6:	4603      	mov	r3, r0
 80079a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079ac:	e00f      	b.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80079ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b2:	3328      	adds	r3, #40	@ 0x28
 80079b4:	2101      	movs	r1, #1
 80079b6:	4618      	mov	r0, r3
 80079b8:	f001 ff3c 	bl	8009834 <RCCEx_PLL3_Config>
 80079bc:	4603      	mov	r3, r0
 80079be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80079c2:	e004      	b.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079ca:	e000      	b.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80079cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d10a      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80079d6:	4bbf      	ldr	r3, [pc, #764]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079da:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80079de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079e4:	4abb      	ldr	r2, [pc, #748]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80079e6:	430b      	orrs	r3, r1
 80079e8:	6553      	str	r3, [r2, #84]	@ 0x54
 80079ea:	e003      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80079f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fc:	f002 0302 	and.w	r3, r2, #2
 8007a00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a04:	2300      	movs	r3, #0
 8007a06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007a0a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007a0e:	460b      	mov	r3, r1
 8007a10:	4313      	orrs	r3, r2
 8007a12:	d041      	beq.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a1a:	2b05      	cmp	r3, #5
 8007a1c:	d824      	bhi.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a24 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a24:	08007a71 	.word	0x08007a71
 8007a28:	08007a3d 	.word	0x08007a3d
 8007a2c:	08007a53 	.word	0x08007a53
 8007a30:	08007a71 	.word	0x08007a71
 8007a34:	08007a71 	.word	0x08007a71
 8007a38:	08007a71 	.word	0x08007a71
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a40:	3308      	adds	r3, #8
 8007a42:	2101      	movs	r1, #1
 8007a44:	4618      	mov	r0, r3
 8007a46:	f001 fe43 	bl	80096d0 <RCCEx_PLL2_Config>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a50:	e00f      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a56:	3328      	adds	r3, #40	@ 0x28
 8007a58:	2101      	movs	r1, #1
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f001 feea 	bl	8009834 <RCCEx_PLL3_Config>
 8007a60:	4603      	mov	r3, r0
 8007a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007a66:	e004      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a6e:	e000      	b.n	8007a72 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10a      	bne.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007a7a:	4b96      	ldr	r3, [pc, #600]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a7e:	f023 0107 	bic.w	r1, r3, #7
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007a88:	4a92      	ldr	r2, [pc, #584]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a8a:	430b      	orrs	r3, r1
 8007a8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a8e:	e003      	b.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa0:	f002 0304 	and.w	r3, r2, #4
 8007aa4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007aae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	d044      	beq.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ac0:	2b05      	cmp	r3, #5
 8007ac2:	d825      	bhi.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aca:	bf00      	nop
 8007acc:	08007b19 	.word	0x08007b19
 8007ad0:	08007ae5 	.word	0x08007ae5
 8007ad4:	08007afb 	.word	0x08007afb
 8007ad8:	08007b19 	.word	0x08007b19
 8007adc:	08007b19 	.word	0x08007b19
 8007ae0:	08007b19 	.word	0x08007b19
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae8:	3308      	adds	r3, #8
 8007aea:	2101      	movs	r1, #1
 8007aec:	4618      	mov	r0, r3
 8007aee:	f001 fdef 	bl	80096d0 <RCCEx_PLL2_Config>
 8007af2:	4603      	mov	r3, r0
 8007af4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007af8:	e00f      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007afe:	3328      	adds	r3, #40	@ 0x28
 8007b00:	2101      	movs	r1, #1
 8007b02:	4618      	mov	r0, r3
 8007b04:	f001 fe96 	bl	8009834 <RCCEx_PLL3_Config>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b0e:	e004      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b16:	e000      	b.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007b18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d10b      	bne.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b22:	4b6c      	ldr	r3, [pc, #432]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b26:	f023 0107 	bic.w	r1, r3, #7
 8007b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b32:	4a68      	ldr	r2, [pc, #416]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b34:	430b      	orrs	r3, r1
 8007b36:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b38:	e003      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b4a:	f002 0320 	and.w	r3, r2, #32
 8007b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b52:	2300      	movs	r3, #0
 8007b54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	d055      	beq.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b6e:	d033      	beq.n	8007bd8 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007b70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b74:	d82c      	bhi.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b7a:	d02f      	beq.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b80:	d826      	bhi.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b86:	d02b      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007b88:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b8c:	d820      	bhi.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b92:	d012      	beq.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007b94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b98:	d81a      	bhi.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d022      	beq.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007b9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ba2:	d115      	bne.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba8:	3308      	adds	r3, #8
 8007baa:	2100      	movs	r1, #0
 8007bac:	4618      	mov	r0, r3
 8007bae:	f001 fd8f 	bl	80096d0 <RCCEx_PLL2_Config>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007bb8:	e015      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bbe:	3328      	adds	r3, #40	@ 0x28
 8007bc0:	2102      	movs	r1, #2
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f001 fe36 	bl	8009834 <RCCEx_PLL3_Config>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007bce:	e00a      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bd6:	e006      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007bd8:	bf00      	nop
 8007bda:	e004      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007bdc:	bf00      	nop
 8007bde:	e002      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007be0:	bf00      	nop
 8007be2:	e000      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007be4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007be6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10b      	bne.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bee:	4b39      	ldr	r3, [pc, #228]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bfe:	4a35      	ldr	r2, [pc, #212]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c00:	430b      	orrs	r3, r1
 8007c02:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c04:	e003      	b.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c1e:	2300      	movs	r3, #0
 8007c20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c24:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	d058      	beq.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c36:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c3a:	d033      	beq.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007c3c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007c40:	d82c      	bhi.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c46:	d02f      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007c48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c4c:	d826      	bhi.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c52:	d02b      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007c54:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007c58:	d820      	bhi.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c5e:	d012      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007c60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c64:	d81a      	bhi.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d022      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c6e:	d115      	bne.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c74:	3308      	adds	r3, #8
 8007c76:	2100      	movs	r1, #0
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 fd29 	bl	80096d0 <RCCEx_PLL2_Config>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007c84:	e015      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8a:	3328      	adds	r3, #40	@ 0x28
 8007c8c:	2102      	movs	r1, #2
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f001 fdd0 	bl	8009834 <RCCEx_PLL3_Config>
 8007c94:	4603      	mov	r3, r0
 8007c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007c9a:	e00a      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ca2:	e006      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007ca4:	bf00      	nop
 8007ca6:	e004      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007ca8:	bf00      	nop
 8007caa:	e002      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007cac:	bf00      	nop
 8007cae:	e000      	b.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007cb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d10e      	bne.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007cba:	4b06      	ldr	r3, [pc, #24]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cbe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cca:	4a02      	ldr	r2, [pc, #8]	@ (8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ccc:	430b      	orrs	r3, r1
 8007cce:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cd0:	e006      	b.n	8007ce0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007cd2:	bf00      	nop
 8007cd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007cec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cf6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	d055      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007d08:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d0c:	d033      	beq.n	8007d76 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007d0e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007d12:	d82c      	bhi.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d18:	d02f      	beq.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007d1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d1e:	d826      	bhi.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d20:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d24:	d02b      	beq.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007d26:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007d2a:	d820      	bhi.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d30:	d012      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007d32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d36:	d81a      	bhi.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d022      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d40:	d115      	bne.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d46:	3308      	adds	r3, #8
 8007d48:	2100      	movs	r1, #0
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f001 fcc0 	bl	80096d0 <RCCEx_PLL2_Config>
 8007d50:	4603      	mov	r3, r0
 8007d52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d56:	e015      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d5c:	3328      	adds	r3, #40	@ 0x28
 8007d5e:	2102      	movs	r1, #2
 8007d60:	4618      	mov	r0, r3
 8007d62:	f001 fd67 	bl	8009834 <RCCEx_PLL3_Config>
 8007d66:	4603      	mov	r3, r0
 8007d68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007d6c:	e00a      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d74:	e006      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d76:	bf00      	nop
 8007d78:	e004      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d7a:	bf00      	nop
 8007d7c:	e002      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d7e:	bf00      	nop
 8007d80:	e000      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007d82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10b      	bne.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007d8c:	4ba1      	ldr	r3, [pc, #644]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d90:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d98:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007d9c:	4a9d      	ldr	r2, [pc, #628]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007d9e:	430b      	orrs	r3, r1
 8007da0:	6593      	str	r3, [r2, #88]	@ 0x58
 8007da2:	e003      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007da4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007da8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db4:	f002 0308 	and.w	r3, r2, #8
 8007db8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dc2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	d01e      	beq.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dd8:	d10c      	bne.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dde:	3328      	adds	r3, #40	@ 0x28
 8007de0:	2102      	movs	r1, #2
 8007de2:	4618      	mov	r0, r3
 8007de4:	f001 fd26 	bl	8009834 <RCCEx_PLL3_Config>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d002      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007df4:	4b87      	ldr	r3, [pc, #540]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007df8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e04:	4a83      	ldr	r2, [pc, #524]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e06:	430b      	orrs	r3, r1
 8007e08:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e12:	f002 0310 	and.w	r3, r2, #16
 8007e16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e20:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007e24:	460b      	mov	r3, r1
 8007e26:	4313      	orrs	r3, r2
 8007e28:	d01e      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e36:	d10c      	bne.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3c:	3328      	adds	r3, #40	@ 0x28
 8007e3e:	2102      	movs	r1, #2
 8007e40:	4618      	mov	r0, r3
 8007e42:	f001 fcf7 	bl	8009834 <RCCEx_PLL3_Config>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007e52:	4b70      	ldr	r3, [pc, #448]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e56:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e62:	4a6c      	ldr	r2, [pc, #432]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e64:	430b      	orrs	r3, r1
 8007e66:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007e74:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e78:	2300      	movs	r3, #0
 8007e7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e7e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007e82:	460b      	mov	r3, r1
 8007e84:	4313      	orrs	r3, r2
 8007e86:	d03e      	beq.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e8c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007e90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e94:	d022      	beq.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007e96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e9a:	d81b      	bhi.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d003      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ea4:	d00b      	beq.n	8007ebe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007ea6:	e015      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eac:	3308      	adds	r3, #8
 8007eae:	2100      	movs	r1, #0
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f001 fc0d 	bl	80096d0 <RCCEx_PLL2_Config>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007ebc:	e00f      	b.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ec2:	3328      	adds	r3, #40	@ 0x28
 8007ec4:	2102      	movs	r1, #2
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f001 fcb4 	bl	8009834 <RCCEx_PLL3_Config>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007ed2:	e004      	b.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007eda:	e000      	b.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007edc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10b      	bne.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007ee6:	4b4b      	ldr	r3, [pc, #300]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007eea:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ef2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ef6:	4a47      	ldr	r2, [pc, #284]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ef8:	430b      	orrs	r3, r1
 8007efa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007efc:	e003      	b.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007f12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f14:	2300      	movs	r3, #0
 8007f16:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f18:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	d03b      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f2a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f2e:	d01f      	beq.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007f30:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f34:	d818      	bhi.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007f36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f3a:	d003      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007f3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f40:	d007      	beq.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007f42:	e011      	b.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f44:	4b33      	ldr	r3, [pc, #204]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f48:	4a32      	ldr	r2, [pc, #200]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f50:	e00f      	b.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f56:	3328      	adds	r3, #40	@ 0x28
 8007f58:	2101      	movs	r1, #1
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f001 fc6a 	bl	8009834 <RCCEx_PLL3_Config>
 8007f60:	4603      	mov	r3, r0
 8007f62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007f66:	e004      	b.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f6e:	e000      	b.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10b      	bne.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007f7a:	4b26      	ldr	r3, [pc, #152]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f7e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007f82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f8a:	4a22      	ldr	r2, [pc, #136]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f8c:	430b      	orrs	r3, r1
 8007f8e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f90:	e003      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007fa6:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fa8:	2300      	movs	r3, #0
 8007faa:	677b      	str	r3, [r7, #116]	@ 0x74
 8007fac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	d034      	beq.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d003      	beq.n	8007fc8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007fc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fc4:	d007      	beq.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007fc6:	e011      	b.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fc8:	4b12      	ldr	r3, [pc, #72]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fcc:	4a11      	ldr	r2, [pc, #68]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007fd4:	e00e      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fda:	3308      	adds	r3, #8
 8007fdc:	2102      	movs	r1, #2
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f001 fb76 	bl	80096d0 <RCCEx_PLL2_Config>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007fea:	e003      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ff2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ff4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10d      	bne.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007ffc:	4b05      	ldr	r3, [pc, #20]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008000:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008008:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800800a:	4a02      	ldr	r2, [pc, #8]	@ (8008014 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800800c:	430b      	orrs	r3, r1
 800800e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008010:	e006      	b.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008012:	bf00      	nop
 8008014:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008018:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800801c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800802c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800802e:	2300      	movs	r3, #0
 8008030:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008032:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008036:	460b      	mov	r3, r1
 8008038:	4313      	orrs	r3, r2
 800803a:	d00c      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800803c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008040:	3328      	adds	r3, #40	@ 0x28
 8008042:	2102      	movs	r1, #2
 8008044:	4618      	mov	r0, r3
 8008046:	f001 fbf5 	bl	8009834 <RCCEx_PLL3_Config>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d002      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008062:	663b      	str	r3, [r7, #96]	@ 0x60
 8008064:	2300      	movs	r3, #0
 8008066:	667b      	str	r3, [r7, #100]	@ 0x64
 8008068:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800806c:	460b      	mov	r3, r1
 800806e:	4313      	orrs	r3, r2
 8008070:	d038      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800807a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800807e:	d018      	beq.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008080:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008084:	d811      	bhi.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008086:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800808a:	d014      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800808c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008090:	d80b      	bhi.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008092:	2b00      	cmp	r3, #0
 8008094:	d011      	beq.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800809a:	d106      	bne.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800809c:	4bc3      	ldr	r3, [pc, #780]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800809e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a0:	4ac2      	ldr	r2, [pc, #776]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80080a8:	e008      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80080b0:	e004      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80080b2:	bf00      	nop
 80080b4:	e002      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80080b6:	bf00      	nop
 80080b8:	e000      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80080ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d10b      	bne.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080c4:	4bb9      	ldr	r3, [pc, #740]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080c8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80080cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080d4:	4ab5      	ldr	r2, [pc, #724]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80080d6:	430b      	orrs	r3, r1
 80080d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80080da:	e003      	b.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80080e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80080f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80080f2:	2300      	movs	r3, #0
 80080f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80080fa:	460b      	mov	r3, r1
 80080fc:	4313      	orrs	r3, r2
 80080fe:	d009      	beq.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008100:	4baa      	ldr	r3, [pc, #680]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008102:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008104:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800810c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800810e:	4aa7      	ldr	r2, [pc, #668]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008110:	430b      	orrs	r3, r1
 8008112:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800811c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008120:	653b      	str	r3, [r7, #80]	@ 0x50
 8008122:	2300      	movs	r3, #0
 8008124:	657b      	str	r3, [r7, #84]	@ 0x54
 8008126:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800812a:	460b      	mov	r3, r1
 800812c:	4313      	orrs	r3, r2
 800812e:	d00a      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008130:	4b9e      	ldr	r3, [pc, #632]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800813c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008140:	4a9a      	ldr	r2, [pc, #616]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008142:	430b      	orrs	r3, r1
 8008144:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800814a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800814e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008152:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008154:	2300      	movs	r3, #0
 8008156:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008158:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800815c:	460b      	mov	r3, r1
 800815e:	4313      	orrs	r3, r2
 8008160:	d009      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008162:	4b92      	ldr	r3, [pc, #584]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008166:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800816a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008170:	4a8e      	ldr	r2, [pc, #568]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008172:	430b      	orrs	r3, r1
 8008174:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008182:	643b      	str	r3, [r7, #64]	@ 0x40
 8008184:	2300      	movs	r3, #0
 8008186:	647b      	str	r3, [r7, #68]	@ 0x44
 8008188:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800818c:	460b      	mov	r3, r1
 800818e:	4313      	orrs	r3, r2
 8008190:	d00e      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008192:	4b86      	ldr	r3, [pc, #536]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	4a85      	ldr	r2, [pc, #532]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008198:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800819c:	6113      	str	r3, [r2, #16]
 800819e:	4b83      	ldr	r3, [pc, #524]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081a0:	6919      	ldr	r1, [r3, #16]
 80081a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80081aa:	4a80      	ldr	r2, [pc, #512]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081ac:	430b      	orrs	r3, r1
 80081ae:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80081b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80081bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081be:	2300      	movs	r3, #0
 80081c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081c2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80081c6:	460b      	mov	r3, r1
 80081c8:	4313      	orrs	r3, r2
 80081ca:	d009      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80081cc:	4b77      	ldr	r3, [pc, #476]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081d0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80081d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081da:	4a74      	ldr	r2, [pc, #464]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081dc:	430b      	orrs	r3, r1
 80081de:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80081e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80081ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80081ee:	2300      	movs	r3, #0
 80081f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80081f6:	460b      	mov	r3, r1
 80081f8:	4313      	orrs	r3, r2
 80081fa:	d00a      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081fc:	4b6b      	ldr	r3, [pc, #428]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008200:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008208:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800820c:	4a67      	ldr	r2, [pc, #412]	@ (80083ac <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800820e:	430b      	orrs	r3, r1
 8008210:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821a:	2100      	movs	r1, #0
 800821c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008224:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008228:	460b      	mov	r3, r1
 800822a:	4313      	orrs	r3, r2
 800822c:	d011      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800822e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008232:	3308      	adds	r3, #8
 8008234:	2100      	movs	r1, #0
 8008236:	4618      	mov	r0, r3
 8008238:	f001 fa4a 	bl	80096d0 <RCCEx_PLL2_Config>
 800823c:	4603      	mov	r3, r0
 800823e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008246:	2b00      	cmp	r3, #0
 8008248:	d003      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800824a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800824e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825a:	2100      	movs	r1, #0
 800825c:	6239      	str	r1, [r7, #32]
 800825e:	f003 0302 	and.w	r3, r3, #2
 8008262:	627b      	str	r3, [r7, #36]	@ 0x24
 8008264:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008268:	460b      	mov	r3, r1
 800826a:	4313      	orrs	r3, r2
 800826c:	d011      	beq.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800826e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008272:	3308      	adds	r3, #8
 8008274:	2101      	movs	r1, #1
 8008276:	4618      	mov	r0, r3
 8008278:	f001 fa2a 	bl	80096d0 <RCCEx_PLL2_Config>
 800827c:	4603      	mov	r3, r0
 800827e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008286:	2b00      	cmp	r3, #0
 8008288:	d003      	beq.n	8008292 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800828a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800828e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829a:	2100      	movs	r1, #0
 800829c:	61b9      	str	r1, [r7, #24]
 800829e:	f003 0304 	and.w	r3, r3, #4
 80082a2:	61fb      	str	r3, [r7, #28]
 80082a4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80082a8:	460b      	mov	r3, r1
 80082aa:	4313      	orrs	r3, r2
 80082ac:	d011      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80082ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b2:	3308      	adds	r3, #8
 80082b4:	2102      	movs	r1, #2
 80082b6:	4618      	mov	r0, r3
 80082b8:	f001 fa0a 	bl	80096d0 <RCCEx_PLL2_Config>
 80082bc:	4603      	mov	r3, r0
 80082be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80082c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80082d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082da:	2100      	movs	r1, #0
 80082dc:	6139      	str	r1, [r7, #16]
 80082de:	f003 0308 	and.w	r3, r3, #8
 80082e2:	617b      	str	r3, [r7, #20]
 80082e4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80082e8:	460b      	mov	r3, r1
 80082ea:	4313      	orrs	r3, r2
 80082ec:	d011      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80082ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f2:	3328      	adds	r3, #40	@ 0x28
 80082f4:	2100      	movs	r1, #0
 80082f6:	4618      	mov	r0, r3
 80082f8:	f001 fa9c 	bl	8009834 <RCCEx_PLL3_Config>
 80082fc:	4603      	mov	r3, r0
 80082fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008306:	2b00      	cmp	r3, #0
 8008308:	d003      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800830a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800830e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831a:	2100      	movs	r1, #0
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	f003 0310 	and.w	r3, r3, #16
 8008322:	60fb      	str	r3, [r7, #12]
 8008324:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008328:	460b      	mov	r3, r1
 800832a:	4313      	orrs	r3, r2
 800832c:	d011      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800832e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008332:	3328      	adds	r3, #40	@ 0x28
 8008334:	2101      	movs	r1, #1
 8008336:	4618      	mov	r0, r3
 8008338:	f001 fa7c 	bl	8009834 <RCCEx_PLL3_Config>
 800833c:	4603      	mov	r3, r0
 800833e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008346:	2b00      	cmp	r3, #0
 8008348:	d003      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800834a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800834e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835a:	2100      	movs	r1, #0
 800835c:	6039      	str	r1, [r7, #0]
 800835e:	f003 0320 	and.w	r3, r3, #32
 8008362:	607b      	str	r3, [r7, #4]
 8008364:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008368:	460b      	mov	r3, r1
 800836a:	4313      	orrs	r3, r2
 800836c:	d011      	beq.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800836e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008372:	3328      	adds	r3, #40	@ 0x28
 8008374:	2102      	movs	r1, #2
 8008376:	4618      	mov	r0, r3
 8008378:	f001 fa5c 	bl	8009834 <RCCEx_PLL3_Config>
 800837c:	4603      	mov	r3, r0
 800837e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800838a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800838e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008392:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008396:	2b00      	cmp	r3, #0
 8008398:	d101      	bne.n	800839e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800839a:	2300      	movs	r3, #0
 800839c:	e000      	b.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80083a6:	46bd      	mov	sp, r7
 80083a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083ac:	58024400 	.word	0x58024400

080083b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b090      	sub	sp, #64	@ 0x40
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80083ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083be:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80083c2:	430b      	orrs	r3, r1
 80083c4:	f040 8094 	bne.w	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80083c8:	4b9e      	ldr	r3, [pc, #632]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083cc:	f003 0307 	and.w	r3, r3, #7
 80083d0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80083d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d4:	2b04      	cmp	r3, #4
 80083d6:	f200 8087 	bhi.w	80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80083da:	a201      	add	r2, pc, #4	@ (adr r2, 80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80083dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e0:	080083f5 	.word	0x080083f5
 80083e4:	0800841d 	.word	0x0800841d
 80083e8:	08008445 	.word	0x08008445
 80083ec:	080084e1 	.word	0x080084e1
 80083f0:	0800846d 	.word	0x0800846d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083f4:	4b93      	ldr	r3, [pc, #588]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008400:	d108      	bne.n	8008414 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008406:	4618      	mov	r0, r3
 8008408:	f001 f810 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800840e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008410:	f000 bd45 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008414:	2300      	movs	r3, #0
 8008416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008418:	f000 bd41 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800841c:	4b89      	ldr	r3, [pc, #548]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008424:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008428:	d108      	bne.n	800843c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800842a:	f107 0318 	add.w	r3, r7, #24
 800842e:	4618      	mov	r0, r3
 8008430:	f000 fd54 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008438:	f000 bd31 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008440:	f000 bd2d 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008444:	4b7f      	ldr	r3, [pc, #508]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800844c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008450:	d108      	bne.n	8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008452:	f107 030c 	add.w	r3, r7, #12
 8008456:	4618      	mov	r0, r3
 8008458:	f000 fe94 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008460:	f000 bd1d 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008464:	2300      	movs	r3, #0
 8008466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008468:	f000 bd19 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800846c:	4b75      	ldr	r3, [pc, #468]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800846e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008470:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008474:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008476:	4b73      	ldr	r3, [pc, #460]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f003 0304 	and.w	r3, r3, #4
 800847e:	2b04      	cmp	r3, #4
 8008480:	d10c      	bne.n	800849c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008484:	2b00      	cmp	r3, #0
 8008486:	d109      	bne.n	800849c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008488:	4b6e      	ldr	r3, [pc, #440]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	08db      	lsrs	r3, r3, #3
 800848e:	f003 0303 	and.w	r3, r3, #3
 8008492:	4a6d      	ldr	r2, [pc, #436]	@ (8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008494:	fa22 f303 	lsr.w	r3, r2, r3
 8008498:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800849a:	e01f      	b.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800849c:	4b69      	ldr	r3, [pc, #420]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084a8:	d106      	bne.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80084aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084b0:	d102      	bne.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80084b2:	4b66      	ldr	r3, [pc, #408]	@ (800864c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80084b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084b6:	e011      	b.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084b8:	4b62      	ldr	r3, [pc, #392]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084c4:	d106      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80084c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084cc:	d102      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80084ce:	4b60      	ldr	r3, [pc, #384]	@ (8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80084d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084d2:	e003      	b.n	80084dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80084d4:	2300      	movs	r3, #0
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80084d8:	f000 bce1 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80084dc:	f000 bcdf 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80084e0:	4b5c      	ldr	r3, [pc, #368]	@ (8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80084e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e4:	f000 bcdb 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80084e8:	2300      	movs	r3, #0
 80084ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084ec:	f000 bcd7 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80084f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084f4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80084f8:	430b      	orrs	r3, r1
 80084fa:	f040 80ad 	bne.w	8008658 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80084fe:	4b51      	ldr	r3, [pc, #324]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008502:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8008506:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800850e:	d056      	beq.n	80085be <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008516:	f200 8090 	bhi.w	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800851a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851c:	2bc0      	cmp	r3, #192	@ 0xc0
 800851e:	f000 8088 	beq.w	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008524:	2bc0      	cmp	r3, #192	@ 0xc0
 8008526:	f200 8088 	bhi.w	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800852a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800852c:	2b80      	cmp	r3, #128	@ 0x80
 800852e:	d032      	beq.n	8008596 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008532:	2b80      	cmp	r3, #128	@ 0x80
 8008534:	f200 8081 	bhi.w	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	2b40      	cmp	r3, #64	@ 0x40
 8008542:	d014      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008544:	e079      	b.n	800863a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008546:	4b3f      	ldr	r3, [pc, #252]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800854e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008552:	d108      	bne.n	8008566 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008554:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008558:	4618      	mov	r0, r3
 800855a:	f000 ff67 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800855e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008562:	f000 bc9c 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008566:	2300      	movs	r3, #0
 8008568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800856a:	f000 bc98 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800856e:	4b35      	ldr	r3, [pc, #212]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008576:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800857a:	d108      	bne.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800857c:	f107 0318 	add.w	r3, r7, #24
 8008580:	4618      	mov	r0, r3
 8008582:	f000 fcab 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008586:	69bb      	ldr	r3, [r7, #24]
 8008588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800858a:	f000 bc88 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800858e:	2300      	movs	r3, #0
 8008590:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008592:	f000 bc84 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008596:	4b2b      	ldr	r3, [pc, #172]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800859e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085a2:	d108      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085a4:	f107 030c 	add.w	r3, r7, #12
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 fdeb 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085b2:	f000 bc74 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085b6:	2300      	movs	r3, #0
 80085b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ba:	f000 bc70 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085be:	4b21      	ldr	r3, [pc, #132]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80085c6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085c8:	4b1e      	ldr	r3, [pc, #120]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f003 0304 	and.w	r3, r3, #4
 80085d0:	2b04      	cmp	r3, #4
 80085d2:	d10c      	bne.n	80085ee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80085d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d109      	bne.n	80085ee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085da:	4b1a      	ldr	r3, [pc, #104]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	08db      	lsrs	r3, r3, #3
 80085e0:	f003 0303 	and.w	r3, r3, #3
 80085e4:	4a18      	ldr	r2, [pc, #96]	@ (8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80085e6:	fa22 f303 	lsr.w	r3, r2, r3
 80085ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085ec:	e01f      	b.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085ee:	4b15      	ldr	r3, [pc, #84]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085fa:	d106      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80085fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008602:	d102      	bne.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008604:	4b11      	ldr	r3, [pc, #68]	@ (800864c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008608:	e011      	b.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800860a:	4b0e      	ldr	r3, [pc, #56]	@ (8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008612:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008616:	d106      	bne.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8008618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800861a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800861e:	d102      	bne.n	8008626 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008620:	4b0b      	ldr	r3, [pc, #44]	@ (8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008622:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008624:	e003      	b.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008626:	2300      	movs	r3, #0
 8008628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800862a:	f000 bc38 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800862e:	f000 bc36 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008632:	4b08      	ldr	r3, [pc, #32]	@ (8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008636:	f000 bc32 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800863a:	2300      	movs	r3, #0
 800863c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800863e:	f000 bc2e 	b.w	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008642:	bf00      	nop
 8008644:	58024400 	.word	0x58024400
 8008648:	03d09000 	.word	0x03d09000
 800864c:	003d0900 	.word	0x003d0900
 8008650:	017d7840 	.word	0x017d7840
 8008654:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008658:	e9d7 2300 	ldrd	r2, r3, [r7]
 800865c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008660:	430b      	orrs	r3, r1
 8008662:	f040 809c 	bne.w	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008666:	4b9e      	ldr	r3, [pc, #632]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800866a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800866e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008672:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008676:	d054      	beq.n	8008722 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800867e:	f200 808b 	bhi.w	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008684:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008688:	f000 8083 	beq.w	8008792 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800868c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008692:	f200 8081 	bhi.w	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008698:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800869c:	d02f      	beq.n	80086fe <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800869e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086a4:	d878      	bhi.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80086a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d004      	beq.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80086ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80086b2:	d012      	beq.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80086b4:	e070      	b.n	8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80086b6:	4b8a      	ldr	r3, [pc, #552]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086c2:	d107      	bne.n	80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086c8:	4618      	mov	r0, r3
 80086ca:	f000 feaf 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086d2:	e3e4      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086d4:	2300      	movs	r3, #0
 80086d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086d8:	e3e1      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086da:	4b81      	ldr	r3, [pc, #516]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086e6:	d107      	bne.n	80086f8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086e8:	f107 0318 	add.w	r3, r7, #24
 80086ec:	4618      	mov	r0, r3
 80086ee:	f000 fbf5 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086f6:	e3d2      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086f8:	2300      	movs	r3, #0
 80086fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086fc:	e3cf      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086fe:	4b78      	ldr	r3, [pc, #480]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008706:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800870a:	d107      	bne.n	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800870c:	f107 030c 	add.w	r3, r7, #12
 8008710:	4618      	mov	r0, r3
 8008712:	f000 fd37 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800871a:	e3c0      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800871c:	2300      	movs	r3, #0
 800871e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008720:	e3bd      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008722:	4b6f      	ldr	r3, [pc, #444]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008726:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800872a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800872c:	4b6c      	ldr	r3, [pc, #432]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 0304 	and.w	r3, r3, #4
 8008734:	2b04      	cmp	r3, #4
 8008736:	d10c      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800873a:	2b00      	cmp	r3, #0
 800873c:	d109      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800873e:	4b68      	ldr	r3, [pc, #416]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	08db      	lsrs	r3, r3, #3
 8008744:	f003 0303 	and.w	r3, r3, #3
 8008748:	4a66      	ldr	r2, [pc, #408]	@ (80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800874a:	fa22 f303 	lsr.w	r3, r2, r3
 800874e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008750:	e01e      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008752:	4b63      	ldr	r3, [pc, #396]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800875e:	d106      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008762:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008766:	d102      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008768:	4b5f      	ldr	r3, [pc, #380]	@ (80088e8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800876a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800876c:	e010      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800876e:	4b5c      	ldr	r3, [pc, #368]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008776:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800877a:	d106      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800877c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800877e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008782:	d102      	bne.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008784:	4b59      	ldr	r3, [pc, #356]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008786:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008788:	e002      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800878a:	2300      	movs	r3, #0
 800878c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800878e:	e386      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008790:	e385      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008792:	4b57      	ldr	r3, [pc, #348]	@ (80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008796:	e382      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008798:	2300      	movs	r3, #0
 800879a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800879c:	e37f      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800879e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087a2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80087a6:	430b      	orrs	r3, r1
 80087a8:	f040 80a7 	bne.w	80088fa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80087ac:	4b4c      	ldr	r3, [pc, #304]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087b0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80087b4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80087b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087bc:	d055      	beq.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80087c4:	f200 8096 	bhi.w	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80087c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087ce:	f000 8084 	beq.w	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087d8:	f200 808c 	bhi.w	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80087dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087e2:	d030      	beq.n	8008846 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087ea:	f200 8083 	bhi.w	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80087ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d004      	beq.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80087f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087fa:	d012      	beq.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80087fc:	e07a      	b.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087fe:	4b38      	ldr	r3, [pc, #224]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008806:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800880a:	d107      	bne.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800880c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008810:	4618      	mov	r0, r3
 8008812:	f000 fe0b 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800881a:	e340      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800881c:	2300      	movs	r3, #0
 800881e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008820:	e33d      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008822:	4b2f      	ldr	r3, [pc, #188]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800882a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800882e:	d107      	bne.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008830:	f107 0318 	add.w	r3, r7, #24
 8008834:	4618      	mov	r0, r3
 8008836:	f000 fb51 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800883e:	e32e      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008840:	2300      	movs	r3, #0
 8008842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008844:	e32b      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008846:	4b26      	ldr	r3, [pc, #152]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800884e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008852:	d107      	bne.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008854:	f107 030c 	add.w	r3, r7, #12
 8008858:	4618      	mov	r0, r3
 800885a:	f000 fc93 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008862:	e31c      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008864:	2300      	movs	r3, #0
 8008866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008868:	e319      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800886a:	4b1d      	ldr	r3, [pc, #116]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800886c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800886e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008872:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008874:	4b1a      	ldr	r3, [pc, #104]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	f003 0304 	and.w	r3, r3, #4
 800887c:	2b04      	cmp	r3, #4
 800887e:	d10c      	bne.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008882:	2b00      	cmp	r3, #0
 8008884:	d109      	bne.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008886:	4b16      	ldr	r3, [pc, #88]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	08db      	lsrs	r3, r3, #3
 800888c:	f003 0303 	and.w	r3, r3, #3
 8008890:	4a14      	ldr	r2, [pc, #80]	@ (80088e4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008892:	fa22 f303 	lsr.w	r3, r2, r3
 8008896:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008898:	e01e      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800889a:	4b11      	ldr	r3, [pc, #68]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088a6:	d106      	bne.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80088a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088ae:	d102      	bne.n	80088b6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80088b0:	4b0d      	ldr	r3, [pc, #52]	@ (80088e8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80088b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088b4:	e010      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80088b6:	4b0a      	ldr	r3, [pc, #40]	@ (80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088c2:	d106      	bne.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80088c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088ca:	d102      	bne.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80088cc:	4b07      	ldr	r3, [pc, #28]	@ (80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80088ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088d0:	e002      	b.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80088d2:	2300      	movs	r3, #0
 80088d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80088d6:	e2e2      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80088d8:	e2e1      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80088da:	4b05      	ldr	r3, [pc, #20]	@ (80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80088dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088de:	e2de      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80088e0:	58024400 	.word	0x58024400
 80088e4:	03d09000 	.word	0x03d09000
 80088e8:	003d0900 	.word	0x003d0900
 80088ec:	017d7840 	.word	0x017d7840
 80088f0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80088f4:	2300      	movs	r3, #0
 80088f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088f8:	e2d1      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80088fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088fe:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008902:	430b      	orrs	r3, r1
 8008904:	f040 809c 	bne.w	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008908:	4b93      	ldr	r3, [pc, #588]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800890a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800890c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008910:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008914:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008918:	d054      	beq.n	80089c4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800891a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008920:	f200 808b 	bhi.w	8008a3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008926:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800892a:	f000 8083 	beq.w	8008a34 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800892e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008930:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008934:	f200 8081 	bhi.w	8008a3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800893e:	d02f      	beq.n	80089a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008942:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008946:	d878      	bhi.n	8008a3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800894a:	2b00      	cmp	r3, #0
 800894c:	d004      	beq.n	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800894e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008954:	d012      	beq.n	800897c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008956:	e070      	b.n	8008a3a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008958:	4b7f      	ldr	r3, [pc, #508]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008960:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008964:	d107      	bne.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008966:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800896a:	4618      	mov	r0, r3
 800896c:	f000 fd5e 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008974:	e293      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008976:	2300      	movs	r3, #0
 8008978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800897a:	e290      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800897c:	4b76      	ldr	r3, [pc, #472]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008984:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008988:	d107      	bne.n	800899a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800898a:	f107 0318 	add.w	r3, r7, #24
 800898e:	4618      	mov	r0, r3
 8008990:	f000 faa4 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008998:	e281      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800899a:	2300      	movs	r3, #0
 800899c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800899e:	e27e      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80089a0:	4b6d      	ldr	r3, [pc, #436]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089ac:	d107      	bne.n	80089be <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089ae:	f107 030c 	add.w	r3, r7, #12
 80089b2:	4618      	mov	r0, r3
 80089b4:	f000 fbe6 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089bc:	e26f      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089c2:	e26c      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80089c4:	4b64      	ldr	r3, [pc, #400]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80089cc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80089ce:	4b62      	ldr	r3, [pc, #392]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 0304 	and.w	r3, r3, #4
 80089d6:	2b04      	cmp	r3, #4
 80089d8:	d10c      	bne.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80089da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d109      	bne.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089e0:	4b5d      	ldr	r3, [pc, #372]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	08db      	lsrs	r3, r3, #3
 80089e6:	f003 0303 	and.w	r3, r3, #3
 80089ea:	4a5c      	ldr	r2, [pc, #368]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80089ec:	fa22 f303 	lsr.w	r3, r2, r3
 80089f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089f2:	e01e      	b.n	8008a32 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80089f4:	4b58      	ldr	r3, [pc, #352]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a00:	d106      	bne.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a08:	d102      	bne.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008a0a:	4b55      	ldr	r3, [pc, #340]	@ (8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a0e:	e010      	b.n	8008a32 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a10:	4b51      	ldr	r3, [pc, #324]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a1c:	d106      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a24:	d102      	bne.n	8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008a26:	4b4f      	ldr	r3, [pc, #316]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a2a:	e002      	b.n	8008a32 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008a30:	e235      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008a32:	e234      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008a34:	4b4c      	ldr	r3, [pc, #304]	@ (8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a38:	e231      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a3e:	e22e      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008a40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a44:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008a48:	430b      	orrs	r3, r1
 8008a4a:	f040 808f 	bne.w	8008b6c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008a4e:	4b42      	ldr	r3, [pc, #264]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a52:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008a56:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a5e:	d06b      	beq.n	8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a66:	d874      	bhi.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a6e:	d056      	beq.n	8008b1e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008a76:	d86c      	bhi.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a7e:	d03b      	beq.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a82:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a86:	d864      	bhi.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a8e:	d021      	beq.n	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a92:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a96:	d85c      	bhi.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d004      	beq.n	8008aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aa4:	d004      	beq.n	8008ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8008aa6:	e054      	b.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008aa8:	f7fe fa4c 	bl	8006f44 <HAL_RCC_GetPCLK1Freq>
 8008aac:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008aae:	e1f6      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ab0:	4b29      	ldr	r3, [pc, #164]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ab8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008abc:	d107      	bne.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008abe:	f107 0318 	add.w	r3, r7, #24
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f000 fa0a 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008acc:	e1e7      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ad2:	e1e4      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ad4:	4b20      	ldr	r3, [pc, #128]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ae0:	d107      	bne.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ae2:	f107 030c 	add.w	r3, r7, #12
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f000 fb4c 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008af0:	e1d5      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008af2:	2300      	movs	r3, #0
 8008af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af6:	e1d2      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008af8:	4b17      	ldr	r3, [pc, #92]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 0304 	and.w	r3, r3, #4
 8008b00:	2b04      	cmp	r3, #4
 8008b02:	d109      	bne.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b04:	4b14      	ldr	r3, [pc, #80]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	08db      	lsrs	r3, r3, #3
 8008b0a:	f003 0303 	and.w	r3, r3, #3
 8008b0e:	4a13      	ldr	r2, [pc, #76]	@ (8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008b10:	fa22 f303 	lsr.w	r3, r2, r3
 8008b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b16:	e1c2      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b1c:	e1bf      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b2a:	d102      	bne.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8008b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b30:	e1b5      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b32:	2300      	movs	r3, #0
 8008b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b36:	e1b2      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008b38:	4b07      	ldr	r3, [pc, #28]	@ (8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b44:	d102      	bne.n	8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008b46:	4b07      	ldr	r3, [pc, #28]	@ (8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b4a:	e1a8      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b50:	e1a5      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008b52:	2300      	movs	r3, #0
 8008b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b56:	e1a2      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b58:	58024400 	.word	0x58024400
 8008b5c:	03d09000 	.word	0x03d09000
 8008b60:	003d0900 	.word	0x003d0900
 8008b64:	017d7840 	.word	0x017d7840
 8008b68:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b70:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008b74:	430b      	orrs	r3, r1
 8008b76:	d173      	bne.n	8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008b78:	4b9c      	ldr	r3, [pc, #624]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008b80:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b88:	d02f      	beq.n	8008bea <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b90:	d863      	bhi.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008b92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d004      	beq.n	8008ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b9e:	d012      	beq.n	8008bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008ba0:	e05b      	b.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ba2:	4b92      	ldr	r3, [pc, #584]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008baa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bae:	d107      	bne.n	8008bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bb0:	f107 0318 	add.w	r3, r7, #24
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f000 f991 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bbe:	e16e      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bc4:	e16b      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008bc6:	4b89      	ldr	r3, [pc, #548]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008bce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bd2:	d107      	bne.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008bd4:	f107 030c 	add.w	r3, r7, #12
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f000 fad3 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008be2:	e15c      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008be4:	2300      	movs	r3, #0
 8008be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008be8:	e159      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008bea:	4b80      	ldr	r3, [pc, #512]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008bf2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008bf4:	4b7d      	ldr	r3, [pc, #500]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0304 	and.w	r3, r3, #4
 8008bfc:	2b04      	cmp	r3, #4
 8008bfe:	d10c      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d109      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c06:	4b79      	ldr	r3, [pc, #484]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	08db      	lsrs	r3, r3, #3
 8008c0c:	f003 0303 	and.w	r3, r3, #3
 8008c10:	4a77      	ldr	r2, [pc, #476]	@ (8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008c12:	fa22 f303 	lsr.w	r3, r2, r3
 8008c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c18:	e01e      	b.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c1a:	4b74      	ldr	r3, [pc, #464]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c26:	d106      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c2e:	d102      	bne.n	8008c36 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008c30:	4b70      	ldr	r3, [pc, #448]	@ (8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c34:	e010      	b.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c36:	4b6d      	ldr	r3, [pc, #436]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c42:	d106      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c4a:	d102      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008c4c:	4b6a      	ldr	r3, [pc, #424]	@ (8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c50:	e002      	b.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008c52:	2300      	movs	r3, #0
 8008c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008c56:	e122      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008c58:	e121      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c5e:	e11e      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008c60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c64:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008c68:	430b      	orrs	r3, r1
 8008c6a:	d133      	bne.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008c6c:	4b5f      	ldr	r3, [pc, #380]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c74:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d004      	beq.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c82:	d012      	beq.n	8008caa <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008c84:	e023      	b.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c86:	4b59      	ldr	r3, [pc, #356]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c92:	d107      	bne.n	8008ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f000 fbc7 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ca2:	e0fc      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ca8:	e0f9      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008caa:	4b50      	ldr	r3, [pc, #320]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cb6:	d107      	bne.n	8008cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008cb8:	f107 0318 	add.w	r3, r7, #24
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f000 f90d 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008cc2:	6a3b      	ldr	r3, [r7, #32]
 8008cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cc6:	e0ea      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ccc:	e0e7      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cd2:	e0e4      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008cd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cd8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008cdc:	430b      	orrs	r3, r1
 8008cde:	f040 808d 	bne.w	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008ce2:	4b42      	ldr	r3, [pc, #264]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ce6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008cea:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cf2:	d06b      	beq.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008cf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008cfa:	d874      	bhi.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d02:	d056      	beq.n	8008db2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d0a:	d86c      	bhi.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008d12:	d03b      	beq.n	8008d8c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d16:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008d1a:	d864      	bhi.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d22:	d021      	beq.n	8008d68 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d2a:	d85c      	bhi.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d004      	beq.n	8008d3c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d38:	d004      	beq.n	8008d44 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008d3a:	e054      	b.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008d3c:	f000 f8b8 	bl	8008eb0 <HAL_RCCEx_GetD3PCLK1Freq>
 8008d40:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d42:	e0ac      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d44:	4b29      	ldr	r3, [pc, #164]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d50:	d107      	bne.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d52:	f107 0318 	add.w	r3, r7, #24
 8008d56:	4618      	mov	r0, r3
 8008d58:	f000 f8c0 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d60:	e09d      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d62:	2300      	movs	r3, #0
 8008d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d66:	e09a      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d68:	4b20      	ldr	r3, [pc, #128]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d74:	d107      	bne.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d76:	f107 030c 	add.w	r3, r7, #12
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f000 fa02 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d84:	e08b      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d86:	2300      	movs	r3, #0
 8008d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d8a:	e088      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008d8c:	4b17      	ldr	r3, [pc, #92]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 0304 	and.w	r3, r3, #4
 8008d94:	2b04      	cmp	r3, #4
 8008d96:	d109      	bne.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d98:	4b14      	ldr	r3, [pc, #80]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	08db      	lsrs	r3, r3, #3
 8008d9e:	f003 0303 	and.w	r3, r3, #3
 8008da2:	4a13      	ldr	r2, [pc, #76]	@ (8008df0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008da4:	fa22 f303 	lsr.w	r3, r2, r3
 8008da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008daa:	e078      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dac:	2300      	movs	r3, #0
 8008dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008db0:	e075      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008db2:	4b0e      	ldr	r3, [pc, #56]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dbe:	d102      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dc4:	e06b      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dca:	e068      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008dcc:	4b07      	ldr	r3, [pc, #28]	@ (8008dec <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dd8:	d102      	bne.n	8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008dda:	4b07      	ldr	r3, [pc, #28]	@ (8008df8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dde:	e05e      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008de0:	2300      	movs	r3, #0
 8008de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de4:	e05b      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008de6:	2300      	movs	r3, #0
 8008de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dea:	e058      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008dec:	58024400 	.word	0x58024400
 8008df0:	03d09000 	.word	0x03d09000
 8008df4:	003d0900 	.word	0x003d0900
 8008df8:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008dfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e00:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008e04:	430b      	orrs	r3, r1
 8008e06:	d148      	bne.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008e08:	4b27      	ldr	r3, [pc, #156]	@ (8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008e0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008e10:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e18:	d02a      	beq.n	8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e20:	d838      	bhi.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d004      	beq.n	8008e32 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e2e:	d00d      	beq.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008e30:	e030      	b.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008e32:	4b1d      	ldr	r3, [pc, #116]	@ (8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e3e:	d102      	bne.n	8008e46 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008e40:	4b1a      	ldr	r3, [pc, #104]	@ (8008eac <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e44:	e02b      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e46:	2300      	movs	r3, #0
 8008e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e4a:	e028      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e4c:	4b16      	ldr	r3, [pc, #88]	@ (8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e58:	d107      	bne.n	8008e6a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f000 fae4 	bl	800942c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e68:	e019      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e6e:	e016      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e70:	4b0d      	ldr	r3, [pc, #52]	@ (8008ea8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e7c:	d107      	bne.n	8008e8e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e7e:	f107 0318 	add.w	r3, r7, #24
 8008e82:	4618      	mov	r0, r3
 8008e84:	f000 f82a 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e88:	69fb      	ldr	r3, [r7, #28]
 8008e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e8c:	e007      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e92:	e004      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e98:	e001      	b.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3740      	adds	r7, #64	@ 0x40
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	58024400 	.word	0x58024400
 8008eac:	017d7840 	.word	0x017d7840

08008eb0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008eb4:	f7fe f816 	bl	8006ee4 <HAL_RCC_GetHCLKFreq>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	4b06      	ldr	r3, [pc, #24]	@ (8008ed4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	091b      	lsrs	r3, r3, #4
 8008ec0:	f003 0307 	and.w	r3, r3, #7
 8008ec4:	4904      	ldr	r1, [pc, #16]	@ (8008ed8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008ec6:	5ccb      	ldrb	r3, [r1, r3]
 8008ec8:	f003 031f 	and.w	r3, r3, #31
 8008ecc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	58024400 	.word	0x58024400
 8008ed8:	08011ef8 	.word	0x08011ef8

08008edc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b089      	sub	sp, #36	@ 0x24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ee4:	4ba1      	ldr	r3, [pc, #644]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee8:	f003 0303 	and.w	r3, r3, #3
 8008eec:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008eee:	4b9f      	ldr	r3, [pc, #636]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef2:	0b1b      	lsrs	r3, r3, #12
 8008ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008ef8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008efa:	4b9c      	ldr	r3, [pc, #624]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008efe:	091b      	lsrs	r3, r3, #4
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008f06:	4b99      	ldr	r3, [pc, #612]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f0a:	08db      	lsrs	r3, r3, #3
 8008f0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	fb02 f303 	mul.w	r3, r2, r3
 8008f16:	ee07 3a90 	vmov	s15, r3
 8008f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f1e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	f000 8111 	beq.w	800914c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	f000 8083 	beq.w	8009038 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	f200 80a1 	bhi.w	800907c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d003      	beq.n	8008f48 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008f40:	69bb      	ldr	r3, [r7, #24]
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d056      	beq.n	8008ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008f46:	e099      	b.n	800907c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f48:	4b88      	ldr	r3, [pc, #544]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f003 0320 	and.w	r3, r3, #32
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d02d      	beq.n	8008fb0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f54:	4b85      	ldr	r3, [pc, #532]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	08db      	lsrs	r3, r3, #3
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	4a84      	ldr	r2, [pc, #528]	@ (8009170 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008f60:	fa22 f303 	lsr.w	r3, r2, r3
 8008f64:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	ee07 3a90 	vmov	s15, r3
 8008f6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	ee07 3a90 	vmov	s15, r3
 8008f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f7e:	4b7b      	ldr	r3, [pc, #492]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f86:	ee07 3a90 	vmov	s15, r3
 8008f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f92:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009174 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008faa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008fae:	e087      	b.n	80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	ee07 3a90 	vmov	s15, r3
 8008fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fba:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009178 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fca:	ee07 3a90 	vmov	s15, r3
 8008fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fd6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009174 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ff2:	e065      	b.n	80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	ee07 3a90 	vmov	s15, r3
 8008ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ffe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009006:	4b59      	ldr	r3, [pc, #356]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800900a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800900e:	ee07 3a90 	vmov	s15, r3
 8009012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009016:	ed97 6a03 	vldr	s12, [r7, #12]
 800901a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009174 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800901e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800902a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800902e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009032:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009036:	e043      	b.n	80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009042:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009180 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800904a:	4b48      	ldr	r3, [pc, #288]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800904c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009052:	ee07 3a90 	vmov	s15, r3
 8009056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800905a:	ed97 6a03 	vldr	s12, [r7, #12]
 800905e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009174 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800906a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800906e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009076:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800907a:	e021      	b.n	80090c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	ee07 3a90 	vmov	s15, r3
 8009082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009086:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800917c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800908a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800908e:	4b37      	ldr	r3, [pc, #220]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009096:	ee07 3a90 	vmov	s15, r3
 800909a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800909e:	ed97 6a03 	vldr	s12, [r7, #12]
 80090a2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009174 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80090a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090be:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80090c0:	4b2a      	ldr	r3, [pc, #168]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c4:	0a5b      	lsrs	r3, r3, #9
 80090c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090ca:	ee07 3a90 	vmov	s15, r3
 80090ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80090d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80090da:	edd7 6a07 	vldr	s13, [r7, #28]
 80090de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80090e6:	ee17 2a90 	vmov	r2, s15
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80090ee:	4b1f      	ldr	r3, [pc, #124]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f2:	0c1b      	lsrs	r3, r3, #16
 80090f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80090f8:	ee07 3a90 	vmov	s15, r3
 80090fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009100:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009104:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009108:	edd7 6a07 	vldr	s13, [r7, #28]
 800910c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009110:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009114:	ee17 2a90 	vmov	r2, s15
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800911c:	4b13      	ldr	r3, [pc, #76]	@ (800916c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800911e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009120:	0e1b      	lsrs	r3, r3, #24
 8009122:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009126:	ee07 3a90 	vmov	s15, r3
 800912a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800912e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009132:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009136:	edd7 6a07 	vldr	s13, [r7, #28]
 800913a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800913e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009142:	ee17 2a90 	vmov	r2, s15
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800914a:	e008      	b.n	800915e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2200      	movs	r2, #0
 800915c:	609a      	str	r2, [r3, #8]
}
 800915e:	bf00      	nop
 8009160:	3724      	adds	r7, #36	@ 0x24
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr
 800916a:	bf00      	nop
 800916c:	58024400 	.word	0x58024400
 8009170:	03d09000 	.word	0x03d09000
 8009174:	46000000 	.word	0x46000000
 8009178:	4c742400 	.word	0x4c742400
 800917c:	4a742400 	.word	0x4a742400
 8009180:	4bbebc20 	.word	0x4bbebc20

08009184 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009184:	b480      	push	{r7}
 8009186:	b089      	sub	sp, #36	@ 0x24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800918c:	4ba1      	ldr	r3, [pc, #644]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800918e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009190:	f003 0303 	and.w	r3, r3, #3
 8009194:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009196:	4b9f      	ldr	r3, [pc, #636]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800919a:	0d1b      	lsrs	r3, r3, #20
 800919c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80091a0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80091a2:	4b9c      	ldr	r3, [pc, #624]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a6:	0a1b      	lsrs	r3, r3, #8
 80091a8:	f003 0301 	and.w	r3, r3, #1
 80091ac:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80091ae:	4b99      	ldr	r3, [pc, #612]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091b2:	08db      	lsrs	r3, r3, #3
 80091b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80091b8:	693a      	ldr	r2, [r7, #16]
 80091ba:	fb02 f303 	mul.w	r3, r2, r3
 80091be:	ee07 3a90 	vmov	s15, r3
 80091c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f000 8111 	beq.w	80093f4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80091d2:	69bb      	ldr	r3, [r7, #24]
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	f000 8083 	beq.w	80092e0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	2b02      	cmp	r3, #2
 80091de:	f200 80a1 	bhi.w	8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d003      	beq.n	80091f0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d056      	beq.n	800929c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80091ee:	e099      	b.n	8009324 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091f0:	4b88      	ldr	r3, [pc, #544]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f003 0320 	and.w	r3, r3, #32
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d02d      	beq.n	8009258 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80091fc:	4b85      	ldr	r3, [pc, #532]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	08db      	lsrs	r3, r3, #3
 8009202:	f003 0303 	and.w	r3, r3, #3
 8009206:	4a84      	ldr	r2, [pc, #528]	@ (8009418 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009208:	fa22 f303 	lsr.w	r3, r2, r3
 800920c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	ee07 3a90 	vmov	s15, r3
 8009214:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	ee07 3a90 	vmov	s15, r3
 800921e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009222:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009226:	4b7b      	ldr	r3, [pc, #492]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800922a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800922e:	ee07 3a90 	vmov	s15, r3
 8009232:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009236:	ed97 6a03 	vldr	s12, [r7, #12]
 800923a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800941c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800923e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009246:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800924a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800924e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009252:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009256:	e087      	b.n	8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	ee07 3a90 	vmov	s15, r3
 800925e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009262:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009420 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800926a:	4b6a      	ldr	r3, [pc, #424]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800926c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800926e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009272:	ee07 3a90 	vmov	s15, r3
 8009276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800927a:	ed97 6a03 	vldr	s12, [r7, #12]
 800927e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800941c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800928a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800928e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009296:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800929a:	e065      	b.n	8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	ee07 3a90 	vmov	s15, r3
 80092a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009424 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80092aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ae:	4b59      	ldr	r3, [pc, #356]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092b6:	ee07 3a90 	vmov	s15, r3
 80092ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092be:	ed97 6a03 	vldr	s12, [r7, #12]
 80092c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800941c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092de:	e043      	b.n	8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	ee07 3a90 	vmov	s15, r3
 80092e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009428 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80092ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092f2:	4b48      	ldr	r3, [pc, #288]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092fa:	ee07 3a90 	vmov	s15, r3
 80092fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009302:	ed97 6a03 	vldr	s12, [r7, #12]
 8009306:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800941c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800930a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800930e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009312:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800931a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800931e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009322:	e021      	b.n	8009368 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	ee07 3a90 	vmov	s15, r3
 800932a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800932e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009424 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009336:	4b37      	ldr	r3, [pc, #220]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800933a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800933e:	ee07 3a90 	vmov	s15, r3
 8009342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009346:	ed97 6a03 	vldr	s12, [r7, #12]
 800934a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800941c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800934e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009356:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800935a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800935e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009362:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009366:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009368:	4b2a      	ldr	r3, [pc, #168]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800936a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800936c:	0a5b      	lsrs	r3, r3, #9
 800936e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009372:	ee07 3a90 	vmov	s15, r3
 8009376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800937a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800937e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009382:	edd7 6a07 	vldr	s13, [r7, #28]
 8009386:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800938a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800938e:	ee17 2a90 	vmov	r2, s15
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009396:	4b1f      	ldr	r3, [pc, #124]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800939a:	0c1b      	lsrs	r3, r3, #16
 800939c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093a0:	ee07 3a90 	vmov	s15, r3
 80093a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80093ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80093b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093bc:	ee17 2a90 	vmov	r2, s15
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80093c4:	4b13      	ldr	r3, [pc, #76]	@ (8009414 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093c8:	0e1b      	lsrs	r3, r3, #24
 80093ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093ce:	ee07 3a90 	vmov	s15, r3
 80093d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80093da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093de:	edd7 6a07 	vldr	s13, [r7, #28]
 80093e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093ea:	ee17 2a90 	vmov	r2, s15
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80093f2:	e008      	b.n	8009406 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2200      	movs	r2, #0
 80093fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	609a      	str	r2, [r3, #8]
}
 8009406:	bf00      	nop
 8009408:	3724      	adds	r7, #36	@ 0x24
 800940a:	46bd      	mov	sp, r7
 800940c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop
 8009414:	58024400 	.word	0x58024400
 8009418:	03d09000 	.word	0x03d09000
 800941c:	46000000 	.word	0x46000000
 8009420:	4c742400 	.word	0x4c742400
 8009424:	4a742400 	.word	0x4a742400
 8009428:	4bbebc20 	.word	0x4bbebc20

0800942c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800942c:	b480      	push	{r7}
 800942e:	b089      	sub	sp, #36	@ 0x24
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009434:	4ba0      	ldr	r3, [pc, #640]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009438:	f003 0303 	and.w	r3, r3, #3
 800943c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800943e:	4b9e      	ldr	r3, [pc, #632]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009442:	091b      	lsrs	r3, r3, #4
 8009444:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009448:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800944a:	4b9b      	ldr	r3, [pc, #620]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800944c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944e:	f003 0301 	and.w	r3, r3, #1
 8009452:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009454:	4b98      	ldr	r3, [pc, #608]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009458:	08db      	lsrs	r3, r3, #3
 800945a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800945e:	693a      	ldr	r2, [r7, #16]
 8009460:	fb02 f303 	mul.w	r3, r2, r3
 8009464:	ee07 3a90 	vmov	s15, r3
 8009468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800946c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	2b00      	cmp	r3, #0
 8009474:	f000 8111 	beq.w	800969a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009478:	69bb      	ldr	r3, [r7, #24]
 800947a:	2b02      	cmp	r3, #2
 800947c:	f000 8083 	beq.w	8009586 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009480:	69bb      	ldr	r3, [r7, #24]
 8009482:	2b02      	cmp	r3, #2
 8009484:	f200 80a1 	bhi.w	80095ca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d003      	beq.n	8009496 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d056      	beq.n	8009542 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009494:	e099      	b.n	80095ca <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009496:	4b88      	ldr	r3, [pc, #544]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f003 0320 	and.w	r3, r3, #32
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d02d      	beq.n	80094fe <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094a2:	4b85      	ldr	r3, [pc, #532]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	08db      	lsrs	r3, r3, #3
 80094a8:	f003 0303 	and.w	r3, r3, #3
 80094ac:	4a83      	ldr	r2, [pc, #524]	@ (80096bc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80094ae:	fa22 f303 	lsr.w	r3, r2, r3
 80094b2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	ee07 3a90 	vmov	s15, r3
 80094ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	ee07 3a90 	vmov	s15, r3
 80094c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094cc:	4b7a      	ldr	r3, [pc, #488]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094d4:	ee07 3a90 	vmov	s15, r3
 80094d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80094e0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80096c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094f8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80094fc:	e087      	b.n	800960e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	ee07 3a90 	vmov	s15, r3
 8009504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009508:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80096c4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800950c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009510:	4b69      	ldr	r3, [pc, #420]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009518:	ee07 3a90 	vmov	s15, r3
 800951c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009520:	ed97 6a03 	vldr	s12, [r7, #12]
 8009524:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80096c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009528:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800952c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009530:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009534:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800953c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009540:	e065      	b.n	800960e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	ee07 3a90 	vmov	s15, r3
 8009548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800954c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80096c8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009550:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009554:	4b58      	ldr	r3, [pc, #352]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800955c:	ee07 3a90 	vmov	s15, r3
 8009560:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009564:	ed97 6a03 	vldr	s12, [r7, #12]
 8009568:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80096c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800956c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009570:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009574:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009578:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800957c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009580:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009584:	e043      	b.n	800960e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	ee07 3a90 	vmov	s15, r3
 800958c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009590:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80096cc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009598:	4b47      	ldr	r3, [pc, #284]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800959a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800959c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095a0:	ee07 3a90 	vmov	s15, r3
 80095a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095a8:	ed97 6a03 	vldr	s12, [r7, #12]
 80095ac:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80096c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095c8:	e021      	b.n	800960e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80095ca:	697b      	ldr	r3, [r7, #20]
 80095cc:	ee07 3a90 	vmov	s15, r3
 80095d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095d4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80096c4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80095d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095dc:	4b36      	ldr	r3, [pc, #216]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095e4:	ee07 3a90 	vmov	s15, r3
 80095e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095ec:	ed97 6a03 	vldr	s12, [r7, #12]
 80095f0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80096c0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009600:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009608:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800960c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800960e:	4b2a      	ldr	r3, [pc, #168]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009612:	0a5b      	lsrs	r3, r3, #9
 8009614:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009618:	ee07 3a90 	vmov	s15, r3
 800961c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009620:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009624:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009628:	edd7 6a07 	vldr	s13, [r7, #28]
 800962c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009630:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009634:	ee17 2a90 	vmov	r2, s15
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800963c:	4b1e      	ldr	r3, [pc, #120]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800963e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009640:	0c1b      	lsrs	r3, r3, #16
 8009642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009646:	ee07 3a90 	vmov	s15, r3
 800964a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800964e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009652:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009656:	edd7 6a07 	vldr	s13, [r7, #28]
 800965a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800965e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009662:	ee17 2a90 	vmov	r2, s15
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800966a:	4b13      	ldr	r3, [pc, #76]	@ (80096b8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800966c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800966e:	0e1b      	lsrs	r3, r3, #24
 8009670:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009674:	ee07 3a90 	vmov	s15, r3
 8009678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800967c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009680:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009684:	edd7 6a07 	vldr	s13, [r7, #28]
 8009688:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800968c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009690:	ee17 2a90 	vmov	r2, s15
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009698:	e008      	b.n	80096ac <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	609a      	str	r2, [r3, #8]
}
 80096ac:	bf00      	nop
 80096ae:	3724      	adds	r7, #36	@ 0x24
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr
 80096b8:	58024400 	.word	0x58024400
 80096bc:	03d09000 	.word	0x03d09000
 80096c0:	46000000 	.word	0x46000000
 80096c4:	4c742400 	.word	0x4c742400
 80096c8:	4a742400 	.word	0x4a742400
 80096cc:	4bbebc20 	.word	0x4bbebc20

080096d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80096da:	2300      	movs	r3, #0
 80096dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80096de:	4b53      	ldr	r3, [pc, #332]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80096e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096e2:	f003 0303 	and.w	r3, r3, #3
 80096e6:	2b03      	cmp	r3, #3
 80096e8:	d101      	bne.n	80096ee <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80096ea:	2301      	movs	r3, #1
 80096ec:	e099      	b.n	8009822 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80096ee:	4b4f      	ldr	r3, [pc, #316]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a4e      	ldr	r2, [pc, #312]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80096f4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80096fa:	f7f7 f865 	bl	80007c8 <HAL_GetTick>
 80096fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009700:	e008      	b.n	8009714 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009702:	f7f7 f861 	bl	80007c8 <HAL_GetTick>
 8009706:	4602      	mov	r2, r0
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	1ad3      	subs	r3, r2, r3
 800970c:	2b02      	cmp	r3, #2
 800970e:	d901      	bls.n	8009714 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e086      	b.n	8009822 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009714:	4b45      	ldr	r3, [pc, #276]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800971c:	2b00      	cmp	r3, #0
 800971e:	d1f0      	bne.n	8009702 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009720:	4b42      	ldr	r3, [pc, #264]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009724:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	031b      	lsls	r3, r3, #12
 800972e:	493f      	ldr	r1, [pc, #252]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009730:	4313      	orrs	r3, r2
 8009732:	628b      	str	r3, [r1, #40]	@ 0x28
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	3b01      	subs	r3, #1
 800973a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	3b01      	subs	r3, #1
 8009744:	025b      	lsls	r3, r3, #9
 8009746:	b29b      	uxth	r3, r3
 8009748:	431a      	orrs	r2, r3
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	68db      	ldr	r3, [r3, #12]
 800974e:	3b01      	subs	r3, #1
 8009750:	041b      	lsls	r3, r3, #16
 8009752:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009756:	431a      	orrs	r2, r3
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	3b01      	subs	r3, #1
 800975e:	061b      	lsls	r3, r3, #24
 8009760:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009764:	4931      	ldr	r1, [pc, #196]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009766:	4313      	orrs	r3, r2
 8009768:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800976a:	4b30      	ldr	r3, [pc, #192]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 800976c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800976e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	695b      	ldr	r3, [r3, #20]
 8009776:	492d      	ldr	r1, [pc, #180]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009778:	4313      	orrs	r3, r2
 800977a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800977c:	4b2b      	ldr	r3, [pc, #172]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 800977e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009780:	f023 0220 	bic.w	r2, r3, #32
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	699b      	ldr	r3, [r3, #24]
 8009788:	4928      	ldr	r1, [pc, #160]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 800978a:	4313      	orrs	r3, r2
 800978c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800978e:	4b27      	ldr	r3, [pc, #156]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009792:	4a26      	ldr	r2, [pc, #152]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009794:	f023 0310 	bic.w	r3, r3, #16
 8009798:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800979a:	4b24      	ldr	r3, [pc, #144]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 800979c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800979e:	4b24      	ldr	r3, [pc, #144]	@ (8009830 <RCCEx_PLL2_Config+0x160>)
 80097a0:	4013      	ands	r3, r2
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	69d2      	ldr	r2, [r2, #28]
 80097a6:	00d2      	lsls	r2, r2, #3
 80097a8:	4920      	ldr	r1, [pc, #128]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097aa:	4313      	orrs	r3, r2
 80097ac:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80097ae:	4b1f      	ldr	r3, [pc, #124]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b2:	4a1e      	ldr	r2, [pc, #120]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097b4:	f043 0310 	orr.w	r3, r3, #16
 80097b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d106      	bne.n	80097ce <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80097c0:	4b1a      	ldr	r3, [pc, #104]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097c4:	4a19      	ldr	r2, [pc, #100]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097cc:	e00f      	b.n	80097ee <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d106      	bne.n	80097e2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80097d4:	4b15      	ldr	r3, [pc, #84]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d8:	4a14      	ldr	r2, [pc, #80]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80097e0:	e005      	b.n	80097ee <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80097e2:	4b12      	ldr	r3, [pc, #72]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e6:	4a11      	ldr	r2, [pc, #68]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80097ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80097ee:	4b0f      	ldr	r3, [pc, #60]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a0e      	ldr	r2, [pc, #56]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 80097f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80097f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80097fa:	f7f6 ffe5 	bl	80007c8 <HAL_GetTick>
 80097fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009800:	e008      	b.n	8009814 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009802:	f7f6 ffe1 	bl	80007c8 <HAL_GetTick>
 8009806:	4602      	mov	r2, r0
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	1ad3      	subs	r3, r2, r3
 800980c:	2b02      	cmp	r3, #2
 800980e:	d901      	bls.n	8009814 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009810:	2303      	movs	r3, #3
 8009812:	e006      	b.n	8009822 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009814:	4b05      	ldr	r3, [pc, #20]	@ (800982c <RCCEx_PLL2_Config+0x15c>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d0f0      	beq.n	8009802 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009820:	7bfb      	ldrb	r3, [r7, #15]
}
 8009822:	4618      	mov	r0, r3
 8009824:	3710      	adds	r7, #16
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	58024400 	.word	0x58024400
 8009830:	ffff0007 	.word	0xffff0007

08009834 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009842:	4b53      	ldr	r3, [pc, #332]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009846:	f003 0303 	and.w	r3, r3, #3
 800984a:	2b03      	cmp	r3, #3
 800984c:	d101      	bne.n	8009852 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e099      	b.n	8009986 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009852:	4b4f      	ldr	r3, [pc, #316]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a4e      	ldr	r2, [pc, #312]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009858:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800985c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800985e:	f7f6 ffb3 	bl	80007c8 <HAL_GetTick>
 8009862:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009864:	e008      	b.n	8009878 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009866:	f7f6 ffaf 	bl	80007c8 <HAL_GetTick>
 800986a:	4602      	mov	r2, r0
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	2b02      	cmp	r3, #2
 8009872:	d901      	bls.n	8009878 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009874:	2303      	movs	r3, #3
 8009876:	e086      	b.n	8009986 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009878:	4b45      	ldr	r3, [pc, #276]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1f0      	bne.n	8009866 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009884:	4b42      	ldr	r3, [pc, #264]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009888:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	051b      	lsls	r3, r3, #20
 8009892:	493f      	ldr	r1, [pc, #252]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009894:	4313      	orrs	r3, r2
 8009896:	628b      	str	r3, [r1, #40]	@ 0x28
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	3b01      	subs	r3, #1
 800989e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	3b01      	subs	r3, #1
 80098a8:	025b      	lsls	r3, r3, #9
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	431a      	orrs	r2, r3
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	3b01      	subs	r3, #1
 80098b4:	041b      	lsls	r3, r3, #16
 80098b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80098ba:	431a      	orrs	r2, r3
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	3b01      	subs	r3, #1
 80098c2:	061b      	lsls	r3, r3, #24
 80098c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80098c8:	4931      	ldr	r1, [pc, #196]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098ca:	4313      	orrs	r3, r2
 80098cc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80098ce:	4b30      	ldr	r3, [pc, #192]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	695b      	ldr	r3, [r3, #20]
 80098da:	492d      	ldr	r1, [pc, #180]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098dc:	4313      	orrs	r3, r2
 80098de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80098e0:	4b2b      	ldr	r3, [pc, #172]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	699b      	ldr	r3, [r3, #24]
 80098ec:	4928      	ldr	r1, [pc, #160]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098ee:	4313      	orrs	r3, r2
 80098f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80098f2:	4b27      	ldr	r3, [pc, #156]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f6:	4a26      	ldr	r2, [pc, #152]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 80098f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80098fe:	4b24      	ldr	r3, [pc, #144]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009900:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009902:	4b24      	ldr	r3, [pc, #144]	@ (8009994 <RCCEx_PLL3_Config+0x160>)
 8009904:	4013      	ands	r3, r2
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	69d2      	ldr	r2, [r2, #28]
 800990a:	00d2      	lsls	r2, r2, #3
 800990c:	4920      	ldr	r1, [pc, #128]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800990e:	4313      	orrs	r3, r2
 8009910:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009912:	4b1f      	ldr	r3, [pc, #124]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009916:	4a1e      	ldr	r2, [pc, #120]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009918:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800991c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d106      	bne.n	8009932 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009924:	4b1a      	ldr	r3, [pc, #104]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009928:	4a19      	ldr	r2, [pc, #100]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800992a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800992e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009930:	e00f      	b.n	8009952 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d106      	bne.n	8009946 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009938:	4b15      	ldr	r3, [pc, #84]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800993a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800993c:	4a14      	ldr	r2, [pc, #80]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800993e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009942:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009944:	e005      	b.n	8009952 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009946:	4b12      	ldr	r3, [pc, #72]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800994a:	4a11      	ldr	r2, [pc, #68]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800994c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009950:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009952:	4b0f      	ldr	r3, [pc, #60]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a0e      	ldr	r2, [pc, #56]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 8009958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800995c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800995e:	f7f6 ff33 	bl	80007c8 <HAL_GetTick>
 8009962:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009964:	e008      	b.n	8009978 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009966:	f7f6 ff2f 	bl	80007c8 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	2b02      	cmp	r3, #2
 8009972:	d901      	bls.n	8009978 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e006      	b.n	8009986 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009978:	4b05      	ldr	r3, [pc, #20]	@ (8009990 <RCCEx_PLL3_Config+0x15c>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009980:	2b00      	cmp	r3, #0
 8009982:	d0f0      	beq.n	8009966 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009984:	7bfb      	ldrb	r3, [r7, #15]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3710      	adds	r7, #16
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	58024400 	.word	0x58024400
 8009994:	ffff0007 	.word	0xffff0007

08009998 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b08a      	sub	sp, #40	@ 0x28
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d101      	bne.n	80099aa <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80099a6:	2301      	movs	r3, #1
 80099a8:	e28e      	b.n	8009ec8 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80099aa:	f7f6 ff3d 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d113      	bne.n	80099e0 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a96      	ldr	r2, [pc, #600]	@ (8009c18 <HAL_SAI_Init+0x280>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d004      	beq.n	80099cc <HAL_SAI_Init+0x34>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a95      	ldr	r2, [pc, #596]	@ (8009c1c <HAL_SAI_Init+0x284>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d107      	bne.n	80099dc <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d103      	bne.n	80099dc <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d001      	beq.n	80099e0 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 80099dc:	2301      	movs	r3, #1
 80099de:	e273      	b.n	8009ec8 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a8c      	ldr	r2, [pc, #560]	@ (8009c18 <HAL_SAI_Init+0x280>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d004      	beq.n	80099f4 <HAL_SAI_Init+0x5c>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4a8c      	ldr	r2, [pc, #560]	@ (8009c20 <HAL_SAI_Init+0x288>)
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d102      	bne.n	80099fa <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 80099f4:	4b8b      	ldr	r3, [pc, #556]	@ (8009c24 <HAL_SAI_Init+0x28c>)
 80099f6:	61bb      	str	r3, [r7, #24]
 80099f8:	e028      	b.n	8009a4c <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a8a      	ldr	r2, [pc, #552]	@ (8009c28 <HAL_SAI_Init+0x290>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d004      	beq.n	8009a0e <HAL_SAI_Init+0x76>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a88      	ldr	r2, [pc, #544]	@ (8009c2c <HAL_SAI_Init+0x294>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d102      	bne.n	8009a14 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8009a0e:	4b88      	ldr	r3, [pc, #544]	@ (8009c30 <HAL_SAI_Init+0x298>)
 8009a10:	61bb      	str	r3, [r7, #24]
 8009a12:	e01b      	b.n	8009a4c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a86      	ldr	r2, [pc, #536]	@ (8009c34 <HAL_SAI_Init+0x29c>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d004      	beq.n	8009a28 <HAL_SAI_Init+0x90>
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a85      	ldr	r2, [pc, #532]	@ (8009c38 <HAL_SAI_Init+0x2a0>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d102      	bne.n	8009a2e <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8009a28:	4b84      	ldr	r3, [pc, #528]	@ (8009c3c <HAL_SAI_Init+0x2a4>)
 8009a2a:	61bb      	str	r3, [r7, #24]
 8009a2c:	e00e      	b.n	8009a4c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a7a      	ldr	r2, [pc, #488]	@ (8009c1c <HAL_SAI_Init+0x284>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d004      	beq.n	8009a42 <HAL_SAI_Init+0xaa>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a80      	ldr	r2, [pc, #512]	@ (8009c40 <HAL_SAI_Init+0x2a8>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d102      	bne.n	8009a48 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8009a42:	4b80      	ldr	r3, [pc, #512]	@ (8009c44 <HAL_SAI_Init+0x2ac>)
 8009a44:	61bb      	str	r3, [r7, #24]
 8009a46:	e001      	b.n	8009a4c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8009a48:	2301      	movs	r3, #1
 8009a4a:	e23d      	b.n	8009ec8 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d106      	bne.n	8009a66 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f006 fb39 	bl	80100d8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fe20 	bl	800a6ac <SAI_Disable>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d001      	beq.n	8009a76 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	e228      	b.n	8009ec8 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2202      	movs	r2, #2
 8009a7a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	2b02      	cmp	r3, #2
 8009a84:	d00c      	beq.n	8009aa0 <HAL_SAI_Init+0x108>
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d80d      	bhi.n	8009aa6 <HAL_SAI_Init+0x10e>
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d002      	beq.n	8009a94 <HAL_SAI_Init+0xfc>
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d003      	beq.n	8009a9a <HAL_SAI_Init+0x102>
 8009a92:	e008      	b.n	8009aa6 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8009a94:	2300      	movs	r3, #0
 8009a96:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009a98:	e008      	b.n	8009aac <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8009a9a:	2310      	movs	r3, #16
 8009a9c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009a9e:	e005      	b.n	8009aac <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8009aa0:	2320      	movs	r3, #32
 8009aa2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009aa4:	e002      	b.n	8009aac <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009aaa:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	2b05      	cmp	r3, #5
 8009ab2:	d832      	bhi.n	8009b1a <HAL_SAI_Init+0x182>
 8009ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8009abc <HAL_SAI_Init+0x124>)
 8009ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aba:	bf00      	nop
 8009abc:	08009ad5 	.word	0x08009ad5
 8009ac0:	08009adb 	.word	0x08009adb
 8009ac4:	08009ae3 	.word	0x08009ae3
 8009ac8:	08009aeb 	.word	0x08009aeb
 8009acc:	08009afb 	.word	0x08009afb
 8009ad0:	08009b0b 	.word	0x08009b0b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	61fb      	str	r3, [r7, #28]
      break;
 8009ad8:	e022      	b.n	8009b20 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009ada:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ade:	61fb      	str	r3, [r7, #28]
      break;
 8009ae0:	e01e      	b.n	8009b20 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009ae2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009ae6:	61fb      	str	r3, [r7, #28]
      break;
 8009ae8:	e01a      	b.n	8009b20 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009aea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009aee:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009af2:	f043 0301 	orr.w	r3, r3, #1
 8009af6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009af8:	e012      	b.n	8009b20 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009afa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009afe:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8009b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b02:	f043 0302 	orr.w	r3, r3, #2
 8009b06:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009b08:	e00a      	b.n	8009b20 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009b0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009b0e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8009b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b12:	f043 0303 	orr.w	r3, r3, #3
 8009b16:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8009b18:	e002      	b.n	8009b20 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	61fb      	str	r3, [r7, #28]
      break;
 8009b1e:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8009b20:	69bb      	ldr	r3, [r7, #24]
 8009b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b24:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6a1b      	ldr	r3, [r3, #32]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	f000 80c5 	beq.w	8009cba <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8009b30:	2300      	movs	r3, #0
 8009b32:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a37      	ldr	r2, [pc, #220]	@ (8009c18 <HAL_SAI_Init+0x280>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d004      	beq.n	8009b48 <HAL_SAI_Init+0x1b0>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a37      	ldr	r2, [pc, #220]	@ (8009c20 <HAL_SAI_Init+0x288>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d106      	bne.n	8009b56 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8009b48:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009b4c:	f04f 0100 	mov.w	r1, #0
 8009b50:	f7fe fc2e 	bl	80083b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009b54:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a33      	ldr	r2, [pc, #204]	@ (8009c28 <HAL_SAI_Init+0x290>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d004      	beq.n	8009b6a <HAL_SAI_Init+0x1d2>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a31      	ldr	r2, [pc, #196]	@ (8009c2c <HAL_SAI_Init+0x294>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d106      	bne.n	8009b78 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009b6a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009b6e:	f04f 0100 	mov.w	r1, #0
 8009b72:	f7fe fc1d 	bl	80083b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009b76:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8009c34 <HAL_SAI_Init+0x29c>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d004      	beq.n	8009b8c <HAL_SAI_Init+0x1f4>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a2c      	ldr	r2, [pc, #176]	@ (8009c38 <HAL_SAI_Init+0x2a0>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d106      	bne.n	8009b9a <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8009b8c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009b90:	f04f 0100 	mov.w	r1, #0
 8009b94:	f7fe fc0c 	bl	80083b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009b98:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a1f      	ldr	r2, [pc, #124]	@ (8009c1c <HAL_SAI_Init+0x284>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d106      	bne.n	8009bb2 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8009ba4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8009ba8:	f04f 0100 	mov.w	r1, #0
 8009bac:	f7fe fc00 	bl	80083b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009bb0:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a22      	ldr	r2, [pc, #136]	@ (8009c40 <HAL_SAI_Init+0x2a8>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d106      	bne.n	8009bca <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8009bbc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8009bc0:	f04f 0100 	mov.w	r1, #0
 8009bc4:	f7fe fbf4 	bl	80083b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8009bc8:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	699b      	ldr	r3, [r3, #24]
 8009bce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009bd2:	d139      	bne.n	8009c48 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bd8:	2b04      	cmp	r3, #4
 8009bda:	d102      	bne.n	8009be2 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8009bdc:	2340      	movs	r3, #64	@ 0x40
 8009bde:	60fb      	str	r3, [r7, #12]
 8009be0:	e00a      	b.n	8009bf8 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009be6:	2b08      	cmp	r3, #8
 8009be8:	d103      	bne.n	8009bf2 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8009bea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009bee:	60fb      	str	r3, [r7, #12]
 8009bf0:	e002      	b.n	8009bf8 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bf6:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8009bf8:	697a      	ldr	r2, [r7, #20]
 8009bfa:	4613      	mov	r3, r2
 8009bfc:	009b      	lsls	r3, r3, #2
 8009bfe:	4413      	add	r3, r2
 8009c00:	005b      	lsls	r3, r3, #1
 8009c02:	4619      	mov	r1, r3
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6a1b      	ldr	r3, [r3, #32]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	fb02 f303 	mul.w	r3, r2, r3
 8009c0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009c12:	613b      	str	r3, [r7, #16]
 8009c14:	e030      	b.n	8009c78 <HAL_SAI_Init+0x2e0>
 8009c16:	bf00      	nop
 8009c18:	40015804 	.word	0x40015804
 8009c1c:	58005404 	.word	0x58005404
 8009c20:	40015824 	.word	0x40015824
 8009c24:	40015800 	.word	0x40015800
 8009c28:	40015c04 	.word	0x40015c04
 8009c2c:	40015c24 	.word	0x40015c24
 8009c30:	40015c00 	.word	0x40015c00
 8009c34:	40016004 	.word	0x40016004
 8009c38:	40016024 	.word	0x40016024
 8009c3c:	40016000 	.word	0x40016000
 8009c40:	58005424 	.word	0x58005424
 8009c44:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009c50:	d101      	bne.n	8009c56 <HAL_SAI_Init+0x2be>
 8009c52:	2302      	movs	r3, #2
 8009c54:	e000      	b.n	8009c58 <HAL_SAI_Init+0x2c0>
 8009c56:	2301      	movs	r3, #1
 8009c58:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8009c5a:	697a      	ldr	r2, [r7, #20]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	4413      	add	r3, r2
 8009c62:	005b      	lsls	r3, r3, #1
 8009c64:	4619      	mov	r1, r3
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6a1b      	ldr	r3, [r3, #32]
 8009c6a:	68ba      	ldr	r2, [r7, #8]
 8009c6c:	fb02 f303 	mul.w	r3, r2, r3
 8009c70:	021b      	lsls	r3, r3, #8
 8009c72:	fbb1 f3f3 	udiv	r3, r1, r3
 8009c76:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	4a95      	ldr	r2, [pc, #596]	@ (8009ed0 <HAL_SAI_Init+0x538>)
 8009c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8009c80:	08da      	lsrs	r2, r3, #3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8009c86:	6939      	ldr	r1, [r7, #16]
 8009c88:	4b91      	ldr	r3, [pc, #580]	@ (8009ed0 <HAL_SAI_Init+0x538>)
 8009c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8009c8e:	08da      	lsrs	r2, r3, #3
 8009c90:	4613      	mov	r3, r2
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	4413      	add	r3, r2
 8009c96:	005b      	lsls	r3, r3, #1
 8009c98:	1aca      	subs	r2, r1, r3
 8009c9a:	2a08      	cmp	r2, #8
 8009c9c:	d904      	bls.n	8009ca8 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ca2:	1c5a      	adds	r2, r3, #1
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cac:	2b04      	cmp	r3, #4
 8009cae:	d104      	bne.n	8009cba <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb4:	085a      	lsrs	r2, r3, #1
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d003      	beq.n	8009cca <HAL_SAI_Init+0x332>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	d109      	bne.n	8009cde <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cce:	2b01      	cmp	r3, #1
 8009cd0:	d101      	bne.n	8009cd6 <HAL_SAI_Init+0x33e>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	e001      	b.n	8009cda <HAL_SAI_Init+0x342>
 8009cd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009cda:	623b      	str	r3, [r7, #32]
 8009cdc:	e008      	b.n	8009cf0 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ce2:	2b01      	cmp	r3, #1
 8009ce4:	d102      	bne.n	8009cec <HAL_SAI_Init+0x354>
 8009ce6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009cea:	e000      	b.n	8009cee <HAL_SAI_Init+0x356>
 8009cec:	2300      	movs	r3, #0
 8009cee:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8009cf0:	f7f6 fd9a 	bl	8000828 <HAL_GetREVID>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009cfa:	d331      	bcc.n	8009d60 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	6819      	ldr	r1, [r3, #0]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	4b73      	ldr	r3, [pc, #460]	@ (8009ed4 <HAL_SAI_Init+0x53c>)
 8009d08:	400b      	ands	r3, r1
 8009d0a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	6819      	ldr	r1, [r3, #0]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	685a      	ldr	r2, [r3, #4]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d1a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009d20:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d26:	431a      	orrs	r2, r3
 8009d28:	6a3b      	ldr	r3, [r7, #32]
 8009d2a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009d2c:	69fb      	ldr	r3, [r7, #28]
 8009d2e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009d34:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	695b      	ldr	r3, [r3, #20]
 8009d3a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009d40:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d46:	051b      	lsls	r3, r3, #20
 8009d48:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009d4e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	430a      	orrs	r2, r1
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	e02d      	b.n	8009dbc <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	6819      	ldr	r1, [r3, #0]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681a      	ldr	r2, [r3, #0]
 8009d6a:	4b5b      	ldr	r3, [pc, #364]	@ (8009ed8 <HAL_SAI_Init+0x540>)
 8009d6c:	400b      	ands	r3, r1
 8009d6e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	6819      	ldr	r1, [r3, #0]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	685a      	ldr	r2, [r3, #4]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d7e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009d84:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d8a:	431a      	orrs	r2, r3
 8009d8c:	6a3b      	ldr	r3, [r7, #32]
 8009d8e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009d98:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	695b      	ldr	r3, [r3, #20]
 8009d9e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009da4:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009daa:	051b      	lsls	r3, r3, #20
 8009dac:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009db2:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	430a      	orrs	r2, r1
 8009dba:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	6859      	ldr	r1, [r3, #4]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	4b45      	ldr	r3, [pc, #276]	@ (8009edc <HAL_SAI_Init+0x544>)
 8009dc8:	400b      	ands	r3, r1
 8009dca:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6859      	ldr	r1, [r3, #4]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	69da      	ldr	r2, [r3, #28]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dda:	431a      	orrs	r2, r3
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009de0:	431a      	orrs	r2, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	430a      	orrs	r2, r1
 8009de8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	6899      	ldr	r1, [r3, #8]
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	4b3a      	ldr	r3, [pc, #232]	@ (8009ee0 <HAL_SAI_Init+0x548>)
 8009df6:	400b      	ands	r3, r1
 8009df8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	6899      	ldr	r1, [r3, #8]
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e04:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009e0a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8009e10:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009e16:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e1c:	3b01      	subs	r3, #1
 8009e1e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009e20:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	430a      	orrs	r2, r1
 8009e28:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	68d9      	ldr	r1, [r3, #12]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009e38:	400b      	ands	r3, r1
 8009e3a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68d9      	ldr	r1, [r3, #12]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e4a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009e50:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009e52:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009e58:	3b01      	subs	r3, #1
 8009e5a:	021b      	lsls	r3, r3, #8
 8009e5c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	430a      	orrs	r2, r1
 8009e64:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ee4 <HAL_SAI_Init+0x54c>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d004      	beq.n	8009e7a <HAL_SAI_Init+0x4e2>
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a1c      	ldr	r2, [pc, #112]	@ (8009ee8 <HAL_SAI_Init+0x550>)
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d119      	bne.n	8009eae <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8009e7a:	69bb      	ldr	r3, [r7, #24]
 8009e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e7e:	f023 0201 	bic.w	r2, r3, #1
 8009e82:	69bb      	ldr	r3, [r7, #24]
 8009e84:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009e8c:	2b01      	cmp	r3, #1
 8009e8e:	d10e      	bne.n	8009eae <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e98:	3b01      	subs	r3, #1
 8009e9a:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009e9c:	431a      	orrs	r2, r3
 8009e9e:	69bb      	ldr	r3, [r7, #24]
 8009ea0:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8009ea2:	69bb      	ldr	r3, [r7, #24]
 8009ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ea6:	f043 0201 	orr.w	r2, r3, #1
 8009eaa:	69bb      	ldr	r3, [r7, #24]
 8009eac:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3728      	adds	r7, #40	@ 0x28
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	cccccccd 	.word	0xcccccccd
 8009ed4:	f005c010 	.word	0xf005c010
 8009ed8:	f805c010 	.word	0xf805c010
 8009edc:	ffff1ff0 	.word	0xffff1ff0
 8009ee0:	fff88000 	.word	0xfff88000
 8009ee4:	40015804 	.word	0x40015804
 8009ee8:	58005404 	.word	0x58005404

08009eec <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d101      	bne.n	8009f06 <HAL_SAI_Abort+0x1a>
 8009f02:	2302      	movs	r3, #2
 8009f04:	e07d      	b.n	800a002 <HAL_SAI_Abort+0x116>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fbcc 	bl	800a6ac <SAI_Disable>
 8009f14:	4603      	mov	r3, r0
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d001      	beq.n	8009f1e <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f2c:	d14f      	bne.n	8009fce <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	681a      	ldr	r2, [r3, #0]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009f3c:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	2b12      	cmp	r3, #18
 8009f48:	d11d      	bne.n	8009f86 <HAL_SAI_Abort+0x9a>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d018      	beq.n	8009f86 <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7f7 fbbe 	bl	80016dc <HAL_DMA_Abort>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d00f      	beq.n	8009f86 <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f6e:	2b80      	cmp	r3, #128	@ 0x80
 8009f70:	d009      	beq.n	8009f86 <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8009f72:	2301      	movs	r3, #1
 8009f74:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f7c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009f8c:	b2db      	uxtb	r3, r3
 8009f8e:	2b22      	cmp	r3, #34	@ 0x22
 8009f90:	d11d      	bne.n	8009fce <HAL_SAI_Abort+0xe2>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d018      	beq.n	8009fce <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f7f7 fb9a 	bl	80016dc <HAL_DMA_Abort>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d00f      	beq.n	8009fce <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fb6:	2b80      	cmp	r3, #128	@ 0x80
 8009fb8:	d009      	beq.n	8009fce <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fc4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f04f 32ff 	mov.w	r2, #4294967295
 8009fde:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	685a      	ldr	r2, [r3, #4]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f042 0208 	orr.w	r2, r2, #8
 8009fee:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800a000:	7bfb      	ldrb	r3, [r7, #15]
}
 800a002:	4618      	mov	r0, r3
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
	...

0800a00c <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b086      	sub	sp, #24
 800a010:	af00      	add	r7, sp, #0
 800a012:	60f8      	str	r0, [r7, #12]
 800a014:	60b9      	str	r1, [r7, #8]
 800a016:	4613      	mov	r3, r2
 800a018:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800a01a:	f7f6 fbd5 	bl	80007c8 <HAL_GetTick>
 800a01e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d002      	beq.n	800a02c <HAL_SAI_Transmit_DMA+0x20>
 800a026:	88fb      	ldrh	r3, [r7, #6]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d101      	bne.n	800a030 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800a02c:	2301      	movs	r3, #1
 800a02e:	e098      	b.n	800a162 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b01      	cmp	r3, #1
 800a03a:	f040 8091 	bne.w	800a160 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800a044:	2b01      	cmp	r3, #1
 800a046:	d101      	bne.n	800a04c <HAL_SAI_Transmit_DMA+0x40>
 800a048:	2302      	movs	r3, #2
 800a04a:	e08a      	b.n	800a162 <HAL_SAI_Transmit_DMA+0x156>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2201      	movs	r2, #1
 800a050:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	68ba      	ldr	r2, [r7, #8]
 800a058:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	88fa      	ldrh	r2, [r7, #6]
 800a05e:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	88fa      	ldrh	r2, [r7, #6]
 800a066:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2200      	movs	r2, #0
 800a06e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2212      	movs	r2, #18
 800a076:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a080:	4a3a      	ldr	r2, [pc, #232]	@ (800a16c <HAL_SAI_Transmit_DMA+0x160>)
 800a082:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a08a:	4a39      	ldr	r2, [pc, #228]	@ (800a170 <HAL_SAI_Transmit_DMA+0x164>)
 800a08c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a094:	4a37      	ldr	r2, [pc, #220]	@ (800a174 <HAL_SAI_Transmit_DMA+0x168>)
 800a096:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a09e:	2200      	movs	r2, #0
 800a0a0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	331c      	adds	r3, #28
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800a0bc:	f7f7 f8a4 	bl	8001208 <HAL_DMA_Start_IT>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d005      	beq.n	800a0d2 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	e047      	b.n	800a162 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a0d2:	2100      	movs	r1, #0
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f000 fab2 	bl	800a63e <SAI_InterruptFlag>
 800a0da:	4601      	mov	r1, r0
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	691a      	ldr	r2, [r3, #16]
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	430a      	orrs	r2, r1
 800a0e8:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a0f8:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800a0fa:	e015      	b.n	800a128 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800a0fc:	f7f6 fb64 	bl	80007c8 <HAL_GetTick>
 800a100:	4602      	mov	r2, r0
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	1ad3      	subs	r3, r2, r3
 800a106:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a10a:	d90d      	bls.n	800a128 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a112:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	2200      	movs	r2, #0
 800a120:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800a124:	2303      	movs	r3, #3
 800a126:	e01c      	b.n	800a162 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	695b      	ldr	r3, [r3, #20]
 800a12e:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a132:	2b00      	cmp	r3, #0
 800a134:	d0e2      	beq.n	800a0fc <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a140:	2b00      	cmp	r3, #0
 800a142:	d107      	bne.n	800a154 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a152:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2200      	movs	r2, #0
 800a158:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	e000      	b.n	800a162 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800a160:	2302      	movs	r3, #2
  }
}
 800a162:	4618      	mov	r0, r3
 800a164:	3718      	adds	r7, #24
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	0800a781 	.word	0x0800a781
 800a170:	0800a721 	.word	0x0800a721
 800a174:	0800a819 	.word	0x0800a819

0800a178 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	4613      	mov	r3, r2
 800a184:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800a186:	68bb      	ldr	r3, [r7, #8]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <HAL_SAI_Receive_DMA+0x1a>
 800a18c:	88fb      	ldrh	r3, [r7, #6]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d101      	bne.n	800a196 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	e079      	b.n	800a28a <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	2b01      	cmp	r3, #1
 800a1a0:	d172      	bne.n	800a288 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d101      	bne.n	800a1b0 <HAL_SAI_Receive_DMA+0x38>
 800a1ac:	2302      	movs	r3, #2
 800a1ae:	e06c      	b.n	800a28a <HAL_SAI_Receive_DMA+0x112>
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	68ba      	ldr	r2, [r7, #8]
 800a1bc:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	88fa      	ldrh	r2, [r7, #6]
 800a1c2:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	88fa      	ldrh	r2, [r7, #6]
 800a1ca:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2222      	movs	r2, #34	@ 0x22
 800a1da:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1e4:	4a2b      	ldr	r2, [pc, #172]	@ (800a294 <HAL_SAI_Receive_DMA+0x11c>)
 800a1e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1ee:	4a2a      	ldr	r2, [pc, #168]	@ (800a298 <HAL_SAI_Receive_DMA+0x120>)
 800a1f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1f8:	4a28      	ldr	r2, [pc, #160]	@ (800a29c <HAL_SAI_Receive_DMA+0x124>)
 800a1fa:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a202:	2200      	movs	r2, #0
 800a204:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	331c      	adds	r3, #28
 800a212:	4619      	mov	r1, r3
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800a218:	461a      	mov	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800a220:	f7f6 fff2 	bl	8001208 <HAL_DMA_Start_IT>
 800a224:	4603      	mov	r3, r0
 800a226:	2b00      	cmp	r3, #0
 800a228:	d005      	beq.n	800a236 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	2200      	movs	r2, #0
 800a22e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800a232:	2301      	movs	r3, #1
 800a234:	e029      	b.n	800a28a <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a236:	2100      	movs	r1, #0
 800a238:	68f8      	ldr	r0, [r7, #12]
 800a23a:	f000 fa00 	bl	800a63e <SAI_InterruptFlag>
 800a23e:	4601      	mov	r1, r0
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	691a      	ldr	r2, [r3, #16]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	430a      	orrs	r2, r1
 800a24c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a25c:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d107      	bne.n	800a27c <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800a27a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2200      	movs	r2, #0
 800a280:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800a284:	2300      	movs	r3, #0
 800a286:	e000      	b.n	800a28a <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800a288:	2302      	movs	r3, #2
  }
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	0800a7fd 	.word	0x0800a7fd
 800a298:	0800a79d 	.word	0x0800a79d
 800a29c:	0800a819 	.word	0x0800a819

0800a2a0 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f000 81a7 	beq.w	800a604 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	695b      	ldr	r3, [r3, #20]
 800a2bc:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	691b      	ldr	r3, [r3, #16]
 800a2c4:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	f003 0308 	and.w	r3, r3, #8
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d00a      	beq.n	800a2ee <HAL_SAI_IRQHandler+0x4e>
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	f003 0308 	and.w	r3, r3, #8
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d005      	beq.n	800a2ee <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	4798      	blx	r3
 800a2ec:	e18a      	b.n	800a604 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800a2ee:	697b      	ldr	r3, [r7, #20]
 800a2f0:	f003 0301 	and.w	r3, r3, #1
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d01e      	beq.n	800a336 <HAL_SAI_IRQHandler+0x96>
 800a2f8:	693b      	ldr	r3, [r7, #16]
 800a2fa:	f003 0301 	and.w	r3, r3, #1
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d019      	beq.n	800a336 <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2201      	movs	r2, #1
 800a308:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b22      	cmp	r3, #34	@ 0x22
 800a314:	d101      	bne.n	800a31a <HAL_SAI_IRQHandler+0x7a>
 800a316:	2301      	movs	r3, #1
 800a318:	e000      	b.n	800a31c <HAL_SAI_IRQHandler+0x7c>
 800a31a:	2302      	movs	r3, #2
 800a31c:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	431a      	orrs	r2, r3
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 f96e 	bl	800a610 <HAL_SAI_ErrorCallback>
 800a334:	e166      	b.n	800a604 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	f003 0302 	and.w	r3, r3, #2
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d013      	beq.n	800a368 <HAL_SAI_IRQHandler+0xc8>
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	f003 0302 	and.w	r3, r3, #2
 800a346:	2b00      	cmp	r3, #0
 800a348:	d00e      	beq.n	800a368 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	2202      	movs	r2, #2
 800a350:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a358:	2b00      	cmp	r3, #0
 800a35a:	f000 8153 	beq.w	800a604 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a364:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800a366:	e14d      	b.n	800a604 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	f003 0320 	and.w	r3, r3, #32
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d05b      	beq.n	800a42a <HAL_SAI_IRQHandler+0x18a>
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	f003 0320 	and.w	r3, r3, #32
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d056      	beq.n	800a42a <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	2220      	movs	r2, #32
 800a382:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a38a:	f043 0204 	orr.w	r2, r3, #4
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d03e      	beq.n	800a41c <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d018      	beq.n	800a3da <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3ae:	4a97      	ldr	r2, [pc, #604]	@ (800a60c <HAL_SAI_IRQHandler+0x36c>)
 800a3b0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	f7f7 fcad 	bl	8001d18 <HAL_DMA_Abort_IT>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d00a      	beq.n	800a3da <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a3ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f91b 	bl	800a610 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	f000 810a 	beq.w	800a5fa <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3ec:	4a87      	ldr	r2, [pc, #540]	@ (800a60c <HAL_SAI_IRQHandler+0x36c>)
 800a3ee:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7f7 fc8e 	bl	8001d18 <HAL_DMA_Abort_IT>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f000 80fb 	beq.w	800a5fa <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a40a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 f8fb 	bl	800a610 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a41a:	e0ee      	b.n	800a5fa <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f7ff fd65 	bl	8009eec <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 f8f4 	bl	800a610 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a428:	e0e7      	b.n	800a5fa <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a430:	2b00      	cmp	r3, #0
 800a432:	d05b      	beq.n	800a4ec <HAL_SAI_IRQHandler+0x24c>
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d056      	beq.n	800a4ec <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2240      	movs	r2, #64	@ 0x40
 800a444:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a44c:	f043 0208 	orr.w	r2, r3, #8
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d03e      	beq.n	800a4de <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a466:	2b00      	cmp	r3, #0
 800a468:	d018      	beq.n	800a49c <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a470:	4a66      	ldr	r2, [pc, #408]	@ (800a60c <HAL_SAI_IRQHandler+0x36c>)
 800a472:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a47a:	4618      	mov	r0, r3
 800a47c:	f7f7 fc4c 	bl	8001d18 <HAL_DMA_Abort_IT>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00a      	beq.n	800a49c <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a48c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f000 f8ba 	bl	800a610 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	f000 80ab 	beq.w	800a5fe <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4ae:	4a57      	ldr	r2, [pc, #348]	@ (800a60c <HAL_SAI_IRQHandler+0x36c>)
 800a4b0:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7f7 fc2d 	bl	8001d18 <HAL_DMA_Abort_IT>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f000 809c 	beq.w	800a5fe <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4cc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f89a 	bl	800a610 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a4dc:	e08f      	b.n	800a5fe <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f7ff fd04 	bl	8009eec <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 f893 	bl	800a610 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a4ea:	e088      	b.n	800a5fe <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	f003 0304 	and.w	r3, r3, #4
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d067      	beq.n	800a5c6 <HAL_SAI_IRQHandler+0x326>
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	f003 0304 	and.w	r3, r3, #4
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d062      	beq.n	800a5c6 <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2204      	movs	r2, #4
 800a506:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a50e:	f043 0220 	orr.w	r2, r3, #32
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d03c      	beq.n	800a59c <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d018      	beq.n	800a55e <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a532:	4a36      	ldr	r2, [pc, #216]	@ (800a60c <HAL_SAI_IRQHandler+0x36c>)
 800a534:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a53c:	4618      	mov	r0, r3
 800a53e:	f7f7 fbeb 	bl	8001d18 <HAL_DMA_Abort_IT>
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d00a      	beq.n	800a55e <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a54e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 f859 	bl	800a610 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a564:	2b00      	cmp	r3, #0
 800a566:	d04c      	beq.n	800a602 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a56e:	4a27      	ldr	r2, [pc, #156]	@ (800a60c <HAL_SAI_IRQHandler+0x36c>)
 800a570:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a578:	4618      	mov	r0, r3
 800a57a:	f7f7 fbcd 	bl	8001d18 <HAL_DMA_Abort_IT>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d03e      	beq.n	800a602 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a58a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 f83b 	bl	800a610 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a59a:	e032      	b.n	800a602 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f04f 32ff 	mov.w	r2, #4294967295
 800a5ac:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 f826 	bl	800a610 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a5c4:	e01d      	b.n	800a602 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	f003 0310 	and.w	r3, r3, #16
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d019      	beq.n	800a604 <HAL_SAI_IRQHandler+0x364>
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	f003 0310 	and.w	r3, r3, #16
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d014      	beq.n	800a604 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	2210      	movs	r2, #16
 800a5e0:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a5e8:	f043 0210 	orr.w	r2, r3, #16
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 f80c 	bl	800a610 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800a5f8:	e004      	b.n	800a604 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a5fa:	bf00      	nop
 800a5fc:	e002      	b.n	800a604 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a5fe:	bf00      	nop
 800a600:	e000      	b.n	800a604 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a602:	bf00      	nop
}
 800a604:	bf00      	nop
 800a606:	3718      	adds	r7, #24
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}
 800a60c:	0800a877 	.word	0x0800a877

0800a610 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800a618:	bf00      	nop
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800a632:	4618      	mov	r0, r3
 800a634:	370c      	adds	r7, #12
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr

0800a63e <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800a63e:	b480      	push	{r7}
 800a640:	b085      	sub	sp, #20
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
 800a646:	460b      	mov	r3, r1
 800a648:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800a64e:	78fb      	ldrb	r3, [r7, #3]
 800a650:	2b01      	cmp	r3, #1
 800a652:	d103      	bne.n	800a65c <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	f043 0308 	orr.w	r3, r3, #8
 800a65a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a660:	2b08      	cmp	r3, #8
 800a662:	d10b      	bne.n	800a67c <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a668:	2b03      	cmp	r3, #3
 800a66a:	d003      	beq.n	800a674 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	685b      	ldr	r3, [r3, #4]
 800a670:	2b01      	cmp	r3, #1
 800a672:	d103      	bne.n	800a67c <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	f043 0310 	orr.w	r3, r3, #16
 800a67a:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	2b03      	cmp	r3, #3
 800a682:	d003      	beq.n	800a68c <SAI_InterruptFlag+0x4e>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	2b02      	cmp	r3, #2
 800a68a:	d104      	bne.n	800a696 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a692:	60fb      	str	r3, [r7, #12]
 800a694:	e003      	b.n	800a69e <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f043 0304 	orr.w	r3, r3, #4
 800a69c:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800a69e:	68fb      	ldr	r3, [r7, #12]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3714      	adds	r7, #20
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b085      	sub	sp, #20
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800a6b4:	4b18      	ldr	r3, [pc, #96]	@ (800a718 <SAI_Disable+0x6c>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a18      	ldr	r2, [pc, #96]	@ (800a71c <SAI_Disable+0x70>)
 800a6ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a6be:	0b1b      	lsrs	r3, r3, #12
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a6d6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10a      	bne.n	800a6f4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a6e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800a6ee:	2303      	movs	r3, #3
 800a6f0:	72fb      	strb	r3, [r7, #11]
      break;
 800a6f2:	e009      	b.n	800a708 <SAI_Disable+0x5c>
    }
    count--;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1e7      	bne.n	800a6d8 <SAI_Disable+0x2c>

  return status;
 800a708:	7afb      	ldrb	r3, [r7, #11]
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3714      	adds	r7, #20
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr
 800a716:	bf00      	nop
 800a718:	240000bc 	.word	0x240000bc
 800a71c:	95cbec1b 	.word	0x95cbec1b

0800a720 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a72c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	69db      	ldr	r3, [r3, #28]
 800a732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a736:	d01c      	beq.n	800a772 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2200      	movs	r2, #0
 800a73c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a74e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a750:	2100      	movs	r1, #0
 800a752:	68f8      	ldr	r0, [r7, #12]
 800a754:	f7ff ff73 	bl	800a63e <SAI_InterruptFlag>
 800a758:	4603      	mov	r3, r0
 800a75a:	43d9      	mvns	r1, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	691a      	ldr	r2, [r3, #16]
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	400a      	ands	r2, r1
 800a768:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2201      	movs	r2, #1
 800a76e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800a772:	68f8      	ldr	r0, [r7, #12]
 800a774:	f005 fb82 	bl	800fe7c <HAL_SAI_TxCpltCallback>
#endif
}
 800a778:	bf00      	nop
 800a77a:	3710      	adds	r7, #16
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}

0800a780 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a78c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800a78e:	68f8      	ldr	r0, [r7, #12]
 800a790:	f005 fb62 	bl	800fe58 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800a794:	bf00      	nop
 800a796:	3710      	adds	r7, #16
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7a8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	69db      	ldr	r3, [r3, #28]
 800a7ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7b2:	d01c      	beq.n	800a7ee <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	681a      	ldr	r2, [r3, #0]
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a7c2:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a7cc:	2100      	movs	r1, #0
 800a7ce:	68f8      	ldr	r0, [r7, #12]
 800a7d0:	f7ff ff35 	bl	800a63e <SAI_InterruptFlag>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	43d9      	mvns	r1, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	691a      	ldr	r2, [r3, #16]
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	400a      	ands	r2, r1
 800a7e4:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800a7ee:	68f8      	ldr	r0, [r7, #12]
 800a7f0:	f005 fb68 	bl	800fec4 <HAL_SAI_RxCpltCallback>
#endif
}
 800a7f4:	bf00      	nop
 800a7f6:	3710      	adds	r7, #16
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}

0800a7fc <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a808:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800a80a:	68f8      	ldr	r0, [r7, #12]
 800a80c:	f005 fb48 	bl	800fea0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800a810:	bf00      	nop
 800a812:	3710      	adds	r7, #16
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b084      	sub	sp, #16
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a824:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f7f8 fbe6 	bl	8002ff8 <HAL_DMA_GetError>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d01d      	beq.n	800a86e <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a838:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a850:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a852:	68f8      	ldr	r0, [r7, #12]
 800a854:	f7ff ff2a 	bl	800a6ac <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2201      	movs	r2, #1
 800a85c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2200      	movs	r2, #0
 800a864:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800a868:	68f8      	ldr	r0, [r7, #12]
 800a86a:	f7ff fed1 	bl	800a610 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800a86e:	bf00      	nop
 800a870:	3710      	adds	r7, #16
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}

0800a876 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a876:	b580      	push	{r7, lr}
 800a878:	b084      	sub	sp, #16
 800a87a:	af00      	add	r7, sp, #0
 800a87c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a882:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a892:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	2200      	movs	r2, #0
 800a89a:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8a4:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a8ac:	2b20      	cmp	r3, #32
 800a8ae:	d00a      	beq.n	800a8c6 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a8b0:	68f8      	ldr	r0, [r7, #12]
 800a8b2:	f7ff fefb 	bl	800a6ac <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	685a      	ldr	r2, [r3, #4]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f042 0208 	orr.w	r2, r2, #8
 800a8c4:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2201      	movs	r2, #1
 800a8ca:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800a8d6:	68f8      	ldr	r0, [r7, #12]
 800a8d8:	f7ff fe9a 	bl	800a610 <HAL_SAI_ErrorCallback>
#endif
}
 800a8dc:	bf00      	nop
 800a8de:	3710      	adds	r7, #16
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b082      	sub	sp, #8
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d101      	bne.n	800a8f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e042      	b.n	800a97c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d106      	bne.n	800a90e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f005 fe4d 	bl	80105a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2224      	movs	r2, #36	@ 0x24
 800a912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f022 0201 	bic.w	r2, r2, #1
 800a924:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d002      	beq.n	800a934 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f000 fe1e 	bl	800b570 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 f8b3 	bl	800aaa0 <UART_SetConfig>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d101      	bne.n	800a944 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a940:	2301      	movs	r3, #1
 800a942:	e01b      	b.n	800a97c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	685a      	ldr	r2, [r3, #4]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a952:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	689a      	ldr	r2, [r3, #8]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a962:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f042 0201 	orr.w	r2, r2, #1
 800a972:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f000 fe9d 	bl	800b6b4 <UART_CheckIdleState>
 800a97a:	4603      	mov	r3, r0
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	3708      	adds	r7, #8
 800a980:	46bd      	mov	sp, r7
 800a982:	bd80      	pop	{r7, pc}

0800a984 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b08a      	sub	sp, #40	@ 0x28
 800a988:	af02      	add	r7, sp, #8
 800a98a:	60f8      	str	r0, [r7, #12]
 800a98c:	60b9      	str	r1, [r7, #8]
 800a98e:	603b      	str	r3, [r7, #0]
 800a990:	4613      	mov	r3, r2
 800a992:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a99a:	2b20      	cmp	r3, #32
 800a99c:	d17b      	bne.n	800aa96 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d002      	beq.n	800a9aa <HAL_UART_Transmit+0x26>
 800a9a4:	88fb      	ldrh	r3, [r7, #6]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d101      	bne.n	800a9ae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e074      	b.n	800aa98 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2221      	movs	r2, #33	@ 0x21
 800a9ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9be:	f7f5 ff03 	bl	80007c8 <HAL_GetTick>
 800a9c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	88fa      	ldrh	r2, [r7, #6]
 800a9c8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	88fa      	ldrh	r2, [r7, #6]
 800a9d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a9dc:	d108      	bne.n	800a9f0 <HAL_UART_Transmit+0x6c>
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	691b      	ldr	r3, [r3, #16]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d104      	bne.n	800a9f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	61bb      	str	r3, [r7, #24]
 800a9ee:	e003      	b.n	800a9f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a9f8:	e030      	b.n	800aa5c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	9300      	str	r3, [sp, #0]
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	2200      	movs	r2, #0
 800aa02:	2180      	movs	r1, #128	@ 0x80
 800aa04:	68f8      	ldr	r0, [r7, #12]
 800aa06:	f000 feff 	bl	800b808 <UART_WaitOnFlagUntilTimeout>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d005      	beq.n	800aa1c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	2220      	movs	r2, #32
 800aa14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800aa18:	2303      	movs	r3, #3
 800aa1a:	e03d      	b.n	800aa98 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d10b      	bne.n	800aa3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	881b      	ldrh	r3, [r3, #0]
 800aa26:	461a      	mov	r2, r3
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	3302      	adds	r3, #2
 800aa36:	61bb      	str	r3, [r7, #24]
 800aa38:	e007      	b.n	800aa4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	781a      	ldrb	r2, [r3, #0]
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800aa44:	69fb      	ldr	r3, [r7, #28]
 800aa46:	3301      	adds	r3, #1
 800aa48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	3b01      	subs	r3, #1
 800aa54:	b29a      	uxth	r2, r3
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1c8      	bne.n	800a9fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	9300      	str	r3, [sp, #0]
 800aa6c:	697b      	ldr	r3, [r7, #20]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	2140      	movs	r1, #64	@ 0x40
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f000 fec8 	bl	800b808 <UART_WaitOnFlagUntilTimeout>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d005      	beq.n	800aa8a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2220      	movs	r2, #32
 800aa82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800aa86:	2303      	movs	r3, #3
 800aa88:	e006      	b.n	800aa98 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2220      	movs	r2, #32
 800aa8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800aa92:	2300      	movs	r3, #0
 800aa94:	e000      	b.n	800aa98 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800aa96:	2302      	movs	r3, #2
  }
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3720      	adds	r7, #32
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}

0800aaa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aaa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aaa4:	b092      	sub	sp, #72	@ 0x48
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	689a      	ldr	r2, [r3, #8]
 800aab4:	697b      	ldr	r3, [r7, #20]
 800aab6:	691b      	ldr	r3, [r3, #16]
 800aab8:	431a      	orrs	r2, r3
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	695b      	ldr	r3, [r3, #20]
 800aabe:	431a      	orrs	r2, r3
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	69db      	ldr	r3, [r3, #28]
 800aac4:	4313      	orrs	r3, r2
 800aac6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	681a      	ldr	r2, [r3, #0]
 800aace:	4bbe      	ldr	r3, [pc, #760]	@ (800adc8 <UART_SetConfig+0x328>)
 800aad0:	4013      	ands	r3, r2
 800aad2:	697a      	ldr	r2, [r7, #20]
 800aad4:	6812      	ldr	r2, [r2, #0]
 800aad6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aad8:	430b      	orrs	r3, r1
 800aada:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	685b      	ldr	r3, [r3, #4]
 800aae2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800aae6:	697b      	ldr	r3, [r7, #20]
 800aae8:	68da      	ldr	r2, [r3, #12]
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	430a      	orrs	r2, r1
 800aaf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	699b      	ldr	r3, [r3, #24]
 800aaf6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4ab3      	ldr	r2, [pc, #716]	@ (800adcc <UART_SetConfig+0x32c>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d004      	beq.n	800ab0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	6a1b      	ldr	r3, [r3, #32]
 800ab06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	689a      	ldr	r2, [r3, #8]
 800ab12:	4baf      	ldr	r3, [pc, #700]	@ (800add0 <UART_SetConfig+0x330>)
 800ab14:	4013      	ands	r3, r2
 800ab16:	697a      	ldr	r2, [r7, #20]
 800ab18:	6812      	ldr	r2, [r2, #0]
 800ab1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ab1c:	430b      	orrs	r3, r1
 800ab1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab26:	f023 010f 	bic.w	r1, r3, #15
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	430a      	orrs	r2, r1
 800ab34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4aa6      	ldr	r2, [pc, #664]	@ (800add4 <UART_SetConfig+0x334>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d177      	bne.n	800ac30 <UART_SetConfig+0x190>
 800ab40:	4ba5      	ldr	r3, [pc, #660]	@ (800add8 <UART_SetConfig+0x338>)
 800ab42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ab48:	2b28      	cmp	r3, #40	@ 0x28
 800ab4a:	d86d      	bhi.n	800ac28 <UART_SetConfig+0x188>
 800ab4c:	a201      	add	r2, pc, #4	@ (adr r2, 800ab54 <UART_SetConfig+0xb4>)
 800ab4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab52:	bf00      	nop
 800ab54:	0800abf9 	.word	0x0800abf9
 800ab58:	0800ac29 	.word	0x0800ac29
 800ab5c:	0800ac29 	.word	0x0800ac29
 800ab60:	0800ac29 	.word	0x0800ac29
 800ab64:	0800ac29 	.word	0x0800ac29
 800ab68:	0800ac29 	.word	0x0800ac29
 800ab6c:	0800ac29 	.word	0x0800ac29
 800ab70:	0800ac29 	.word	0x0800ac29
 800ab74:	0800ac01 	.word	0x0800ac01
 800ab78:	0800ac29 	.word	0x0800ac29
 800ab7c:	0800ac29 	.word	0x0800ac29
 800ab80:	0800ac29 	.word	0x0800ac29
 800ab84:	0800ac29 	.word	0x0800ac29
 800ab88:	0800ac29 	.word	0x0800ac29
 800ab8c:	0800ac29 	.word	0x0800ac29
 800ab90:	0800ac29 	.word	0x0800ac29
 800ab94:	0800ac09 	.word	0x0800ac09
 800ab98:	0800ac29 	.word	0x0800ac29
 800ab9c:	0800ac29 	.word	0x0800ac29
 800aba0:	0800ac29 	.word	0x0800ac29
 800aba4:	0800ac29 	.word	0x0800ac29
 800aba8:	0800ac29 	.word	0x0800ac29
 800abac:	0800ac29 	.word	0x0800ac29
 800abb0:	0800ac29 	.word	0x0800ac29
 800abb4:	0800ac11 	.word	0x0800ac11
 800abb8:	0800ac29 	.word	0x0800ac29
 800abbc:	0800ac29 	.word	0x0800ac29
 800abc0:	0800ac29 	.word	0x0800ac29
 800abc4:	0800ac29 	.word	0x0800ac29
 800abc8:	0800ac29 	.word	0x0800ac29
 800abcc:	0800ac29 	.word	0x0800ac29
 800abd0:	0800ac29 	.word	0x0800ac29
 800abd4:	0800ac19 	.word	0x0800ac19
 800abd8:	0800ac29 	.word	0x0800ac29
 800abdc:	0800ac29 	.word	0x0800ac29
 800abe0:	0800ac29 	.word	0x0800ac29
 800abe4:	0800ac29 	.word	0x0800ac29
 800abe8:	0800ac29 	.word	0x0800ac29
 800abec:	0800ac29 	.word	0x0800ac29
 800abf0:	0800ac29 	.word	0x0800ac29
 800abf4:	0800ac21 	.word	0x0800ac21
 800abf8:	2301      	movs	r3, #1
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e222      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac00:	2304      	movs	r3, #4
 800ac02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac06:	e21e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac08:	2308      	movs	r3, #8
 800ac0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac0e:	e21a      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac10:	2310      	movs	r3, #16
 800ac12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac16:	e216      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac18:	2320      	movs	r3, #32
 800ac1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac1e:	e212      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac20:	2340      	movs	r3, #64	@ 0x40
 800ac22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac26:	e20e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac28:	2380      	movs	r3, #128	@ 0x80
 800ac2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac2e:	e20a      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a69      	ldr	r2, [pc, #420]	@ (800addc <UART_SetConfig+0x33c>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d130      	bne.n	800ac9c <UART_SetConfig+0x1fc>
 800ac3a:	4b67      	ldr	r3, [pc, #412]	@ (800add8 <UART_SetConfig+0x338>)
 800ac3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac3e:	f003 0307 	and.w	r3, r3, #7
 800ac42:	2b05      	cmp	r3, #5
 800ac44:	d826      	bhi.n	800ac94 <UART_SetConfig+0x1f4>
 800ac46:	a201      	add	r2, pc, #4	@ (adr r2, 800ac4c <UART_SetConfig+0x1ac>)
 800ac48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac4c:	0800ac65 	.word	0x0800ac65
 800ac50:	0800ac6d 	.word	0x0800ac6d
 800ac54:	0800ac75 	.word	0x0800ac75
 800ac58:	0800ac7d 	.word	0x0800ac7d
 800ac5c:	0800ac85 	.word	0x0800ac85
 800ac60:	0800ac8d 	.word	0x0800ac8d
 800ac64:	2300      	movs	r3, #0
 800ac66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac6a:	e1ec      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac6c:	2304      	movs	r3, #4
 800ac6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac72:	e1e8      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac74:	2308      	movs	r3, #8
 800ac76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac7a:	e1e4      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac7c:	2310      	movs	r3, #16
 800ac7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac82:	e1e0      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac84:	2320      	movs	r3, #32
 800ac86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac8a:	e1dc      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac8c:	2340      	movs	r3, #64	@ 0x40
 800ac8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac92:	e1d8      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac94:	2380      	movs	r3, #128	@ 0x80
 800ac96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac9a:	e1d4      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a4f      	ldr	r2, [pc, #316]	@ (800ade0 <UART_SetConfig+0x340>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d130      	bne.n	800ad08 <UART_SetConfig+0x268>
 800aca6:	4b4c      	ldr	r3, [pc, #304]	@ (800add8 <UART_SetConfig+0x338>)
 800aca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acaa:	f003 0307 	and.w	r3, r3, #7
 800acae:	2b05      	cmp	r3, #5
 800acb0:	d826      	bhi.n	800ad00 <UART_SetConfig+0x260>
 800acb2:	a201      	add	r2, pc, #4	@ (adr r2, 800acb8 <UART_SetConfig+0x218>)
 800acb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acb8:	0800acd1 	.word	0x0800acd1
 800acbc:	0800acd9 	.word	0x0800acd9
 800acc0:	0800ace1 	.word	0x0800ace1
 800acc4:	0800ace9 	.word	0x0800ace9
 800acc8:	0800acf1 	.word	0x0800acf1
 800accc:	0800acf9 	.word	0x0800acf9
 800acd0:	2300      	movs	r3, #0
 800acd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acd6:	e1b6      	b.n	800b046 <UART_SetConfig+0x5a6>
 800acd8:	2304      	movs	r3, #4
 800acda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acde:	e1b2      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ace0:	2308      	movs	r3, #8
 800ace2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ace6:	e1ae      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ace8:	2310      	movs	r3, #16
 800acea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acee:	e1aa      	b.n	800b046 <UART_SetConfig+0x5a6>
 800acf0:	2320      	movs	r3, #32
 800acf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acf6:	e1a6      	b.n	800b046 <UART_SetConfig+0x5a6>
 800acf8:	2340      	movs	r3, #64	@ 0x40
 800acfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800acfe:	e1a2      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad00:	2380      	movs	r3, #128	@ 0x80
 800ad02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad06:	e19e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4a35      	ldr	r2, [pc, #212]	@ (800ade4 <UART_SetConfig+0x344>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d130      	bne.n	800ad74 <UART_SetConfig+0x2d4>
 800ad12:	4b31      	ldr	r3, [pc, #196]	@ (800add8 <UART_SetConfig+0x338>)
 800ad14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad16:	f003 0307 	and.w	r3, r3, #7
 800ad1a:	2b05      	cmp	r3, #5
 800ad1c:	d826      	bhi.n	800ad6c <UART_SetConfig+0x2cc>
 800ad1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad24 <UART_SetConfig+0x284>)
 800ad20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad24:	0800ad3d 	.word	0x0800ad3d
 800ad28:	0800ad45 	.word	0x0800ad45
 800ad2c:	0800ad4d 	.word	0x0800ad4d
 800ad30:	0800ad55 	.word	0x0800ad55
 800ad34:	0800ad5d 	.word	0x0800ad5d
 800ad38:	0800ad65 	.word	0x0800ad65
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad42:	e180      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad44:	2304      	movs	r3, #4
 800ad46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad4a:	e17c      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad4c:	2308      	movs	r3, #8
 800ad4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad52:	e178      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad54:	2310      	movs	r3, #16
 800ad56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad5a:	e174      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad5c:	2320      	movs	r3, #32
 800ad5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad62:	e170      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad64:	2340      	movs	r3, #64	@ 0x40
 800ad66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad6a:	e16c      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad6c:	2380      	movs	r3, #128	@ 0x80
 800ad6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad72:	e168      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a1b      	ldr	r2, [pc, #108]	@ (800ade8 <UART_SetConfig+0x348>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d142      	bne.n	800ae04 <UART_SetConfig+0x364>
 800ad7e:	4b16      	ldr	r3, [pc, #88]	@ (800add8 <UART_SetConfig+0x338>)
 800ad80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad82:	f003 0307 	and.w	r3, r3, #7
 800ad86:	2b05      	cmp	r3, #5
 800ad88:	d838      	bhi.n	800adfc <UART_SetConfig+0x35c>
 800ad8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ad90 <UART_SetConfig+0x2f0>)
 800ad8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad90:	0800ada9 	.word	0x0800ada9
 800ad94:	0800adb1 	.word	0x0800adb1
 800ad98:	0800adb9 	.word	0x0800adb9
 800ad9c:	0800adc1 	.word	0x0800adc1
 800ada0:	0800aded 	.word	0x0800aded
 800ada4:	0800adf5 	.word	0x0800adf5
 800ada8:	2300      	movs	r3, #0
 800adaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adae:	e14a      	b.n	800b046 <UART_SetConfig+0x5a6>
 800adb0:	2304      	movs	r3, #4
 800adb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adb6:	e146      	b.n	800b046 <UART_SetConfig+0x5a6>
 800adb8:	2308      	movs	r3, #8
 800adba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adbe:	e142      	b.n	800b046 <UART_SetConfig+0x5a6>
 800adc0:	2310      	movs	r3, #16
 800adc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adc6:	e13e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800adc8:	cfff69f3 	.word	0xcfff69f3
 800adcc:	58000c00 	.word	0x58000c00
 800add0:	11fff4ff 	.word	0x11fff4ff
 800add4:	40011000 	.word	0x40011000
 800add8:	58024400 	.word	0x58024400
 800addc:	40004400 	.word	0x40004400
 800ade0:	40004800 	.word	0x40004800
 800ade4:	40004c00 	.word	0x40004c00
 800ade8:	40005000 	.word	0x40005000
 800adec:	2320      	movs	r3, #32
 800adee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adf2:	e128      	b.n	800b046 <UART_SetConfig+0x5a6>
 800adf4:	2340      	movs	r3, #64	@ 0x40
 800adf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfa:	e124      	b.n	800b046 <UART_SetConfig+0x5a6>
 800adfc:	2380      	movs	r3, #128	@ 0x80
 800adfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae02:	e120      	b.n	800b046 <UART_SetConfig+0x5a6>
 800ae04:	697b      	ldr	r3, [r7, #20]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4acb      	ldr	r2, [pc, #812]	@ (800b138 <UART_SetConfig+0x698>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d176      	bne.n	800aefc <UART_SetConfig+0x45c>
 800ae0e:	4bcb      	ldr	r3, [pc, #812]	@ (800b13c <UART_SetConfig+0x69c>)
 800ae10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ae16:	2b28      	cmp	r3, #40	@ 0x28
 800ae18:	d86c      	bhi.n	800aef4 <UART_SetConfig+0x454>
 800ae1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ae20 <UART_SetConfig+0x380>)
 800ae1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae20:	0800aec5 	.word	0x0800aec5
 800ae24:	0800aef5 	.word	0x0800aef5
 800ae28:	0800aef5 	.word	0x0800aef5
 800ae2c:	0800aef5 	.word	0x0800aef5
 800ae30:	0800aef5 	.word	0x0800aef5
 800ae34:	0800aef5 	.word	0x0800aef5
 800ae38:	0800aef5 	.word	0x0800aef5
 800ae3c:	0800aef5 	.word	0x0800aef5
 800ae40:	0800aecd 	.word	0x0800aecd
 800ae44:	0800aef5 	.word	0x0800aef5
 800ae48:	0800aef5 	.word	0x0800aef5
 800ae4c:	0800aef5 	.word	0x0800aef5
 800ae50:	0800aef5 	.word	0x0800aef5
 800ae54:	0800aef5 	.word	0x0800aef5
 800ae58:	0800aef5 	.word	0x0800aef5
 800ae5c:	0800aef5 	.word	0x0800aef5
 800ae60:	0800aed5 	.word	0x0800aed5
 800ae64:	0800aef5 	.word	0x0800aef5
 800ae68:	0800aef5 	.word	0x0800aef5
 800ae6c:	0800aef5 	.word	0x0800aef5
 800ae70:	0800aef5 	.word	0x0800aef5
 800ae74:	0800aef5 	.word	0x0800aef5
 800ae78:	0800aef5 	.word	0x0800aef5
 800ae7c:	0800aef5 	.word	0x0800aef5
 800ae80:	0800aedd 	.word	0x0800aedd
 800ae84:	0800aef5 	.word	0x0800aef5
 800ae88:	0800aef5 	.word	0x0800aef5
 800ae8c:	0800aef5 	.word	0x0800aef5
 800ae90:	0800aef5 	.word	0x0800aef5
 800ae94:	0800aef5 	.word	0x0800aef5
 800ae98:	0800aef5 	.word	0x0800aef5
 800ae9c:	0800aef5 	.word	0x0800aef5
 800aea0:	0800aee5 	.word	0x0800aee5
 800aea4:	0800aef5 	.word	0x0800aef5
 800aea8:	0800aef5 	.word	0x0800aef5
 800aeac:	0800aef5 	.word	0x0800aef5
 800aeb0:	0800aef5 	.word	0x0800aef5
 800aeb4:	0800aef5 	.word	0x0800aef5
 800aeb8:	0800aef5 	.word	0x0800aef5
 800aebc:	0800aef5 	.word	0x0800aef5
 800aec0:	0800aeed 	.word	0x0800aeed
 800aec4:	2301      	movs	r3, #1
 800aec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeca:	e0bc      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aecc:	2304      	movs	r3, #4
 800aece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aed2:	e0b8      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aed4:	2308      	movs	r3, #8
 800aed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeda:	e0b4      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aedc:	2310      	movs	r3, #16
 800aede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aee2:	e0b0      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aee4:	2320      	movs	r3, #32
 800aee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aeea:	e0ac      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aeec:	2340      	movs	r3, #64	@ 0x40
 800aeee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aef2:	e0a8      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aef4:	2380      	movs	r3, #128	@ 0x80
 800aef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aefa:	e0a4      	b.n	800b046 <UART_SetConfig+0x5a6>
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4a8f      	ldr	r2, [pc, #572]	@ (800b140 <UART_SetConfig+0x6a0>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d130      	bne.n	800af68 <UART_SetConfig+0x4c8>
 800af06:	4b8d      	ldr	r3, [pc, #564]	@ (800b13c <UART_SetConfig+0x69c>)
 800af08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af0a:	f003 0307 	and.w	r3, r3, #7
 800af0e:	2b05      	cmp	r3, #5
 800af10:	d826      	bhi.n	800af60 <UART_SetConfig+0x4c0>
 800af12:	a201      	add	r2, pc, #4	@ (adr r2, 800af18 <UART_SetConfig+0x478>)
 800af14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af18:	0800af31 	.word	0x0800af31
 800af1c:	0800af39 	.word	0x0800af39
 800af20:	0800af41 	.word	0x0800af41
 800af24:	0800af49 	.word	0x0800af49
 800af28:	0800af51 	.word	0x0800af51
 800af2c:	0800af59 	.word	0x0800af59
 800af30:	2300      	movs	r3, #0
 800af32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af36:	e086      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af38:	2304      	movs	r3, #4
 800af3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af3e:	e082      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af40:	2308      	movs	r3, #8
 800af42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af46:	e07e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af48:	2310      	movs	r3, #16
 800af4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af4e:	e07a      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af50:	2320      	movs	r3, #32
 800af52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af56:	e076      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af58:	2340      	movs	r3, #64	@ 0x40
 800af5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af5e:	e072      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af60:	2380      	movs	r3, #128	@ 0x80
 800af62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800af66:	e06e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a75      	ldr	r2, [pc, #468]	@ (800b144 <UART_SetConfig+0x6a4>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d130      	bne.n	800afd4 <UART_SetConfig+0x534>
 800af72:	4b72      	ldr	r3, [pc, #456]	@ (800b13c <UART_SetConfig+0x69c>)
 800af74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af76:	f003 0307 	and.w	r3, r3, #7
 800af7a:	2b05      	cmp	r3, #5
 800af7c:	d826      	bhi.n	800afcc <UART_SetConfig+0x52c>
 800af7e:	a201      	add	r2, pc, #4	@ (adr r2, 800af84 <UART_SetConfig+0x4e4>)
 800af80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af84:	0800af9d 	.word	0x0800af9d
 800af88:	0800afa5 	.word	0x0800afa5
 800af8c:	0800afad 	.word	0x0800afad
 800af90:	0800afb5 	.word	0x0800afb5
 800af94:	0800afbd 	.word	0x0800afbd
 800af98:	0800afc5 	.word	0x0800afc5
 800af9c:	2300      	movs	r3, #0
 800af9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afa2:	e050      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afa4:	2304      	movs	r3, #4
 800afa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afaa:	e04c      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afac:	2308      	movs	r3, #8
 800afae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afb2:	e048      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afb4:	2310      	movs	r3, #16
 800afb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afba:	e044      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afbc:	2320      	movs	r3, #32
 800afbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afc2:	e040      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afc4:	2340      	movs	r3, #64	@ 0x40
 800afc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afca:	e03c      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afcc:	2380      	movs	r3, #128	@ 0x80
 800afce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800afd2:	e038      	b.n	800b046 <UART_SetConfig+0x5a6>
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a5b      	ldr	r2, [pc, #364]	@ (800b148 <UART_SetConfig+0x6a8>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d130      	bne.n	800b040 <UART_SetConfig+0x5a0>
 800afde:	4b57      	ldr	r3, [pc, #348]	@ (800b13c <UART_SetConfig+0x69c>)
 800afe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afe2:	f003 0307 	and.w	r3, r3, #7
 800afe6:	2b05      	cmp	r3, #5
 800afe8:	d826      	bhi.n	800b038 <UART_SetConfig+0x598>
 800afea:	a201      	add	r2, pc, #4	@ (adr r2, 800aff0 <UART_SetConfig+0x550>)
 800afec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff0:	0800b009 	.word	0x0800b009
 800aff4:	0800b011 	.word	0x0800b011
 800aff8:	0800b019 	.word	0x0800b019
 800affc:	0800b021 	.word	0x0800b021
 800b000:	0800b029 	.word	0x0800b029
 800b004:	0800b031 	.word	0x0800b031
 800b008:	2302      	movs	r3, #2
 800b00a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b00e:	e01a      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b010:	2304      	movs	r3, #4
 800b012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b016:	e016      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b018:	2308      	movs	r3, #8
 800b01a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b01e:	e012      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b020:	2310      	movs	r3, #16
 800b022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b026:	e00e      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b028:	2320      	movs	r3, #32
 800b02a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b02e:	e00a      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b030:	2340      	movs	r3, #64	@ 0x40
 800b032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b036:	e006      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b038:	2380      	movs	r3, #128	@ 0x80
 800b03a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b03e:	e002      	b.n	800b046 <UART_SetConfig+0x5a6>
 800b040:	2380      	movs	r3, #128	@ 0x80
 800b042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	4a3f      	ldr	r2, [pc, #252]	@ (800b148 <UART_SetConfig+0x6a8>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	f040 80f8 	bne.w	800b242 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b052:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b056:	2b20      	cmp	r3, #32
 800b058:	dc46      	bgt.n	800b0e8 <UART_SetConfig+0x648>
 800b05a:	2b02      	cmp	r3, #2
 800b05c:	f2c0 8082 	blt.w	800b164 <UART_SetConfig+0x6c4>
 800b060:	3b02      	subs	r3, #2
 800b062:	2b1e      	cmp	r3, #30
 800b064:	d87e      	bhi.n	800b164 <UART_SetConfig+0x6c4>
 800b066:	a201      	add	r2, pc, #4	@ (adr r2, 800b06c <UART_SetConfig+0x5cc>)
 800b068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b06c:	0800b0ef 	.word	0x0800b0ef
 800b070:	0800b165 	.word	0x0800b165
 800b074:	0800b0f7 	.word	0x0800b0f7
 800b078:	0800b165 	.word	0x0800b165
 800b07c:	0800b165 	.word	0x0800b165
 800b080:	0800b165 	.word	0x0800b165
 800b084:	0800b107 	.word	0x0800b107
 800b088:	0800b165 	.word	0x0800b165
 800b08c:	0800b165 	.word	0x0800b165
 800b090:	0800b165 	.word	0x0800b165
 800b094:	0800b165 	.word	0x0800b165
 800b098:	0800b165 	.word	0x0800b165
 800b09c:	0800b165 	.word	0x0800b165
 800b0a0:	0800b165 	.word	0x0800b165
 800b0a4:	0800b117 	.word	0x0800b117
 800b0a8:	0800b165 	.word	0x0800b165
 800b0ac:	0800b165 	.word	0x0800b165
 800b0b0:	0800b165 	.word	0x0800b165
 800b0b4:	0800b165 	.word	0x0800b165
 800b0b8:	0800b165 	.word	0x0800b165
 800b0bc:	0800b165 	.word	0x0800b165
 800b0c0:	0800b165 	.word	0x0800b165
 800b0c4:	0800b165 	.word	0x0800b165
 800b0c8:	0800b165 	.word	0x0800b165
 800b0cc:	0800b165 	.word	0x0800b165
 800b0d0:	0800b165 	.word	0x0800b165
 800b0d4:	0800b165 	.word	0x0800b165
 800b0d8:	0800b165 	.word	0x0800b165
 800b0dc:	0800b165 	.word	0x0800b165
 800b0e0:	0800b165 	.word	0x0800b165
 800b0e4:	0800b157 	.word	0x0800b157
 800b0e8:	2b40      	cmp	r3, #64	@ 0x40
 800b0ea:	d037      	beq.n	800b15c <UART_SetConfig+0x6bc>
 800b0ec:	e03a      	b.n	800b164 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b0ee:	f7fd fedf 	bl	8008eb0 <HAL_RCCEx_GetD3PCLK1Freq>
 800b0f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0f4:	e03c      	b.n	800b170 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7fd feee 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b102:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b104:	e034      	b.n	800b170 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b106:	f107 0318 	add.w	r3, r7, #24
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7fe f83a 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b110:	69fb      	ldr	r3, [r7, #28]
 800b112:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b114:	e02c      	b.n	800b170 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b116:	4b09      	ldr	r3, [pc, #36]	@ (800b13c <UART_SetConfig+0x69c>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	f003 0320 	and.w	r3, r3, #32
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d016      	beq.n	800b150 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b122:	4b06      	ldr	r3, [pc, #24]	@ (800b13c <UART_SetConfig+0x69c>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	08db      	lsrs	r3, r3, #3
 800b128:	f003 0303 	and.w	r3, r3, #3
 800b12c:	4a07      	ldr	r2, [pc, #28]	@ (800b14c <UART_SetConfig+0x6ac>)
 800b12e:	fa22 f303 	lsr.w	r3, r2, r3
 800b132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b134:	e01c      	b.n	800b170 <UART_SetConfig+0x6d0>
 800b136:	bf00      	nop
 800b138:	40011400 	.word	0x40011400
 800b13c:	58024400 	.word	0x58024400
 800b140:	40007800 	.word	0x40007800
 800b144:	40007c00 	.word	0x40007c00
 800b148:	58000c00 	.word	0x58000c00
 800b14c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800b150:	4b9d      	ldr	r3, [pc, #628]	@ (800b3c8 <UART_SetConfig+0x928>)
 800b152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b154:	e00c      	b.n	800b170 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b156:	4b9d      	ldr	r3, [pc, #628]	@ (800b3cc <UART_SetConfig+0x92c>)
 800b158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b15a:	e009      	b.n	800b170 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b15c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b162:	e005      	b.n	800b170 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800b164:	2300      	movs	r3, #0
 800b166:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b16e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b172:	2b00      	cmp	r3, #0
 800b174:	f000 81de 	beq.w	800b534 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b17c:	4a94      	ldr	r2, [pc, #592]	@ (800b3d0 <UART_SetConfig+0x930>)
 800b17e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b182:	461a      	mov	r2, r3
 800b184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b186:	fbb3 f3f2 	udiv	r3, r3, r2
 800b18a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	685a      	ldr	r2, [r3, #4]
 800b190:	4613      	mov	r3, r2
 800b192:	005b      	lsls	r3, r3, #1
 800b194:	4413      	add	r3, r2
 800b196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b198:	429a      	cmp	r2, r3
 800b19a:	d305      	bcc.n	800b1a8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	d903      	bls.n	800b1b0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b1ae:	e1c1      	b.n	800b534 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	60bb      	str	r3, [r7, #8]
 800b1b6:	60fa      	str	r2, [r7, #12]
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1bc:	4a84      	ldr	r2, [pc, #528]	@ (800b3d0 <UART_SetConfig+0x930>)
 800b1be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1c2:	b29b      	uxth	r3, r3
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	603b      	str	r3, [r7, #0]
 800b1c8:	607a      	str	r2, [r7, #4]
 800b1ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b1d2:	f7f5 f8dd 	bl	8000390 <__aeabi_uldivmod>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	460b      	mov	r3, r1
 800b1da:	4610      	mov	r0, r2
 800b1dc:	4619      	mov	r1, r3
 800b1de:	f04f 0200 	mov.w	r2, #0
 800b1e2:	f04f 0300 	mov.w	r3, #0
 800b1e6:	020b      	lsls	r3, r1, #8
 800b1e8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b1ec:	0202      	lsls	r2, r0, #8
 800b1ee:	6979      	ldr	r1, [r7, #20]
 800b1f0:	6849      	ldr	r1, [r1, #4]
 800b1f2:	0849      	lsrs	r1, r1, #1
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	4605      	mov	r5, r0
 800b1fa:	eb12 0804 	adds.w	r8, r2, r4
 800b1fe:	eb43 0905 	adc.w	r9, r3, r5
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	685b      	ldr	r3, [r3, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	469a      	mov	sl, r3
 800b20a:	4693      	mov	fp, r2
 800b20c:	4652      	mov	r2, sl
 800b20e:	465b      	mov	r3, fp
 800b210:	4640      	mov	r0, r8
 800b212:	4649      	mov	r1, r9
 800b214:	f7f5 f8bc 	bl	8000390 <__aeabi_uldivmod>
 800b218:	4602      	mov	r2, r0
 800b21a:	460b      	mov	r3, r1
 800b21c:	4613      	mov	r3, r2
 800b21e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b222:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b226:	d308      	bcc.n	800b23a <UART_SetConfig+0x79a>
 800b228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b22a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b22e:	d204      	bcs.n	800b23a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b236:	60da      	str	r2, [r3, #12]
 800b238:	e17c      	b.n	800b534 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800b23a:	2301      	movs	r3, #1
 800b23c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b240:	e178      	b.n	800b534 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	69db      	ldr	r3, [r3, #28]
 800b246:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b24a:	f040 80c5 	bne.w	800b3d8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800b24e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b252:	2b20      	cmp	r3, #32
 800b254:	dc48      	bgt.n	800b2e8 <UART_SetConfig+0x848>
 800b256:	2b00      	cmp	r3, #0
 800b258:	db7b      	blt.n	800b352 <UART_SetConfig+0x8b2>
 800b25a:	2b20      	cmp	r3, #32
 800b25c:	d879      	bhi.n	800b352 <UART_SetConfig+0x8b2>
 800b25e:	a201      	add	r2, pc, #4	@ (adr r2, 800b264 <UART_SetConfig+0x7c4>)
 800b260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b264:	0800b2ef 	.word	0x0800b2ef
 800b268:	0800b2f7 	.word	0x0800b2f7
 800b26c:	0800b353 	.word	0x0800b353
 800b270:	0800b353 	.word	0x0800b353
 800b274:	0800b2ff 	.word	0x0800b2ff
 800b278:	0800b353 	.word	0x0800b353
 800b27c:	0800b353 	.word	0x0800b353
 800b280:	0800b353 	.word	0x0800b353
 800b284:	0800b30f 	.word	0x0800b30f
 800b288:	0800b353 	.word	0x0800b353
 800b28c:	0800b353 	.word	0x0800b353
 800b290:	0800b353 	.word	0x0800b353
 800b294:	0800b353 	.word	0x0800b353
 800b298:	0800b353 	.word	0x0800b353
 800b29c:	0800b353 	.word	0x0800b353
 800b2a0:	0800b353 	.word	0x0800b353
 800b2a4:	0800b31f 	.word	0x0800b31f
 800b2a8:	0800b353 	.word	0x0800b353
 800b2ac:	0800b353 	.word	0x0800b353
 800b2b0:	0800b353 	.word	0x0800b353
 800b2b4:	0800b353 	.word	0x0800b353
 800b2b8:	0800b353 	.word	0x0800b353
 800b2bc:	0800b353 	.word	0x0800b353
 800b2c0:	0800b353 	.word	0x0800b353
 800b2c4:	0800b353 	.word	0x0800b353
 800b2c8:	0800b353 	.word	0x0800b353
 800b2cc:	0800b353 	.word	0x0800b353
 800b2d0:	0800b353 	.word	0x0800b353
 800b2d4:	0800b353 	.word	0x0800b353
 800b2d8:	0800b353 	.word	0x0800b353
 800b2dc:	0800b353 	.word	0x0800b353
 800b2e0:	0800b353 	.word	0x0800b353
 800b2e4:	0800b345 	.word	0x0800b345
 800b2e8:	2b40      	cmp	r3, #64	@ 0x40
 800b2ea:	d02e      	beq.n	800b34a <UART_SetConfig+0x8aa>
 800b2ec:	e031      	b.n	800b352 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2ee:	f7fb fe29 	bl	8006f44 <HAL_RCC_GetPCLK1Freq>
 800b2f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2f4:	e033      	b.n	800b35e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2f6:	f7fb fe3b 	bl	8006f70 <HAL_RCC_GetPCLK2Freq>
 800b2fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b2fc:	e02f      	b.n	800b35e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b302:	4618      	mov	r0, r3
 800b304:	f7fd fdea 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b30c:	e027      	b.n	800b35e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b30e:	f107 0318 	add.w	r3, r7, #24
 800b312:	4618      	mov	r0, r3
 800b314:	f7fd ff36 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b318:	69fb      	ldr	r3, [r7, #28]
 800b31a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b31c:	e01f      	b.n	800b35e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b31e:	4b2d      	ldr	r3, [pc, #180]	@ (800b3d4 <UART_SetConfig+0x934>)
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f003 0320 	and.w	r3, r3, #32
 800b326:	2b00      	cmp	r3, #0
 800b328:	d009      	beq.n	800b33e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b32a:	4b2a      	ldr	r3, [pc, #168]	@ (800b3d4 <UART_SetConfig+0x934>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	08db      	lsrs	r3, r3, #3
 800b330:	f003 0303 	and.w	r3, r3, #3
 800b334:	4a24      	ldr	r2, [pc, #144]	@ (800b3c8 <UART_SetConfig+0x928>)
 800b336:	fa22 f303 	lsr.w	r3, r2, r3
 800b33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b33c:	e00f      	b.n	800b35e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b33e:	4b22      	ldr	r3, [pc, #136]	@ (800b3c8 <UART_SetConfig+0x928>)
 800b340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b342:	e00c      	b.n	800b35e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b344:	4b21      	ldr	r3, [pc, #132]	@ (800b3cc <UART_SetConfig+0x92c>)
 800b346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b348:	e009      	b.n	800b35e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b34a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b350:	e005      	b.n	800b35e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b352:	2300      	movs	r3, #0
 800b354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b356:	2301      	movs	r3, #1
 800b358:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b35c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b35e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b360:	2b00      	cmp	r3, #0
 800b362:	f000 80e7 	beq.w	800b534 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b36a:	4a19      	ldr	r2, [pc, #100]	@ (800b3d0 <UART_SetConfig+0x930>)
 800b36c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b370:	461a      	mov	r2, r3
 800b372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b374:	fbb3 f3f2 	udiv	r3, r3, r2
 800b378:	005a      	lsls	r2, r3, #1
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	685b      	ldr	r3, [r3, #4]
 800b37e:	085b      	lsrs	r3, r3, #1
 800b380:	441a      	add	r2, r3
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	685b      	ldr	r3, [r3, #4]
 800b386:	fbb2 f3f3 	udiv	r3, r2, r3
 800b38a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b38e:	2b0f      	cmp	r3, #15
 800b390:	d916      	bls.n	800b3c0 <UART_SetConfig+0x920>
 800b392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b394:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b398:	d212      	bcs.n	800b3c0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b39a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b39c:	b29b      	uxth	r3, r3
 800b39e:	f023 030f 	bic.w	r3, r3, #15
 800b3a2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3a6:	085b      	lsrs	r3, r3, #1
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	f003 0307 	and.w	r3, r3, #7
 800b3ae:	b29a      	uxth	r2, r3
 800b3b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b3bc:	60da      	str	r2, [r3, #12]
 800b3be:	e0b9      	b.n	800b534 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b3c6:	e0b5      	b.n	800b534 <UART_SetConfig+0xa94>
 800b3c8:	03d09000 	.word	0x03d09000
 800b3cc:	003d0900 	.word	0x003d0900
 800b3d0:	08011cd0 	.word	0x08011cd0
 800b3d4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b3d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b3dc:	2b20      	cmp	r3, #32
 800b3de:	dc49      	bgt.n	800b474 <UART_SetConfig+0x9d4>
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	db7c      	blt.n	800b4de <UART_SetConfig+0xa3e>
 800b3e4:	2b20      	cmp	r3, #32
 800b3e6:	d87a      	bhi.n	800b4de <UART_SetConfig+0xa3e>
 800b3e8:	a201      	add	r2, pc, #4	@ (adr r2, 800b3f0 <UART_SetConfig+0x950>)
 800b3ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ee:	bf00      	nop
 800b3f0:	0800b47b 	.word	0x0800b47b
 800b3f4:	0800b483 	.word	0x0800b483
 800b3f8:	0800b4df 	.word	0x0800b4df
 800b3fc:	0800b4df 	.word	0x0800b4df
 800b400:	0800b48b 	.word	0x0800b48b
 800b404:	0800b4df 	.word	0x0800b4df
 800b408:	0800b4df 	.word	0x0800b4df
 800b40c:	0800b4df 	.word	0x0800b4df
 800b410:	0800b49b 	.word	0x0800b49b
 800b414:	0800b4df 	.word	0x0800b4df
 800b418:	0800b4df 	.word	0x0800b4df
 800b41c:	0800b4df 	.word	0x0800b4df
 800b420:	0800b4df 	.word	0x0800b4df
 800b424:	0800b4df 	.word	0x0800b4df
 800b428:	0800b4df 	.word	0x0800b4df
 800b42c:	0800b4df 	.word	0x0800b4df
 800b430:	0800b4ab 	.word	0x0800b4ab
 800b434:	0800b4df 	.word	0x0800b4df
 800b438:	0800b4df 	.word	0x0800b4df
 800b43c:	0800b4df 	.word	0x0800b4df
 800b440:	0800b4df 	.word	0x0800b4df
 800b444:	0800b4df 	.word	0x0800b4df
 800b448:	0800b4df 	.word	0x0800b4df
 800b44c:	0800b4df 	.word	0x0800b4df
 800b450:	0800b4df 	.word	0x0800b4df
 800b454:	0800b4df 	.word	0x0800b4df
 800b458:	0800b4df 	.word	0x0800b4df
 800b45c:	0800b4df 	.word	0x0800b4df
 800b460:	0800b4df 	.word	0x0800b4df
 800b464:	0800b4df 	.word	0x0800b4df
 800b468:	0800b4df 	.word	0x0800b4df
 800b46c:	0800b4df 	.word	0x0800b4df
 800b470:	0800b4d1 	.word	0x0800b4d1
 800b474:	2b40      	cmp	r3, #64	@ 0x40
 800b476:	d02e      	beq.n	800b4d6 <UART_SetConfig+0xa36>
 800b478:	e031      	b.n	800b4de <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b47a:	f7fb fd63 	bl	8006f44 <HAL_RCC_GetPCLK1Freq>
 800b47e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b480:	e033      	b.n	800b4ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b482:	f7fb fd75 	bl	8006f70 <HAL_RCC_GetPCLK2Freq>
 800b486:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b488:	e02f      	b.n	800b4ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b48a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b48e:	4618      	mov	r0, r3
 800b490:	f7fd fd24 	bl	8008edc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b496:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b498:	e027      	b.n	800b4ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b49a:	f107 0318 	add.w	r3, r7, #24
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f7fd fe70 	bl	8009184 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4a8:	e01f      	b.n	800b4ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b4aa:	4b2d      	ldr	r3, [pc, #180]	@ (800b560 <UART_SetConfig+0xac0>)
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f003 0320 	and.w	r3, r3, #32
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d009      	beq.n	800b4ca <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b4b6:	4b2a      	ldr	r3, [pc, #168]	@ (800b560 <UART_SetConfig+0xac0>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	08db      	lsrs	r3, r3, #3
 800b4bc:	f003 0303 	and.w	r3, r3, #3
 800b4c0:	4a28      	ldr	r2, [pc, #160]	@ (800b564 <UART_SetConfig+0xac4>)
 800b4c2:	fa22 f303 	lsr.w	r3, r2, r3
 800b4c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b4c8:	e00f      	b.n	800b4ea <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b4ca:	4b26      	ldr	r3, [pc, #152]	@ (800b564 <UART_SetConfig+0xac4>)
 800b4cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4ce:	e00c      	b.n	800b4ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b4d0:	4b25      	ldr	r3, [pc, #148]	@ (800b568 <UART_SetConfig+0xac8>)
 800b4d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4d4:	e009      	b.n	800b4ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b4d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b4dc:	e005      	b.n	800b4ea <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b4e8:	bf00      	nop
    }

    if (pclk != 0U)
 800b4ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d021      	beq.n	800b534 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4f0:	697b      	ldr	r3, [r7, #20]
 800b4f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4f4:	4a1d      	ldr	r2, [pc, #116]	@ (800b56c <UART_SetConfig+0xacc>)
 800b4f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4fe:	fbb3 f2f2 	udiv	r2, r3, r2
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	085b      	lsrs	r3, r3, #1
 800b508:	441a      	add	r2, r3
 800b50a:	697b      	ldr	r3, [r7, #20]
 800b50c:	685b      	ldr	r3, [r3, #4]
 800b50e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b512:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b516:	2b0f      	cmp	r3, #15
 800b518:	d909      	bls.n	800b52e <UART_SetConfig+0xa8e>
 800b51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b51c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b520:	d205      	bcs.n	800b52e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b524:	b29a      	uxth	r2, r3
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	60da      	str	r2, [r3, #12]
 800b52c:	e002      	b.n	800b534 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	2201      	movs	r2, #1
 800b538:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b53c:	697b      	ldr	r3, [r7, #20]
 800b53e:	2201      	movs	r2, #1
 800b540:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	2200      	movs	r2, #0
 800b548:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	2200      	movs	r2, #0
 800b54e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b550:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b554:	4618      	mov	r0, r3
 800b556:	3748      	adds	r7, #72	@ 0x48
 800b558:	46bd      	mov	sp, r7
 800b55a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b55e:	bf00      	nop
 800b560:	58024400 	.word	0x58024400
 800b564:	03d09000 	.word	0x03d09000
 800b568:	003d0900 	.word	0x003d0900
 800b56c:	08011cd0 	.word	0x08011cd0

0800b570 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57c:	f003 0308 	and.w	r3, r3, #8
 800b580:	2b00      	cmp	r3, #0
 800b582:	d00a      	beq.n	800b59a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	430a      	orrs	r2, r1
 800b598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b59e:	f003 0301 	and.w	r3, r3, #1
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d00a      	beq.n	800b5bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	430a      	orrs	r2, r1
 800b5ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5c0:	f003 0302 	and.w	r3, r3, #2
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d00a      	beq.n	800b5de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	430a      	orrs	r2, r1
 800b5dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5e2:	f003 0304 	and.w	r3, r3, #4
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d00a      	beq.n	800b600 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	430a      	orrs	r2, r1
 800b5fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b604:	f003 0310 	and.w	r3, r3, #16
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d00a      	beq.n	800b622 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	430a      	orrs	r2, r1
 800b620:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b626:	f003 0320 	and.w	r3, r3, #32
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d00a      	beq.n	800b644 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	430a      	orrs	r2, r1
 800b642:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d01a      	beq.n	800b686 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	430a      	orrs	r2, r1
 800b664:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b66a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b66e:	d10a      	bne.n	800b686 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	430a      	orrs	r2, r1
 800b684:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b68a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d00a      	beq.n	800b6a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	685b      	ldr	r3, [r3, #4]
 800b698:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	430a      	orrs	r2, r1
 800b6a6:	605a      	str	r2, [r3, #4]
  }
}
 800b6a8:	bf00      	nop
 800b6aa:	370c      	adds	r7, #12
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b2:	4770      	bx	lr

0800b6b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b098      	sub	sp, #96	@ 0x60
 800b6b8:	af02      	add	r7, sp, #8
 800b6ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b6c4:	f7f5 f880 	bl	80007c8 <HAL_GetTick>
 800b6c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f003 0308 	and.w	r3, r3, #8
 800b6d4:	2b08      	cmp	r3, #8
 800b6d6:	d12f      	bne.n	800b738 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b6d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b6dc:	9300      	str	r3, [sp, #0]
 800b6de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 f88e 	bl	800b808 <UART_WaitOnFlagUntilTimeout>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d022      	beq.n	800b738 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6fa:	e853 3f00 	ldrex	r3, [r3]
 800b6fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b702:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b706:	653b      	str	r3, [r7, #80]	@ 0x50
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	461a      	mov	r2, r3
 800b70e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b710:	647b      	str	r3, [r7, #68]	@ 0x44
 800b712:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b714:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b716:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b718:	e841 2300 	strex	r3, r2, [r1]
 800b71c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b71e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b720:	2b00      	cmp	r3, #0
 800b722:	d1e6      	bne.n	800b6f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	2220      	movs	r2, #32
 800b728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	2200      	movs	r2, #0
 800b730:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b734:	2303      	movs	r3, #3
 800b736:	e063      	b.n	800b800 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f003 0304 	and.w	r3, r3, #4
 800b742:	2b04      	cmp	r3, #4
 800b744:	d149      	bne.n	800b7da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b746:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b74e:	2200      	movs	r2, #0
 800b750:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f000 f857 	bl	800b808 <UART_WaitOnFlagUntilTimeout>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d03c      	beq.n	800b7da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b768:	e853 3f00 	ldrex	r3, [r3]
 800b76c:	623b      	str	r3, [r7, #32]
   return(result);
 800b76e:	6a3b      	ldr	r3, [r7, #32]
 800b770:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b774:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	461a      	mov	r2, r3
 800b77c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b77e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b780:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b786:	e841 2300 	strex	r3, r2, [r1]
 800b78a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d1e6      	bne.n	800b760 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	3308      	adds	r3, #8
 800b798:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	e853 3f00 	ldrex	r3, [r3]
 800b7a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	f023 0301 	bic.w	r3, r3, #1
 800b7a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	3308      	adds	r3, #8
 800b7b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7b2:	61fa      	str	r2, [r7, #28]
 800b7b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b6:	69b9      	ldr	r1, [r7, #24]
 800b7b8:	69fa      	ldr	r2, [r7, #28]
 800b7ba:	e841 2300 	strex	r3, r2, [r1]
 800b7be:	617b      	str	r3, [r7, #20]
   return(result);
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d1e5      	bne.n	800b792 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2220      	movs	r2, #32
 800b7ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b7d6:	2303      	movs	r3, #3
 800b7d8:	e012      	b.n	800b800 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	2220      	movs	r2, #32
 800b7de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2220      	movs	r2, #32
 800b7e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2200      	movs	r2, #0
 800b7fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7fe:	2300      	movs	r3, #0
}
 800b800:	4618      	mov	r0, r3
 800b802:	3758      	adds	r7, #88	@ 0x58
 800b804:	46bd      	mov	sp, r7
 800b806:	bd80      	pop	{r7, pc}

0800b808 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b084      	sub	sp, #16
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	60f8      	str	r0, [r7, #12]
 800b810:	60b9      	str	r1, [r7, #8]
 800b812:	603b      	str	r3, [r7, #0]
 800b814:	4613      	mov	r3, r2
 800b816:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b818:	e04f      	b.n	800b8ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b81a:	69bb      	ldr	r3, [r7, #24]
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b820:	d04b      	beq.n	800b8ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b822:	f7f4 ffd1 	bl	80007c8 <HAL_GetTick>
 800b826:	4602      	mov	r2, r0
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	1ad3      	subs	r3, r2, r3
 800b82c:	69ba      	ldr	r2, [r7, #24]
 800b82e:	429a      	cmp	r2, r3
 800b830:	d302      	bcc.n	800b838 <UART_WaitOnFlagUntilTimeout+0x30>
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d101      	bne.n	800b83c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b838:	2303      	movs	r3, #3
 800b83a:	e04e      	b.n	800b8da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f003 0304 	and.w	r3, r3, #4
 800b846:	2b00      	cmp	r3, #0
 800b848:	d037      	beq.n	800b8ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	2b80      	cmp	r3, #128	@ 0x80
 800b84e:	d034      	beq.n	800b8ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	2b40      	cmp	r3, #64	@ 0x40
 800b854:	d031      	beq.n	800b8ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	69db      	ldr	r3, [r3, #28]
 800b85c:	f003 0308 	and.w	r3, r3, #8
 800b860:	2b08      	cmp	r3, #8
 800b862:	d110      	bne.n	800b886 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	2208      	movs	r2, #8
 800b86a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b86c:	68f8      	ldr	r0, [r7, #12]
 800b86e:	f000 f839 	bl	800b8e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2208      	movs	r2, #8
 800b876:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	2200      	movs	r2, #0
 800b87e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b882:	2301      	movs	r3, #1
 800b884:	e029      	b.n	800b8da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	69db      	ldr	r3, [r3, #28]
 800b88c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b890:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b894:	d111      	bne.n	800b8ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b89e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b8a0:	68f8      	ldr	r0, [r7, #12]
 800b8a2:	f000 f81f 	bl	800b8e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	2220      	movs	r2, #32
 800b8aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b8b6:	2303      	movs	r3, #3
 800b8b8:	e00f      	b.n	800b8da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	69da      	ldr	r2, [r3, #28]
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	4013      	ands	r3, r2
 800b8c4:	68ba      	ldr	r2, [r7, #8]
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	bf0c      	ite	eq
 800b8ca:	2301      	moveq	r3, #1
 800b8cc:	2300      	movne	r3, #0
 800b8ce:	b2db      	uxtb	r3, r3
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	79fb      	ldrb	r3, [r7, #7]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d0a0      	beq.n	800b81a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b8d8:	2300      	movs	r3, #0
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3710      	adds	r7, #16
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}
	...

0800b8e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b095      	sub	sp, #84	@ 0x54
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8f4:	e853 3f00 	ldrex	r3, [r3]
 800b8f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b900:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	461a      	mov	r2, r3
 800b908:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b90a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b90c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b90e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b910:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b912:	e841 2300 	strex	r3, r2, [r1]
 800b916:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d1e6      	bne.n	800b8ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	3308      	adds	r3, #8
 800b924:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	e853 3f00 	ldrex	r3, [r3]
 800b92c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b92e:	69fa      	ldr	r2, [r7, #28]
 800b930:	4b1e      	ldr	r3, [pc, #120]	@ (800b9ac <UART_EndRxTransfer+0xc8>)
 800b932:	4013      	ands	r3, r2
 800b934:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	3308      	adds	r3, #8
 800b93c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b93e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b940:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b942:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b944:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b946:	e841 2300 	strex	r3, r2, [r1]
 800b94a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1e5      	bne.n	800b91e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b956:	2b01      	cmp	r3, #1
 800b958:	d118      	bne.n	800b98c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	e853 3f00 	ldrex	r3, [r3]
 800b966:	60bb      	str	r3, [r7, #8]
   return(result);
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	f023 0310 	bic.w	r3, r3, #16
 800b96e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	461a      	mov	r2, r3
 800b976:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b978:	61bb      	str	r3, [r7, #24]
 800b97a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97c:	6979      	ldr	r1, [r7, #20]
 800b97e:	69ba      	ldr	r2, [r7, #24]
 800b980:	e841 2300 	strex	r3, r2, [r1]
 800b984:	613b      	str	r3, [r7, #16]
   return(result);
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d1e6      	bne.n	800b95a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2220      	movs	r2, #32
 800b990:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	2200      	movs	r2, #0
 800b998:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2200      	movs	r2, #0
 800b99e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b9a0:	bf00      	nop
 800b9a2:	3754      	adds	r7, #84	@ 0x54
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr
 800b9ac:	effffffe 	.word	0xeffffffe

0800b9b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b085      	sub	sp, #20
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b9be:	2b01      	cmp	r3, #1
 800b9c0:	d101      	bne.n	800b9c6 <HAL_UARTEx_DisableFifoMode+0x16>
 800b9c2:	2302      	movs	r3, #2
 800b9c4:	e027      	b.n	800ba16 <HAL_UARTEx_DisableFifoMode+0x66>
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2224      	movs	r2, #36	@ 0x24
 800b9d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f022 0201 	bic.w	r2, r2, #1
 800b9ec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b9f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	68fa      	ldr	r2, [r7, #12]
 800ba02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2220      	movs	r2, #32
 800ba08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3714      	adds	r7, #20
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba20:	4770      	bx	lr

0800ba22 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ba22:	b580      	push	{r7, lr}
 800ba24:	b084      	sub	sp, #16
 800ba26:	af00      	add	r7, sp, #0
 800ba28:	6078      	str	r0, [r7, #4]
 800ba2a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ba32:	2b01      	cmp	r3, #1
 800ba34:	d101      	bne.n	800ba3a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ba36:	2302      	movs	r3, #2
 800ba38:	e02d      	b.n	800ba96 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2224      	movs	r2, #36	@ 0x24
 800ba46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681a      	ldr	r2, [r3, #0]
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	f022 0201 	bic.w	r2, r2, #1
 800ba60:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	683a      	ldr	r2, [r7, #0]
 800ba72:	430a      	orrs	r2, r1
 800ba74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	f000 f850 	bl	800bb1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	68fa      	ldr	r2, [r7, #12]
 800ba82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2220      	movs	r2, #32
 800ba88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2200      	movs	r2, #0
 800ba90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ba94:	2300      	movs	r3, #0
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3710      	adds	r7, #16
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}

0800ba9e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ba9e:	b580      	push	{r7, lr}
 800baa0:	b084      	sub	sp, #16
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
 800baa6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d101      	bne.n	800bab6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bab2:	2302      	movs	r3, #2
 800bab4:	e02d      	b.n	800bb12 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2201      	movs	r2, #1
 800baba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	2224      	movs	r2, #36	@ 0x24
 800bac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	681a      	ldr	r2, [r3, #0]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	f022 0201 	bic.w	r2, r2, #1
 800badc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	683a      	ldr	r2, [r7, #0]
 800baee:	430a      	orrs	r2, r1
 800baf0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800baf2:	6878      	ldr	r0, [r7, #4]
 800baf4:	f000 f812 	bl	800bb1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	68fa      	ldr	r2, [r7, #12]
 800bafe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	2220      	movs	r2, #32
 800bb04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bb10:	2300      	movs	r3, #0
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
	...

0800bb1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	b085      	sub	sp, #20
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d108      	bne.n	800bb3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2201      	movs	r2, #1
 800bb30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2201      	movs	r2, #1
 800bb38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bb3c:	e031      	b.n	800bba2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bb3e:	2310      	movs	r3, #16
 800bb40:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bb42:	2310      	movs	r3, #16
 800bb44:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	689b      	ldr	r3, [r3, #8]
 800bb4c:	0e5b      	lsrs	r3, r3, #25
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	f003 0307 	and.w	r3, r3, #7
 800bb54:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	0f5b      	lsrs	r3, r3, #29
 800bb5e:	b2db      	uxtb	r3, r3
 800bb60:	f003 0307 	and.w	r3, r3, #7
 800bb64:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb66:	7bbb      	ldrb	r3, [r7, #14]
 800bb68:	7b3a      	ldrb	r2, [r7, #12]
 800bb6a:	4911      	ldr	r1, [pc, #68]	@ (800bbb0 <UARTEx_SetNbDataToProcess+0x94>)
 800bb6c:	5c8a      	ldrb	r2, [r1, r2]
 800bb6e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bb72:	7b3a      	ldrb	r2, [r7, #12]
 800bb74:	490f      	ldr	r1, [pc, #60]	@ (800bbb4 <UARTEx_SetNbDataToProcess+0x98>)
 800bb76:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bb78:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb7c:	b29a      	uxth	r2, r3
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb84:	7bfb      	ldrb	r3, [r7, #15]
 800bb86:	7b7a      	ldrb	r2, [r7, #13]
 800bb88:	4909      	ldr	r1, [pc, #36]	@ (800bbb0 <UARTEx_SetNbDataToProcess+0x94>)
 800bb8a:	5c8a      	ldrb	r2, [r1, r2]
 800bb8c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bb90:	7b7a      	ldrb	r2, [r7, #13]
 800bb92:	4908      	ldr	r1, [pc, #32]	@ (800bbb4 <UARTEx_SetNbDataToProcess+0x98>)
 800bb94:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bb96:	fb93 f3f2 	sdiv	r3, r3, r2
 800bb9a:	b29a      	uxth	r2, r3
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800bba2:	bf00      	nop
 800bba4:	3714      	adds	r7, #20
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr
 800bbae:	bf00      	nop
 800bbb0:	08011ce8 	.word	0x08011ce8
 800bbb4:	08011cf0 	.word	0x08011cf0

0800bbb8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bbb8:	b084      	sub	sp, #16
 800bbba:	b580      	push	{r7, lr}
 800bbbc:	b084      	sub	sp, #16
 800bbbe:	af00      	add	r7, sp, #0
 800bbc0:	6078      	str	r0, [r7, #4]
 800bbc2:	f107 001c 	add.w	r0, r7, #28
 800bbc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bbca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800bbce:	2b01      	cmp	r3, #1
 800bbd0:	d121      	bne.n	800bc16 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbd6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	68da      	ldr	r2, [r3, #12]
 800bbe2:	4b2c      	ldr	r3, [pc, #176]	@ (800bc94 <USB_CoreInit+0xdc>)
 800bbe4:	4013      	ands	r3, r2
 800bbe6:	687a      	ldr	r2, [r7, #4]
 800bbe8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	68db      	ldr	r3, [r3, #12]
 800bbee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bbf6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	d105      	bne.n	800bc0a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	68db      	ldr	r3, [r3, #12]
 800bc02:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f001 fafa 	bl	800d204 <USB_CoreReset>
 800bc10:	4603      	mov	r3, r0
 800bc12:	73fb      	strb	r3, [r7, #15]
 800bc14:	e01b      	b.n	800bc4e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f001 faee 	bl	800d204 <USB_CoreReset>
 800bc28:	4603      	mov	r3, r0
 800bc2a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bc2c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d106      	bne.n	800bc42 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc38:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	639a      	str	r2, [r3, #56]	@ 0x38
 800bc40:	e005      	b.n	800bc4e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc46:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bc4e:	7fbb      	ldrb	r3, [r7, #30]
 800bc50:	2b01      	cmp	r3, #1
 800bc52:	d116      	bne.n	800bc82 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc58:	b29a      	uxth	r2, r3
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bc62:	4b0d      	ldr	r3, [pc, #52]	@ (800bc98 <USB_CoreInit+0xe0>)
 800bc64:	4313      	orrs	r3, r2
 800bc66:	687a      	ldr	r2, [r7, #4]
 800bc68:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	689b      	ldr	r3, [r3, #8]
 800bc6e:	f043 0206 	orr.w	r2, r3, #6
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	689b      	ldr	r3, [r3, #8]
 800bc7a:	f043 0220 	orr.w	r2, r3, #32
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bc82:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc84:	4618      	mov	r0, r3
 800bc86:	3710      	adds	r7, #16
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc8e:	b004      	add	sp, #16
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop
 800bc94:	ffbdffbf 	.word	0xffbdffbf
 800bc98:	03ee0000 	.word	0x03ee0000

0800bc9c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b087      	sub	sp, #28
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	60b9      	str	r1, [r7, #8]
 800bca6:	4613      	mov	r3, r2
 800bca8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bcaa:	79fb      	ldrb	r3, [r7, #7]
 800bcac:	2b02      	cmp	r3, #2
 800bcae:	d165      	bne.n	800bd7c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bcb0:	68bb      	ldr	r3, [r7, #8]
 800bcb2:	4a41      	ldr	r2, [pc, #260]	@ (800bdb8 <USB_SetTurnaroundTime+0x11c>)
 800bcb4:	4293      	cmp	r3, r2
 800bcb6:	d906      	bls.n	800bcc6 <USB_SetTurnaroundTime+0x2a>
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	4a40      	ldr	r2, [pc, #256]	@ (800bdbc <USB_SetTurnaroundTime+0x120>)
 800bcbc:	4293      	cmp	r3, r2
 800bcbe:	d202      	bcs.n	800bcc6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bcc0:	230f      	movs	r3, #15
 800bcc2:	617b      	str	r3, [r7, #20]
 800bcc4:	e062      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	4a3c      	ldr	r2, [pc, #240]	@ (800bdbc <USB_SetTurnaroundTime+0x120>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d306      	bcc.n	800bcdc <USB_SetTurnaroundTime+0x40>
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	4a3b      	ldr	r2, [pc, #236]	@ (800bdc0 <USB_SetTurnaroundTime+0x124>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d202      	bcs.n	800bcdc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bcd6:	230e      	movs	r3, #14
 800bcd8:	617b      	str	r3, [r7, #20]
 800bcda:	e057      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	4a38      	ldr	r2, [pc, #224]	@ (800bdc0 <USB_SetTurnaroundTime+0x124>)
 800bce0:	4293      	cmp	r3, r2
 800bce2:	d306      	bcc.n	800bcf2 <USB_SetTurnaroundTime+0x56>
 800bce4:	68bb      	ldr	r3, [r7, #8]
 800bce6:	4a37      	ldr	r2, [pc, #220]	@ (800bdc4 <USB_SetTurnaroundTime+0x128>)
 800bce8:	4293      	cmp	r3, r2
 800bcea:	d202      	bcs.n	800bcf2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bcec:	230d      	movs	r3, #13
 800bcee:	617b      	str	r3, [r7, #20]
 800bcf0:	e04c      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	4a33      	ldr	r2, [pc, #204]	@ (800bdc4 <USB_SetTurnaroundTime+0x128>)
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	d306      	bcc.n	800bd08 <USB_SetTurnaroundTime+0x6c>
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	4a32      	ldr	r2, [pc, #200]	@ (800bdc8 <USB_SetTurnaroundTime+0x12c>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d802      	bhi.n	800bd08 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bd02:	230c      	movs	r3, #12
 800bd04:	617b      	str	r3, [r7, #20]
 800bd06:	e041      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bd08:	68bb      	ldr	r3, [r7, #8]
 800bd0a:	4a2f      	ldr	r2, [pc, #188]	@ (800bdc8 <USB_SetTurnaroundTime+0x12c>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d906      	bls.n	800bd1e <USB_SetTurnaroundTime+0x82>
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	4a2e      	ldr	r2, [pc, #184]	@ (800bdcc <USB_SetTurnaroundTime+0x130>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d802      	bhi.n	800bd1e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bd18:	230b      	movs	r3, #11
 800bd1a:	617b      	str	r3, [r7, #20]
 800bd1c:	e036      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	4a2a      	ldr	r2, [pc, #168]	@ (800bdcc <USB_SetTurnaroundTime+0x130>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d906      	bls.n	800bd34 <USB_SetTurnaroundTime+0x98>
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	4a29      	ldr	r2, [pc, #164]	@ (800bdd0 <USB_SetTurnaroundTime+0x134>)
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d802      	bhi.n	800bd34 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bd2e:	230a      	movs	r3, #10
 800bd30:	617b      	str	r3, [r7, #20]
 800bd32:	e02b      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	4a26      	ldr	r2, [pc, #152]	@ (800bdd0 <USB_SetTurnaroundTime+0x134>)
 800bd38:	4293      	cmp	r3, r2
 800bd3a:	d906      	bls.n	800bd4a <USB_SetTurnaroundTime+0xae>
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	4a25      	ldr	r2, [pc, #148]	@ (800bdd4 <USB_SetTurnaroundTime+0x138>)
 800bd40:	4293      	cmp	r3, r2
 800bd42:	d202      	bcs.n	800bd4a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bd44:	2309      	movs	r3, #9
 800bd46:	617b      	str	r3, [r7, #20]
 800bd48:	e020      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	4a21      	ldr	r2, [pc, #132]	@ (800bdd4 <USB_SetTurnaroundTime+0x138>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d306      	bcc.n	800bd60 <USB_SetTurnaroundTime+0xc4>
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	4a20      	ldr	r2, [pc, #128]	@ (800bdd8 <USB_SetTurnaroundTime+0x13c>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d802      	bhi.n	800bd60 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bd5a:	2308      	movs	r3, #8
 800bd5c:	617b      	str	r3, [r7, #20]
 800bd5e:	e015      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	4a1d      	ldr	r2, [pc, #116]	@ (800bdd8 <USB_SetTurnaroundTime+0x13c>)
 800bd64:	4293      	cmp	r3, r2
 800bd66:	d906      	bls.n	800bd76 <USB_SetTurnaroundTime+0xda>
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	4a1c      	ldr	r2, [pc, #112]	@ (800bddc <USB_SetTurnaroundTime+0x140>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d202      	bcs.n	800bd76 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bd70:	2307      	movs	r3, #7
 800bd72:	617b      	str	r3, [r7, #20]
 800bd74:	e00a      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bd76:	2306      	movs	r3, #6
 800bd78:	617b      	str	r3, [r7, #20]
 800bd7a:	e007      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bd7c:	79fb      	ldrb	r3, [r7, #7]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d102      	bne.n	800bd88 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bd82:	2309      	movs	r3, #9
 800bd84:	617b      	str	r3, [r7, #20]
 800bd86:	e001      	b.n	800bd8c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bd88:	2309      	movs	r3, #9
 800bd8a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	68da      	ldr	r2, [r3, #12]
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	029b      	lsls	r3, r3, #10
 800bda0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800bda4:	431a      	orrs	r2, r3
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bdaa:	2300      	movs	r3, #0
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	371c      	adds	r7, #28
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr
 800bdb8:	00d8acbf 	.word	0x00d8acbf
 800bdbc:	00e4e1c0 	.word	0x00e4e1c0
 800bdc0:	00f42400 	.word	0x00f42400
 800bdc4:	01067380 	.word	0x01067380
 800bdc8:	011a499f 	.word	0x011a499f
 800bdcc:	01312cff 	.word	0x01312cff
 800bdd0:	014ca43f 	.word	0x014ca43f
 800bdd4:	016e3600 	.word	0x016e3600
 800bdd8:	01a6ab1f 	.word	0x01a6ab1f
 800bddc:	01e84800 	.word	0x01e84800

0800bde0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bde0:	b480      	push	{r7}
 800bde2:	b083      	sub	sp, #12
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	689b      	ldr	r3, [r3, #8]
 800bdec:	f043 0201 	orr.w	r2, r3, #1
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	370c      	adds	r7, #12
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be00:	4770      	bx	lr

0800be02 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800be02:	b480      	push	{r7}
 800be04:	b083      	sub	sp, #12
 800be06:	af00      	add	r7, sp, #0
 800be08:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	689b      	ldr	r3, [r3, #8]
 800be0e:	f023 0201 	bic.w	r2, r3, #1
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800be16:	2300      	movs	r3, #0
}
 800be18:	4618      	mov	r0, r3
 800be1a:	370c      	adds	r7, #12
 800be1c:	46bd      	mov	sp, r7
 800be1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be22:	4770      	bx	lr

0800be24 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b084      	sub	sp, #16
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	460b      	mov	r3, r1
 800be2e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800be30:	2300      	movs	r3, #0
 800be32:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800be40:	78fb      	ldrb	r3, [r7, #3]
 800be42:	2b01      	cmp	r3, #1
 800be44:	d115      	bne.n	800be72 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	68db      	ldr	r3, [r3, #12]
 800be4a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800be52:	200a      	movs	r0, #10
 800be54:	f7f4 fcc4 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	330a      	adds	r3, #10
 800be5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f001 f93f 	bl	800d0e2 <USB_GetMode>
 800be64:	4603      	mov	r3, r0
 800be66:	2b01      	cmp	r3, #1
 800be68:	d01e      	beq.n	800bea8 <USB_SetCurrentMode+0x84>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	2bc7      	cmp	r3, #199	@ 0xc7
 800be6e:	d9f0      	bls.n	800be52 <USB_SetCurrentMode+0x2e>
 800be70:	e01a      	b.n	800bea8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800be72:	78fb      	ldrb	r3, [r7, #3]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d115      	bne.n	800bea4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	68db      	ldr	r3, [r3, #12]
 800be7c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800be84:	200a      	movs	r0, #10
 800be86:	f7f4 fcab 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	330a      	adds	r3, #10
 800be8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f001 f926 	bl	800d0e2 <USB_GetMode>
 800be96:	4603      	mov	r3, r0
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d005      	beq.n	800bea8 <USB_SetCurrentMode+0x84>
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2bc7      	cmp	r3, #199	@ 0xc7
 800bea0:	d9f0      	bls.n	800be84 <USB_SetCurrentMode+0x60>
 800bea2:	e001      	b.n	800bea8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bea4:	2301      	movs	r3, #1
 800bea6:	e005      	b.n	800beb4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2bc8      	cmp	r3, #200	@ 0xc8
 800beac:	d101      	bne.n	800beb2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800beae:	2301      	movs	r3, #1
 800beb0:	e000      	b.n	800beb4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800beb2:	2300      	movs	r3, #0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3710      	adds	r7, #16
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}

0800bebc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bebc:	b084      	sub	sp, #16
 800bebe:	b580      	push	{r7, lr}
 800bec0:	b086      	sub	sp, #24
 800bec2:	af00      	add	r7, sp, #0
 800bec4:	6078      	str	r0, [r7, #4]
 800bec6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800beca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bece:	2300      	movs	r3, #0
 800bed0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bed6:	2300      	movs	r3, #0
 800bed8:	613b      	str	r3, [r7, #16]
 800beda:	e009      	b.n	800bef0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	693b      	ldr	r3, [r7, #16]
 800bee0:	3340      	adds	r3, #64	@ 0x40
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	4413      	add	r3, r2
 800bee6:	2200      	movs	r2, #0
 800bee8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800beea:	693b      	ldr	r3, [r7, #16]
 800beec:	3301      	adds	r3, #1
 800beee:	613b      	str	r3, [r7, #16]
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	2b0e      	cmp	r3, #14
 800bef4:	d9f2      	bls.n	800bedc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bef6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800befa:	2b00      	cmp	r3, #0
 800befc:	d11c      	bne.n	800bf38 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf04:	685b      	ldr	r3, [r3, #4]
 800bf06:	68fa      	ldr	r2, [r7, #12]
 800bf08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf0c:	f043 0302 	orr.w	r3, r3, #2
 800bf10:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf16:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	601a      	str	r2, [r3, #0]
 800bf36:	e005      	b.n	800bf44 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf3c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bf50:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d10d      	bne.n	800bf74 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bf58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d104      	bne.n	800bf6a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bf60:	2100      	movs	r1, #0
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	f000 f968 	bl	800c238 <USB_SetDevSpeed>
 800bf68:	e008      	b.n	800bf7c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800bf6a:	2101      	movs	r1, #1
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f000 f963 	bl	800c238 <USB_SetDevSpeed>
 800bf72:	e003      	b.n	800bf7c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800bf74:	2103      	movs	r1, #3
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f000 f95e 	bl	800c238 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bf7c:	2110      	movs	r1, #16
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 f8fa 	bl	800c178 <USB_FlushTxFifo>
 800bf84:	4603      	mov	r3, r0
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d001      	beq.n	800bf8e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f000 f924 	bl	800c1dc <USB_FlushRxFifo>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d001      	beq.n	800bf9e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfa4:	461a      	mov	r2, r3
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfb0:	461a      	mov	r2, r3
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfbc:	461a      	mov	r2, r3
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	613b      	str	r3, [r7, #16]
 800bfc6:	e043      	b.n	800c050 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bfc8:	693b      	ldr	r3, [r7, #16]
 800bfca:	015a      	lsls	r2, r3, #5
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	4413      	add	r3, r2
 800bfd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bfda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bfde:	d118      	bne.n	800c012 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d10a      	bne.n	800bffc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bfe6:	693b      	ldr	r3, [r7, #16]
 800bfe8:	015a      	lsls	r2, r3, #5
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	4413      	add	r3, r2
 800bfee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bff2:	461a      	mov	r2, r3
 800bff4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bff8:	6013      	str	r3, [r2, #0]
 800bffa:	e013      	b.n	800c024 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	015a      	lsls	r2, r3, #5
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	4413      	add	r3, r2
 800c004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c008:	461a      	mov	r2, r3
 800c00a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c00e:	6013      	str	r3, [r2, #0]
 800c010:	e008      	b.n	800c024 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	015a      	lsls	r2, r3, #5
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	4413      	add	r3, r2
 800c01a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c01e:	461a      	mov	r2, r3
 800c020:	2300      	movs	r3, #0
 800c022:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c024:	693b      	ldr	r3, [r7, #16]
 800c026:	015a      	lsls	r2, r3, #5
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	4413      	add	r3, r2
 800c02c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c030:	461a      	mov	r2, r3
 800c032:	2300      	movs	r3, #0
 800c034:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	015a      	lsls	r2, r3, #5
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	4413      	add	r3, r2
 800c03e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c042:	461a      	mov	r2, r3
 800c044:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c048:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	3301      	adds	r3, #1
 800c04e:	613b      	str	r3, [r7, #16]
 800c050:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c054:	461a      	mov	r2, r3
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	4293      	cmp	r3, r2
 800c05a:	d3b5      	bcc.n	800bfc8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c05c:	2300      	movs	r3, #0
 800c05e:	613b      	str	r3, [r7, #16]
 800c060:	e043      	b.n	800c0ea <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	015a      	lsls	r2, r3, #5
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	4413      	add	r3, r2
 800c06a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c074:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c078:	d118      	bne.n	800c0ac <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800c07a:	693b      	ldr	r3, [r7, #16]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d10a      	bne.n	800c096 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	015a      	lsls	r2, r3, #5
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	4413      	add	r3, r2
 800c088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c08c:	461a      	mov	r2, r3
 800c08e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c092:	6013      	str	r3, [r2, #0]
 800c094:	e013      	b.n	800c0be <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c096:	693b      	ldr	r3, [r7, #16]
 800c098:	015a      	lsls	r2, r3, #5
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	4413      	add	r3, r2
 800c09e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0a2:	461a      	mov	r2, r3
 800c0a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c0a8:	6013      	str	r3, [r2, #0]
 800c0aa:	e008      	b.n	800c0be <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c0ac:	693b      	ldr	r3, [r7, #16]
 800c0ae:	015a      	lsls	r2, r3, #5
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	4413      	add	r3, r2
 800c0b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0b8:	461a      	mov	r2, r3
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c0be:	693b      	ldr	r3, [r7, #16]
 800c0c0:	015a      	lsls	r2, r3, #5
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	4413      	add	r3, r2
 800c0c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	015a      	lsls	r2, r3, #5
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	4413      	add	r3, r2
 800c0d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0dc:	461a      	mov	r2, r3
 800c0de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c0e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	3301      	adds	r3, #1
 800c0e8:	613b      	str	r3, [r7, #16]
 800c0ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c0ee:	461a      	mov	r2, r3
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	4293      	cmp	r3, r2
 800c0f4:	d3b5      	bcc.n	800c062 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0fc:	691b      	ldr	r3, [r3, #16]
 800c0fe:	68fa      	ldr	r2, [r7, #12]
 800c100:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c104:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c108:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2200      	movs	r2, #0
 800c10e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800c116:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c118:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d105      	bne.n	800c12c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	699b      	ldr	r3, [r3, #24]
 800c124:	f043 0210 	orr.w	r2, r3, #16
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	699a      	ldr	r2, [r3, #24]
 800c130:	4b0f      	ldr	r3, [pc, #60]	@ (800c170 <USB_DevInit+0x2b4>)
 800c132:	4313      	orrs	r3, r2
 800c134:	687a      	ldr	r2, [r7, #4]
 800c136:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c138:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d005      	beq.n	800c14c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	699b      	ldr	r3, [r3, #24]
 800c144:	f043 0208 	orr.w	r2, r3, #8
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c14c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c150:	2b01      	cmp	r3, #1
 800c152:	d105      	bne.n	800c160 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	699a      	ldr	r2, [r3, #24]
 800c158:	4b06      	ldr	r3, [pc, #24]	@ (800c174 <USB_DevInit+0x2b8>)
 800c15a:	4313      	orrs	r3, r2
 800c15c:	687a      	ldr	r2, [r7, #4]
 800c15e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c160:	7dfb      	ldrb	r3, [r7, #23]
}
 800c162:	4618      	mov	r0, r3
 800c164:	3718      	adds	r7, #24
 800c166:	46bd      	mov	sp, r7
 800c168:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c16c:	b004      	add	sp, #16
 800c16e:	4770      	bx	lr
 800c170:	803c3800 	.word	0x803c3800
 800c174:	40000004 	.word	0x40000004

0800c178 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c178:	b480      	push	{r7}
 800c17a:	b085      	sub	sp, #20
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c182:	2300      	movs	r3, #0
 800c184:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	3301      	adds	r3, #1
 800c18a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c192:	d901      	bls.n	800c198 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c194:	2303      	movs	r3, #3
 800c196:	e01b      	b.n	800c1d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	691b      	ldr	r3, [r3, #16]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	daf2      	bge.n	800c186 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	019b      	lsls	r3, r3, #6
 800c1a8:	f043 0220 	orr.w	r2, r3, #32
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c1bc:	d901      	bls.n	800c1c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c1be:	2303      	movs	r3, #3
 800c1c0:	e006      	b.n	800c1d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	691b      	ldr	r3, [r3, #16]
 800c1c6:	f003 0320 	and.w	r3, r3, #32
 800c1ca:	2b20      	cmp	r3, #32
 800c1cc:	d0f0      	beq.n	800c1b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c1ce:	2300      	movs	r3, #0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3714      	adds	r7, #20
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1da:	4770      	bx	lr

0800c1dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c1dc:	b480      	push	{r7}
 800c1de:	b085      	sub	sp, #20
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c1f4:	d901      	bls.n	800c1fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c1f6:	2303      	movs	r3, #3
 800c1f8:	e018      	b.n	800c22c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	691b      	ldr	r3, [r3, #16]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	daf2      	bge.n	800c1e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c202:	2300      	movs	r3, #0
 800c204:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2210      	movs	r2, #16
 800c20a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	3301      	adds	r3, #1
 800c210:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c218:	d901      	bls.n	800c21e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c21a:	2303      	movs	r3, #3
 800c21c:	e006      	b.n	800c22c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	691b      	ldr	r3, [r3, #16]
 800c222:	f003 0310 	and.w	r3, r3, #16
 800c226:	2b10      	cmp	r3, #16
 800c228:	d0f0      	beq.n	800c20c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c22a:	2300      	movs	r3, #0
}
 800c22c:	4618      	mov	r0, r3
 800c22e:	3714      	adds	r7, #20
 800c230:	46bd      	mov	sp, r7
 800c232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c236:	4770      	bx	lr

0800c238 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c238:	b480      	push	{r7}
 800c23a:	b085      	sub	sp, #20
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	6078      	str	r0, [r7, #4]
 800c240:	460b      	mov	r3, r1
 800c242:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	78fb      	ldrb	r3, [r7, #3]
 800c252:	68f9      	ldr	r1, [r7, #12]
 800c254:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c258:	4313      	orrs	r3, r2
 800c25a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c25c:	2300      	movs	r3, #0
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3714      	adds	r7, #20
 800c262:	46bd      	mov	sp, r7
 800c264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c268:	4770      	bx	lr

0800c26a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800c26a:	b480      	push	{r7}
 800c26c:	b087      	sub	sp, #28
 800c26e:	af00      	add	r7, sp, #0
 800c270:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c27c:	689b      	ldr	r3, [r3, #8]
 800c27e:	f003 0306 	and.w	r3, r3, #6
 800c282:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d102      	bne.n	800c290 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c28a:	2300      	movs	r3, #0
 800c28c:	75fb      	strb	r3, [r7, #23]
 800c28e:	e00a      	b.n	800c2a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	2b02      	cmp	r3, #2
 800c294:	d002      	beq.n	800c29c <USB_GetDevSpeed+0x32>
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	2b06      	cmp	r3, #6
 800c29a:	d102      	bne.n	800c2a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c29c:	2302      	movs	r3, #2
 800c29e:	75fb      	strb	r3, [r7, #23]
 800c2a0:	e001      	b.n	800c2a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c2a2:	230f      	movs	r3, #15
 800c2a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c2a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	371c      	adds	r7, #28
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b2:	4770      	bx	lr

0800c2b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c2b4:	b480      	push	{r7}
 800c2b6:	b085      	sub	sp, #20
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
 800c2bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	781b      	ldrb	r3, [r3, #0]
 800c2c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	785b      	ldrb	r3, [r3, #1]
 800c2cc:	2b01      	cmp	r3, #1
 800c2ce:	d139      	bne.n	800c344 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2d6:	69da      	ldr	r2, [r3, #28]
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	781b      	ldrb	r3, [r3, #0]
 800c2dc:	f003 030f 	and.w	r3, r3, #15
 800c2e0:	2101      	movs	r1, #1
 800c2e2:	fa01 f303 	lsl.w	r3, r1, r3
 800c2e6:	b29b      	uxth	r3, r3
 800c2e8:	68f9      	ldr	r1, [r7, #12]
 800c2ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	015a      	lsls	r2, r3, #5
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	4413      	add	r3, r2
 800c2fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c304:	2b00      	cmp	r3, #0
 800c306:	d153      	bne.n	800c3b0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	015a      	lsls	r2, r3, #5
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	4413      	add	r3, r2
 800c310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c314:	681a      	ldr	r2, [r3, #0]
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	689b      	ldr	r3, [r3, #8]
 800c31a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c31e:	683b      	ldr	r3, [r7, #0]
 800c320:	791b      	ldrb	r3, [r3, #4]
 800c322:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c324:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	059b      	lsls	r3, r3, #22
 800c32a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c32c:	431a      	orrs	r2, r3
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	0159      	lsls	r1, r3, #5
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	440b      	add	r3, r1
 800c336:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c33a:	4619      	mov	r1, r3
 800c33c:	4b20      	ldr	r3, [pc, #128]	@ (800c3c0 <USB_ActivateEndpoint+0x10c>)
 800c33e:	4313      	orrs	r3, r2
 800c340:	600b      	str	r3, [r1, #0]
 800c342:	e035      	b.n	800c3b0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c34a:	69da      	ldr	r2, [r3, #28]
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	f003 030f 	and.w	r3, r3, #15
 800c354:	2101      	movs	r1, #1
 800c356:	fa01 f303 	lsl.w	r3, r1, r3
 800c35a:	041b      	lsls	r3, r3, #16
 800c35c:	68f9      	ldr	r1, [r7, #12]
 800c35e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c362:	4313      	orrs	r3, r2
 800c364:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	015a      	lsls	r2, r3, #5
 800c36a:	68fb      	ldr	r3, [r7, #12]
 800c36c:	4413      	add	r3, r2
 800c36e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d119      	bne.n	800c3b0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c37c:	68bb      	ldr	r3, [r7, #8]
 800c37e:	015a      	lsls	r2, r3, #5
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	4413      	add	r3, r2
 800c384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c388:	681a      	ldr	r2, [r3, #0]
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	689b      	ldr	r3, [r3, #8]
 800c38e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	791b      	ldrb	r3, [r3, #4]
 800c396:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c398:	430b      	orrs	r3, r1
 800c39a:	431a      	orrs	r2, r3
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	0159      	lsls	r1, r3, #5
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	440b      	add	r3, r1
 800c3a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	4b05      	ldr	r3, [pc, #20]	@ (800c3c0 <USB_ActivateEndpoint+0x10c>)
 800c3ac:	4313      	orrs	r3, r2
 800c3ae:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c3b0:	2300      	movs	r3, #0
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	3714      	adds	r7, #20
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr
 800c3be:	bf00      	nop
 800c3c0:	10008000 	.word	0x10008000

0800c3c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b085      	sub	sp, #20
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	781b      	ldrb	r3, [r3, #0]
 800c3d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	785b      	ldrb	r3, [r3, #1]
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d161      	bne.n	800c4a4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	015a      	lsls	r2, r3, #5
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	4413      	add	r3, r2
 800c3e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c3f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c3f6:	d11f      	bne.n	800c438 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	015a      	lsls	r2, r3, #5
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	4413      	add	r3, r2
 800c400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	68ba      	ldr	r2, [r7, #8]
 800c408:	0151      	lsls	r1, r2, #5
 800c40a:	68fa      	ldr	r2, [r7, #12]
 800c40c:	440a      	add	r2, r1
 800c40e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c412:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c416:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	015a      	lsls	r2, r3, #5
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	4413      	add	r3, r2
 800c420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	68ba      	ldr	r2, [r7, #8]
 800c428:	0151      	lsls	r1, r2, #5
 800c42a:	68fa      	ldr	r2, [r7, #12]
 800c42c:	440a      	add	r2, r1
 800c42e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c432:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c436:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c43e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	f003 030f 	and.w	r3, r3, #15
 800c448:	2101      	movs	r1, #1
 800c44a:	fa01 f303 	lsl.w	r3, r1, r3
 800c44e:	b29b      	uxth	r3, r3
 800c450:	43db      	mvns	r3, r3
 800c452:	68f9      	ldr	r1, [r7, #12]
 800c454:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c458:	4013      	ands	r3, r2
 800c45a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c462:	69da      	ldr	r2, [r3, #28]
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	f003 030f 	and.w	r3, r3, #15
 800c46c:	2101      	movs	r1, #1
 800c46e:	fa01 f303 	lsl.w	r3, r1, r3
 800c472:	b29b      	uxth	r3, r3
 800c474:	43db      	mvns	r3, r3
 800c476:	68f9      	ldr	r1, [r7, #12]
 800c478:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c47c:	4013      	ands	r3, r2
 800c47e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	015a      	lsls	r2, r3, #5
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	4413      	add	r3, r2
 800c488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c48c:	681a      	ldr	r2, [r3, #0]
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	0159      	lsls	r1, r3, #5
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	440b      	add	r3, r1
 800c496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c49a:	4619      	mov	r1, r3
 800c49c:	4b35      	ldr	r3, [pc, #212]	@ (800c574 <USB_DeactivateEndpoint+0x1b0>)
 800c49e:	4013      	ands	r3, r2
 800c4a0:	600b      	str	r3, [r1, #0]
 800c4a2:	e060      	b.n	800c566 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	015a      	lsls	r2, r3, #5
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	4413      	add	r3, r2
 800c4ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c4b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c4ba:	d11f      	bne.n	800c4fc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	015a      	lsls	r2, r3, #5
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	68ba      	ldr	r2, [r7, #8]
 800c4cc:	0151      	lsls	r1, r2, #5
 800c4ce:	68fa      	ldr	r2, [r7, #12]
 800c4d0:	440a      	add	r2, r1
 800c4d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4d6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c4da:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	015a      	lsls	r2, r3, #5
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	4413      	add	r3, r2
 800c4e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	68ba      	ldr	r2, [r7, #8]
 800c4ec:	0151      	lsls	r1, r2, #5
 800c4ee:	68fa      	ldr	r2, [r7, #12]
 800c4f0:	440a      	add	r2, r1
 800c4f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4f6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c4fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	f003 030f 	and.w	r3, r3, #15
 800c50c:	2101      	movs	r1, #1
 800c50e:	fa01 f303 	lsl.w	r3, r1, r3
 800c512:	041b      	lsls	r3, r3, #16
 800c514:	43db      	mvns	r3, r3
 800c516:	68f9      	ldr	r1, [r7, #12]
 800c518:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c51c:	4013      	ands	r3, r2
 800c51e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c526:	69da      	ldr	r2, [r3, #28]
 800c528:	683b      	ldr	r3, [r7, #0]
 800c52a:	781b      	ldrb	r3, [r3, #0]
 800c52c:	f003 030f 	and.w	r3, r3, #15
 800c530:	2101      	movs	r1, #1
 800c532:	fa01 f303 	lsl.w	r3, r1, r3
 800c536:	041b      	lsls	r3, r3, #16
 800c538:	43db      	mvns	r3, r3
 800c53a:	68f9      	ldr	r1, [r7, #12]
 800c53c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c540:	4013      	ands	r3, r2
 800c542:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	015a      	lsls	r2, r3, #5
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	4413      	add	r3, r2
 800c54c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c550:	681a      	ldr	r2, [r3, #0]
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	0159      	lsls	r1, r3, #5
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	440b      	add	r3, r1
 800c55a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c55e:	4619      	mov	r1, r3
 800c560:	4b05      	ldr	r3, [pc, #20]	@ (800c578 <USB_DeactivateEndpoint+0x1b4>)
 800c562:	4013      	ands	r3, r2
 800c564:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c566:	2300      	movs	r3, #0
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3714      	adds	r7, #20
 800c56c:	46bd      	mov	sp, r7
 800c56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c572:	4770      	bx	lr
 800c574:	ec337800 	.word	0xec337800
 800c578:	eff37800 	.word	0xeff37800

0800c57c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c57c:	b580      	push	{r7, lr}
 800c57e:	b08a      	sub	sp, #40	@ 0x28
 800c580:	af02      	add	r7, sp, #8
 800c582:	60f8      	str	r0, [r7, #12]
 800c584:	60b9      	str	r1, [r7, #8]
 800c586:	4613      	mov	r3, r2
 800c588:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	785b      	ldrb	r3, [r3, #1]
 800c598:	2b01      	cmp	r3, #1
 800c59a:	f040 8185 	bne.w	800c8a8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d132      	bne.n	800c60c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c5a6:	69bb      	ldr	r3, [r7, #24]
 800c5a8:	015a      	lsls	r2, r3, #5
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	4413      	add	r3, r2
 800c5ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5b2:	691a      	ldr	r2, [r3, #16]
 800c5b4:	69bb      	ldr	r3, [r7, #24]
 800c5b6:	0159      	lsls	r1, r3, #5
 800c5b8:	69fb      	ldr	r3, [r7, #28]
 800c5ba:	440b      	add	r3, r1
 800c5bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5c0:	4619      	mov	r1, r3
 800c5c2:	4ba7      	ldr	r3, [pc, #668]	@ (800c860 <USB_EPStartXfer+0x2e4>)
 800c5c4:	4013      	ands	r3, r2
 800c5c6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c5c8:	69bb      	ldr	r3, [r7, #24]
 800c5ca:	015a      	lsls	r2, r3, #5
 800c5cc:	69fb      	ldr	r3, [r7, #28]
 800c5ce:	4413      	add	r3, r2
 800c5d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5d4:	691b      	ldr	r3, [r3, #16]
 800c5d6:	69ba      	ldr	r2, [r7, #24]
 800c5d8:	0151      	lsls	r1, r2, #5
 800c5da:	69fa      	ldr	r2, [r7, #28]
 800c5dc:	440a      	add	r2, r1
 800c5de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c5e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c5e6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c5e8:	69bb      	ldr	r3, [r7, #24]
 800c5ea:	015a      	lsls	r2, r3, #5
 800c5ec:	69fb      	ldr	r3, [r7, #28]
 800c5ee:	4413      	add	r3, r2
 800c5f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5f4:	691a      	ldr	r2, [r3, #16]
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	0159      	lsls	r1, r3, #5
 800c5fa:	69fb      	ldr	r3, [r7, #28]
 800c5fc:	440b      	add	r3, r1
 800c5fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c602:	4619      	mov	r1, r3
 800c604:	4b97      	ldr	r3, [pc, #604]	@ (800c864 <USB_EPStartXfer+0x2e8>)
 800c606:	4013      	ands	r3, r2
 800c608:	610b      	str	r3, [r1, #16]
 800c60a:	e097      	b.n	800c73c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c60c:	69bb      	ldr	r3, [r7, #24]
 800c60e:	015a      	lsls	r2, r3, #5
 800c610:	69fb      	ldr	r3, [r7, #28]
 800c612:	4413      	add	r3, r2
 800c614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c618:	691a      	ldr	r2, [r3, #16]
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	0159      	lsls	r1, r3, #5
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	440b      	add	r3, r1
 800c622:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c626:	4619      	mov	r1, r3
 800c628:	4b8e      	ldr	r3, [pc, #568]	@ (800c864 <USB_EPStartXfer+0x2e8>)
 800c62a:	4013      	ands	r3, r2
 800c62c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	015a      	lsls	r2, r3, #5
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	4413      	add	r3, r2
 800c636:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c63a:	691a      	ldr	r2, [r3, #16]
 800c63c:	69bb      	ldr	r3, [r7, #24]
 800c63e:	0159      	lsls	r1, r3, #5
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	440b      	add	r3, r1
 800c644:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c648:	4619      	mov	r1, r3
 800c64a:	4b85      	ldr	r3, [pc, #532]	@ (800c860 <USB_EPStartXfer+0x2e4>)
 800c64c:	4013      	ands	r3, r2
 800c64e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800c650:	69bb      	ldr	r3, [r7, #24]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d11a      	bne.n	800c68c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	691a      	ldr	r2, [r3, #16]
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	689b      	ldr	r3, [r3, #8]
 800c65e:	429a      	cmp	r2, r3
 800c660:	d903      	bls.n	800c66a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	689a      	ldr	r2, [r3, #8]
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	015a      	lsls	r2, r3, #5
 800c66e:	69fb      	ldr	r3, [r7, #28]
 800c670:	4413      	add	r3, r2
 800c672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c676:	691b      	ldr	r3, [r3, #16]
 800c678:	69ba      	ldr	r2, [r7, #24]
 800c67a:	0151      	lsls	r1, r2, #5
 800c67c:	69fa      	ldr	r2, [r7, #28]
 800c67e:	440a      	add	r2, r1
 800c680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c684:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c688:	6113      	str	r3, [r2, #16]
 800c68a:	e044      	b.n	800c716 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c68c:	68bb      	ldr	r3, [r7, #8]
 800c68e:	691a      	ldr	r2, [r3, #16]
 800c690:	68bb      	ldr	r3, [r7, #8]
 800c692:	689b      	ldr	r3, [r3, #8]
 800c694:	4413      	add	r3, r2
 800c696:	1e5a      	subs	r2, r3, #1
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	689b      	ldr	r3, [r3, #8]
 800c69c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6a0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800c6a2:	69bb      	ldr	r3, [r7, #24]
 800c6a4:	015a      	lsls	r2, r3, #5
 800c6a6:	69fb      	ldr	r3, [r7, #28]
 800c6a8:	4413      	add	r3, r2
 800c6aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6ae:	691a      	ldr	r2, [r3, #16]
 800c6b0:	8afb      	ldrh	r3, [r7, #22]
 800c6b2:	04d9      	lsls	r1, r3, #19
 800c6b4:	4b6c      	ldr	r3, [pc, #432]	@ (800c868 <USB_EPStartXfer+0x2ec>)
 800c6b6:	400b      	ands	r3, r1
 800c6b8:	69b9      	ldr	r1, [r7, #24]
 800c6ba:	0148      	lsls	r0, r1, #5
 800c6bc:	69f9      	ldr	r1, [r7, #28]
 800c6be:	4401      	add	r1, r0
 800c6c0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c6c4:	4313      	orrs	r3, r2
 800c6c6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	791b      	ldrb	r3, [r3, #4]
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d122      	bne.n	800c716 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c6d0:	69bb      	ldr	r3, [r7, #24]
 800c6d2:	015a      	lsls	r2, r3, #5
 800c6d4:	69fb      	ldr	r3, [r7, #28]
 800c6d6:	4413      	add	r3, r2
 800c6d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6dc:	691b      	ldr	r3, [r3, #16]
 800c6de:	69ba      	ldr	r2, [r7, #24]
 800c6e0:	0151      	lsls	r1, r2, #5
 800c6e2:	69fa      	ldr	r2, [r7, #28]
 800c6e4:	440a      	add	r2, r1
 800c6e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c6ea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c6ee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800c6f0:	69bb      	ldr	r3, [r7, #24]
 800c6f2:	015a      	lsls	r2, r3, #5
 800c6f4:	69fb      	ldr	r3, [r7, #28]
 800c6f6:	4413      	add	r3, r2
 800c6f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6fc:	691a      	ldr	r2, [r3, #16]
 800c6fe:	8afb      	ldrh	r3, [r7, #22]
 800c700:	075b      	lsls	r3, r3, #29
 800c702:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800c706:	69b9      	ldr	r1, [r7, #24]
 800c708:	0148      	lsls	r0, r1, #5
 800c70a:	69f9      	ldr	r1, [r7, #28]
 800c70c:	4401      	add	r1, r0
 800c70e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c712:	4313      	orrs	r3, r2
 800c714:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c716:	69bb      	ldr	r3, [r7, #24]
 800c718:	015a      	lsls	r2, r3, #5
 800c71a:	69fb      	ldr	r3, [r7, #28]
 800c71c:	4413      	add	r3, r2
 800c71e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c722:	691a      	ldr	r2, [r3, #16]
 800c724:	68bb      	ldr	r3, [r7, #8]
 800c726:	691b      	ldr	r3, [r3, #16]
 800c728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c72c:	69b9      	ldr	r1, [r7, #24]
 800c72e:	0148      	lsls	r0, r1, #5
 800c730:	69f9      	ldr	r1, [r7, #28]
 800c732:	4401      	add	r1, r0
 800c734:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c738:	4313      	orrs	r3, r2
 800c73a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c73c:	79fb      	ldrb	r3, [r7, #7]
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d14b      	bne.n	800c7da <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	69db      	ldr	r3, [r3, #28]
 800c746:	2b00      	cmp	r3, #0
 800c748:	d009      	beq.n	800c75e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c74a:	69bb      	ldr	r3, [r7, #24]
 800c74c:	015a      	lsls	r2, r3, #5
 800c74e:	69fb      	ldr	r3, [r7, #28]
 800c750:	4413      	add	r3, r2
 800c752:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c756:	461a      	mov	r2, r3
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	69db      	ldr	r3, [r3, #28]
 800c75c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	791b      	ldrb	r3, [r3, #4]
 800c762:	2b01      	cmp	r3, #1
 800c764:	d128      	bne.n	800c7b8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c766:	69fb      	ldr	r3, [r7, #28]
 800c768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c76c:	689b      	ldr	r3, [r3, #8]
 800c76e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c772:	2b00      	cmp	r3, #0
 800c774:	d110      	bne.n	800c798 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c776:	69bb      	ldr	r3, [r7, #24]
 800c778:	015a      	lsls	r2, r3, #5
 800c77a:	69fb      	ldr	r3, [r7, #28]
 800c77c:	4413      	add	r3, r2
 800c77e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	69ba      	ldr	r2, [r7, #24]
 800c786:	0151      	lsls	r1, r2, #5
 800c788:	69fa      	ldr	r2, [r7, #28]
 800c78a:	440a      	add	r2, r1
 800c78c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c790:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c794:	6013      	str	r3, [r2, #0]
 800c796:	e00f      	b.n	800c7b8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c798:	69bb      	ldr	r3, [r7, #24]
 800c79a:	015a      	lsls	r2, r3, #5
 800c79c:	69fb      	ldr	r3, [r7, #28]
 800c79e:	4413      	add	r3, r2
 800c7a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	69ba      	ldr	r2, [r7, #24]
 800c7a8:	0151      	lsls	r1, r2, #5
 800c7aa:	69fa      	ldr	r2, [r7, #28]
 800c7ac:	440a      	add	r2, r1
 800c7ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c7b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c7b6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	015a      	lsls	r2, r3, #5
 800c7bc:	69fb      	ldr	r3, [r7, #28]
 800c7be:	4413      	add	r3, r2
 800c7c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	69ba      	ldr	r2, [r7, #24]
 800c7c8:	0151      	lsls	r1, r2, #5
 800c7ca:	69fa      	ldr	r2, [r7, #28]
 800c7cc:	440a      	add	r2, r1
 800c7ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c7d2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c7d6:	6013      	str	r3, [r2, #0]
 800c7d8:	e169      	b.n	800caae <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c7da:	69bb      	ldr	r3, [r7, #24]
 800c7dc:	015a      	lsls	r2, r3, #5
 800c7de:	69fb      	ldr	r3, [r7, #28]
 800c7e0:	4413      	add	r3, r2
 800c7e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	69ba      	ldr	r2, [r7, #24]
 800c7ea:	0151      	lsls	r1, r2, #5
 800c7ec:	69fa      	ldr	r2, [r7, #28]
 800c7ee:	440a      	add	r2, r1
 800c7f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c7f4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c7f8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c7fa:	68bb      	ldr	r3, [r7, #8]
 800c7fc:	791b      	ldrb	r3, [r3, #4]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d015      	beq.n	800c82e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c802:	68bb      	ldr	r3, [r7, #8]
 800c804:	691b      	ldr	r3, [r3, #16]
 800c806:	2b00      	cmp	r3, #0
 800c808:	f000 8151 	beq.w	800caae <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c80c:	69fb      	ldr	r3, [r7, #28]
 800c80e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c814:	68bb      	ldr	r3, [r7, #8]
 800c816:	781b      	ldrb	r3, [r3, #0]
 800c818:	f003 030f 	and.w	r3, r3, #15
 800c81c:	2101      	movs	r1, #1
 800c81e:	fa01 f303 	lsl.w	r3, r1, r3
 800c822:	69f9      	ldr	r1, [r7, #28]
 800c824:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c828:	4313      	orrs	r3, r2
 800c82a:	634b      	str	r3, [r1, #52]	@ 0x34
 800c82c:	e13f      	b.n	800caae <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c82e:	69fb      	ldr	r3, [r7, #28]
 800c830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c834:	689b      	ldr	r3, [r3, #8]
 800c836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d116      	bne.n	800c86c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	015a      	lsls	r2, r3, #5
 800c842:	69fb      	ldr	r3, [r7, #28]
 800c844:	4413      	add	r3, r2
 800c846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	69ba      	ldr	r2, [r7, #24]
 800c84e:	0151      	lsls	r1, r2, #5
 800c850:	69fa      	ldr	r2, [r7, #28]
 800c852:	440a      	add	r2, r1
 800c854:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c858:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c85c:	6013      	str	r3, [r2, #0]
 800c85e:	e015      	b.n	800c88c <USB_EPStartXfer+0x310>
 800c860:	e007ffff 	.word	0xe007ffff
 800c864:	fff80000 	.word	0xfff80000
 800c868:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c86c:	69bb      	ldr	r3, [r7, #24]
 800c86e:	015a      	lsls	r2, r3, #5
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	4413      	add	r3, r2
 800c874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	69ba      	ldr	r2, [r7, #24]
 800c87c:	0151      	lsls	r1, r2, #5
 800c87e:	69fa      	ldr	r2, [r7, #28]
 800c880:	440a      	add	r2, r1
 800c882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c88a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	68d9      	ldr	r1, [r3, #12]
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	781a      	ldrb	r2, [r3, #0]
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	691b      	ldr	r3, [r3, #16]
 800c898:	b298      	uxth	r0, r3
 800c89a:	79fb      	ldrb	r3, [r7, #7]
 800c89c:	9300      	str	r3, [sp, #0]
 800c89e:	4603      	mov	r3, r0
 800c8a0:	68f8      	ldr	r0, [r7, #12]
 800c8a2:	f000 f9b9 	bl	800cc18 <USB_WritePacket>
 800c8a6:	e102      	b.n	800caae <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c8a8:	69bb      	ldr	r3, [r7, #24]
 800c8aa:	015a      	lsls	r2, r3, #5
 800c8ac:	69fb      	ldr	r3, [r7, #28]
 800c8ae:	4413      	add	r3, r2
 800c8b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8b4:	691a      	ldr	r2, [r3, #16]
 800c8b6:	69bb      	ldr	r3, [r7, #24]
 800c8b8:	0159      	lsls	r1, r3, #5
 800c8ba:	69fb      	ldr	r3, [r7, #28]
 800c8bc:	440b      	add	r3, r1
 800c8be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	4b7c      	ldr	r3, [pc, #496]	@ (800cab8 <USB_EPStartXfer+0x53c>)
 800c8c6:	4013      	ands	r3, r2
 800c8c8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c8ca:	69bb      	ldr	r3, [r7, #24]
 800c8cc:	015a      	lsls	r2, r3, #5
 800c8ce:	69fb      	ldr	r3, [r7, #28]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8d6:	691a      	ldr	r2, [r3, #16]
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	0159      	lsls	r1, r3, #5
 800c8dc:	69fb      	ldr	r3, [r7, #28]
 800c8de:	440b      	add	r3, r1
 800c8e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	4b75      	ldr	r3, [pc, #468]	@ (800cabc <USB_EPStartXfer+0x540>)
 800c8e8:	4013      	ands	r3, r2
 800c8ea:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800c8ec:	69bb      	ldr	r3, [r7, #24]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d12f      	bne.n	800c952 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800c8f2:	68bb      	ldr	r3, [r7, #8]
 800c8f4:	691b      	ldr	r3, [r3, #16]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d003      	beq.n	800c902 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	689a      	ldr	r2, [r3, #8]
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	689a      	ldr	r2, [r3, #8]
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c90a:	69bb      	ldr	r3, [r7, #24]
 800c90c:	015a      	lsls	r2, r3, #5
 800c90e:	69fb      	ldr	r3, [r7, #28]
 800c910:	4413      	add	r3, r2
 800c912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c916:	691a      	ldr	r2, [r3, #16]
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	6a1b      	ldr	r3, [r3, #32]
 800c91c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c920:	69b9      	ldr	r1, [r7, #24]
 800c922:	0148      	lsls	r0, r1, #5
 800c924:	69f9      	ldr	r1, [r7, #28]
 800c926:	4401      	add	r1, r0
 800c928:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c92c:	4313      	orrs	r3, r2
 800c92e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	015a      	lsls	r2, r3, #5
 800c934:	69fb      	ldr	r3, [r7, #28]
 800c936:	4413      	add	r3, r2
 800c938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c93c:	691b      	ldr	r3, [r3, #16]
 800c93e:	69ba      	ldr	r2, [r7, #24]
 800c940:	0151      	lsls	r1, r2, #5
 800c942:	69fa      	ldr	r2, [r7, #28]
 800c944:	440a      	add	r2, r1
 800c946:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c94a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c94e:	6113      	str	r3, [r2, #16]
 800c950:	e05f      	b.n	800ca12 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c952:	68bb      	ldr	r3, [r7, #8]
 800c954:	691b      	ldr	r3, [r3, #16]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d123      	bne.n	800c9a2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c95a:	69bb      	ldr	r3, [r7, #24]
 800c95c:	015a      	lsls	r2, r3, #5
 800c95e:	69fb      	ldr	r3, [r7, #28]
 800c960:	4413      	add	r3, r2
 800c962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c966:	691a      	ldr	r2, [r3, #16]
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	689b      	ldr	r3, [r3, #8]
 800c96c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c970:	69b9      	ldr	r1, [r7, #24]
 800c972:	0148      	lsls	r0, r1, #5
 800c974:	69f9      	ldr	r1, [r7, #28]
 800c976:	4401      	add	r1, r0
 800c978:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c97c:	4313      	orrs	r3, r2
 800c97e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c980:	69bb      	ldr	r3, [r7, #24]
 800c982:	015a      	lsls	r2, r3, #5
 800c984:	69fb      	ldr	r3, [r7, #28]
 800c986:	4413      	add	r3, r2
 800c988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c98c:	691b      	ldr	r3, [r3, #16]
 800c98e:	69ba      	ldr	r2, [r7, #24]
 800c990:	0151      	lsls	r1, r2, #5
 800c992:	69fa      	ldr	r2, [r7, #28]
 800c994:	440a      	add	r2, r1
 800c996:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c99a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c99e:	6113      	str	r3, [r2, #16]
 800c9a0:	e037      	b.n	800ca12 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	691a      	ldr	r2, [r3, #16]
 800c9a6:	68bb      	ldr	r3, [r7, #8]
 800c9a8:	689b      	ldr	r3, [r3, #8]
 800c9aa:	4413      	add	r3, r2
 800c9ac:	1e5a      	subs	r2, r3, #1
 800c9ae:	68bb      	ldr	r3, [r7, #8]
 800c9b0:	689b      	ldr	r3, [r3, #8]
 800c9b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9b6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	689b      	ldr	r3, [r3, #8]
 800c9bc:	8afa      	ldrh	r2, [r7, #22]
 800c9be:	fb03 f202 	mul.w	r2, r3, r2
 800c9c2:	68bb      	ldr	r3, [r7, #8]
 800c9c4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c9c6:	69bb      	ldr	r3, [r7, #24]
 800c9c8:	015a      	lsls	r2, r3, #5
 800c9ca:	69fb      	ldr	r3, [r7, #28]
 800c9cc:	4413      	add	r3, r2
 800c9ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9d2:	691a      	ldr	r2, [r3, #16]
 800c9d4:	8afb      	ldrh	r3, [r7, #22]
 800c9d6:	04d9      	lsls	r1, r3, #19
 800c9d8:	4b39      	ldr	r3, [pc, #228]	@ (800cac0 <USB_EPStartXfer+0x544>)
 800c9da:	400b      	ands	r3, r1
 800c9dc:	69b9      	ldr	r1, [r7, #24]
 800c9de:	0148      	lsls	r0, r1, #5
 800c9e0:	69f9      	ldr	r1, [r7, #28]
 800c9e2:	4401      	add	r1, r0
 800c9e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c9ec:	69bb      	ldr	r3, [r7, #24]
 800c9ee:	015a      	lsls	r2, r3, #5
 800c9f0:	69fb      	ldr	r3, [r7, #28]
 800c9f2:	4413      	add	r3, r2
 800c9f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9f8:	691a      	ldr	r2, [r3, #16]
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	6a1b      	ldr	r3, [r3, #32]
 800c9fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca02:	69b9      	ldr	r1, [r7, #24]
 800ca04:	0148      	lsls	r0, r1, #5
 800ca06:	69f9      	ldr	r1, [r7, #28]
 800ca08:	4401      	add	r1, r0
 800ca0a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800ca12:	79fb      	ldrb	r3, [r7, #7]
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d10d      	bne.n	800ca34 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	68db      	ldr	r3, [r3, #12]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d009      	beq.n	800ca34 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	68d9      	ldr	r1, [r3, #12]
 800ca24:	69bb      	ldr	r3, [r7, #24]
 800ca26:	015a      	lsls	r2, r3, #5
 800ca28:	69fb      	ldr	r3, [r7, #28]
 800ca2a:	4413      	add	r3, r2
 800ca2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca30:	460a      	mov	r2, r1
 800ca32:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	791b      	ldrb	r3, [r3, #4]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d128      	bne.n	800ca8e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d110      	bne.n	800ca6e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ca4c:	69bb      	ldr	r3, [r7, #24]
 800ca4e:	015a      	lsls	r2, r3, #5
 800ca50:	69fb      	ldr	r3, [r7, #28]
 800ca52:	4413      	add	r3, r2
 800ca54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	69ba      	ldr	r2, [r7, #24]
 800ca5c:	0151      	lsls	r1, r2, #5
 800ca5e:	69fa      	ldr	r2, [r7, #28]
 800ca60:	440a      	add	r2, r1
 800ca62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca66:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ca6a:	6013      	str	r3, [r2, #0]
 800ca6c:	e00f      	b.n	800ca8e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	015a      	lsls	r2, r3, #5
 800ca72:	69fb      	ldr	r3, [r7, #28]
 800ca74:	4413      	add	r3, r2
 800ca76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	69ba      	ldr	r2, [r7, #24]
 800ca7e:	0151      	lsls	r1, r2, #5
 800ca80:	69fa      	ldr	r2, [r7, #28]
 800ca82:	440a      	add	r2, r1
 800ca84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca8c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ca8e:	69bb      	ldr	r3, [r7, #24]
 800ca90:	015a      	lsls	r2, r3, #5
 800ca92:	69fb      	ldr	r3, [r7, #28]
 800ca94:	4413      	add	r3, r2
 800ca96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	69ba      	ldr	r2, [r7, #24]
 800ca9e:	0151      	lsls	r1, r2, #5
 800caa0:	69fa      	ldr	r2, [r7, #28]
 800caa2:	440a      	add	r2, r1
 800caa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800caa8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800caac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800caae:	2300      	movs	r3, #0
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3720      	adds	r7, #32
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	fff80000 	.word	0xfff80000
 800cabc:	e007ffff 	.word	0xe007ffff
 800cac0:	1ff80000 	.word	0x1ff80000

0800cac4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cac4:	b480      	push	{r7}
 800cac6:	b087      	sub	sp, #28
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
 800cacc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cace:	2300      	movs	r3, #0
 800cad0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800cad2:	2300      	movs	r3, #0
 800cad4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	785b      	ldrb	r3, [r3, #1]
 800cade:	2b01      	cmp	r3, #1
 800cae0:	d14a      	bne.n	800cb78 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	781b      	ldrb	r3, [r3, #0]
 800cae6:	015a      	lsls	r2, r3, #5
 800cae8:	693b      	ldr	r3, [r7, #16]
 800caea:	4413      	add	r3, r2
 800caec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800caf6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cafa:	f040 8086 	bne.w	800cc0a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	015a      	lsls	r2, r3, #5
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	4413      	add	r3, r2
 800cb08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	683a      	ldr	r2, [r7, #0]
 800cb10:	7812      	ldrb	r2, [r2, #0]
 800cb12:	0151      	lsls	r1, r2, #5
 800cb14:	693a      	ldr	r2, [r7, #16]
 800cb16:	440a      	add	r2, r1
 800cb18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb1c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cb20:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	781b      	ldrb	r3, [r3, #0]
 800cb26:	015a      	lsls	r2, r3, #5
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	4413      	add	r3, r2
 800cb2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	683a      	ldr	r2, [r7, #0]
 800cb34:	7812      	ldrb	r2, [r2, #0]
 800cb36:	0151      	lsls	r1, r2, #5
 800cb38:	693a      	ldr	r2, [r7, #16]
 800cb3a:	440a      	add	r2, r1
 800cb3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cb40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cb44:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	3301      	adds	r3, #1
 800cb4a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800cb52:	4293      	cmp	r3, r2
 800cb54:	d902      	bls.n	800cb5c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800cb56:	2301      	movs	r3, #1
 800cb58:	75fb      	strb	r3, [r7, #23]
          break;
 800cb5a:	e056      	b.n	800cc0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	781b      	ldrb	r3, [r3, #0]
 800cb60:	015a      	lsls	r2, r3, #5
 800cb62:	693b      	ldr	r3, [r7, #16]
 800cb64:	4413      	add	r3, r2
 800cb66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cb70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cb74:	d0e7      	beq.n	800cb46 <USB_EPStopXfer+0x82>
 800cb76:	e048      	b.n	800cc0a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	015a      	lsls	r2, r3, #5
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	4413      	add	r3, r2
 800cb82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cb8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cb90:	d13b      	bne.n	800cc0a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	781b      	ldrb	r3, [r3, #0]
 800cb96:	015a      	lsls	r2, r3, #5
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	683a      	ldr	r2, [r7, #0]
 800cba4:	7812      	ldrb	r2, [r2, #0]
 800cba6:	0151      	lsls	r1, r2, #5
 800cba8:	693a      	ldr	r2, [r7, #16]
 800cbaa:	440a      	add	r2, r1
 800cbac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cbb0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cbb4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	015a      	lsls	r2, r3, #5
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	4413      	add	r3, r2
 800cbc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	683a      	ldr	r2, [r7, #0]
 800cbc8:	7812      	ldrb	r2, [r2, #0]
 800cbca:	0151      	lsls	r1, r2, #5
 800cbcc:	693a      	ldr	r2, [r7, #16]
 800cbce:	440a      	add	r2, r1
 800cbd0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cbd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cbd8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	3301      	adds	r3, #1
 800cbde:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d902      	bls.n	800cbf0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800cbea:	2301      	movs	r3, #1
 800cbec:	75fb      	strb	r3, [r7, #23]
          break;
 800cbee:	e00c      	b.n	800cc0a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	781b      	ldrb	r3, [r3, #0]
 800cbf4:	015a      	lsls	r2, r3, #5
 800cbf6:	693b      	ldr	r3, [r7, #16]
 800cbf8:	4413      	add	r3, r2
 800cbfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cc04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cc08:	d0e7      	beq.n	800cbda <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800cc0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	371c      	adds	r7, #28
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b089      	sub	sp, #36	@ 0x24
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	60f8      	str	r0, [r7, #12]
 800cc20:	60b9      	str	r1, [r7, #8]
 800cc22:	4611      	mov	r1, r2
 800cc24:	461a      	mov	r2, r3
 800cc26:	460b      	mov	r3, r1
 800cc28:	71fb      	strb	r3, [r7, #7]
 800cc2a:	4613      	mov	r3, r2
 800cc2c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800cc36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d123      	bne.n	800cc86 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cc3e:	88bb      	ldrh	r3, [r7, #4]
 800cc40:	3303      	adds	r3, #3
 800cc42:	089b      	lsrs	r3, r3, #2
 800cc44:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cc46:	2300      	movs	r3, #0
 800cc48:	61bb      	str	r3, [r7, #24]
 800cc4a:	e018      	b.n	800cc7e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cc4c:	79fb      	ldrb	r3, [r7, #7]
 800cc4e:	031a      	lsls	r2, r3, #12
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	4413      	add	r3, r2
 800cc54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cc58:	461a      	mov	r2, r3
 800cc5a:	69fb      	ldr	r3, [r7, #28]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cc60:	69fb      	ldr	r3, [r7, #28]
 800cc62:	3301      	adds	r3, #1
 800cc64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cc66:	69fb      	ldr	r3, [r7, #28]
 800cc68:	3301      	adds	r3, #1
 800cc6a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cc6c:	69fb      	ldr	r3, [r7, #28]
 800cc6e:	3301      	adds	r3, #1
 800cc70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	3301      	adds	r3, #1
 800cc76:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cc78:	69bb      	ldr	r3, [r7, #24]
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	61bb      	str	r3, [r7, #24]
 800cc7e:	69ba      	ldr	r2, [r7, #24]
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d3e2      	bcc.n	800cc4c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cc86:	2300      	movs	r3, #0
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	3724      	adds	r7, #36	@ 0x24
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr

0800cc94 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b08b      	sub	sp, #44	@ 0x2c
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	60f8      	str	r0, [r7, #12]
 800cc9c:	60b9      	str	r1, [r7, #8]
 800cc9e:	4613      	mov	r3, r2
 800cca0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cca6:	68bb      	ldr	r3, [r7, #8]
 800cca8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ccaa:	88fb      	ldrh	r3, [r7, #6]
 800ccac:	089b      	lsrs	r3, r3, #2
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ccb2:	88fb      	ldrh	r3, [r7, #6]
 800ccb4:	f003 0303 	and.w	r3, r3, #3
 800ccb8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ccba:	2300      	movs	r3, #0
 800ccbc:	623b      	str	r3, [r7, #32]
 800ccbe:	e014      	b.n	800ccea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ccc0:	69bb      	ldr	r3, [r7, #24]
 800ccc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ccc6:	681a      	ldr	r2, [r3, #0]
 800ccc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccca:	601a      	str	r2, [r3, #0]
    pDest++;
 800cccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccce:	3301      	adds	r3, #1
 800ccd0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ccd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ccd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccda:	3301      	adds	r3, #1
 800ccdc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ccde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce0:	3301      	adds	r3, #1
 800cce2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800cce4:	6a3b      	ldr	r3, [r7, #32]
 800cce6:	3301      	adds	r3, #1
 800cce8:	623b      	str	r3, [r7, #32]
 800ccea:	6a3a      	ldr	r2, [r7, #32]
 800ccec:	697b      	ldr	r3, [r7, #20]
 800ccee:	429a      	cmp	r2, r3
 800ccf0:	d3e6      	bcc.n	800ccc0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800ccf2:	8bfb      	ldrh	r3, [r7, #30]
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d01e      	beq.n	800cd36 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ccfc:	69bb      	ldr	r3, [r7, #24]
 800ccfe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cd02:	461a      	mov	r2, r3
 800cd04:	f107 0310 	add.w	r3, r7, #16
 800cd08:	6812      	ldr	r2, [r2, #0]
 800cd0a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cd0c:	693a      	ldr	r2, [r7, #16]
 800cd0e:	6a3b      	ldr	r3, [r7, #32]
 800cd10:	b2db      	uxtb	r3, r3
 800cd12:	00db      	lsls	r3, r3, #3
 800cd14:	fa22 f303 	lsr.w	r3, r2, r3
 800cd18:	b2da      	uxtb	r2, r3
 800cd1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd1c:	701a      	strb	r2, [r3, #0]
      i++;
 800cd1e:	6a3b      	ldr	r3, [r7, #32]
 800cd20:	3301      	adds	r3, #1
 800cd22:	623b      	str	r3, [r7, #32]
      pDest++;
 800cd24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd26:	3301      	adds	r3, #1
 800cd28:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800cd2a:	8bfb      	ldrh	r3, [r7, #30]
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cd30:	8bfb      	ldrh	r3, [r7, #30]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d1ea      	bne.n	800cd0c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cd36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	372c      	adds	r7, #44	@ 0x2c
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd42:	4770      	bx	lr

0800cd44 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b085      	sub	sp, #20
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	781b      	ldrb	r3, [r3, #0]
 800cd56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	785b      	ldrb	r3, [r3, #1]
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d12c      	bne.n	800cdba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	015a      	lsls	r2, r3, #5
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	4413      	add	r3, r2
 800cd68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	db12      	blt.n	800cd98 <USB_EPSetStall+0x54>
 800cd72:	68bb      	ldr	r3, [r7, #8]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d00f      	beq.n	800cd98 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	015a      	lsls	r2, r3, #5
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	4413      	add	r3, r2
 800cd80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	68ba      	ldr	r2, [r7, #8]
 800cd88:	0151      	lsls	r1, r2, #5
 800cd8a:	68fa      	ldr	r2, [r7, #12]
 800cd8c:	440a      	add	r2, r1
 800cd8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cd96:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	015a      	lsls	r2, r3, #5
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	4413      	add	r3, r2
 800cda0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68ba      	ldr	r2, [r7, #8]
 800cda8:	0151      	lsls	r1, r2, #5
 800cdaa:	68fa      	ldr	r2, [r7, #12]
 800cdac:	440a      	add	r2, r1
 800cdae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cdb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cdb6:	6013      	str	r3, [r2, #0]
 800cdb8:	e02b      	b.n	800ce12 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	015a      	lsls	r2, r3, #5
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	4413      	add	r3, r2
 800cdc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	db12      	blt.n	800cdf2 <USB_EPSetStall+0xae>
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d00f      	beq.n	800cdf2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	015a      	lsls	r2, r3, #5
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	4413      	add	r3, r2
 800cdda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	68ba      	ldr	r2, [r7, #8]
 800cde2:	0151      	lsls	r1, r2, #5
 800cde4:	68fa      	ldr	r2, [r7, #12]
 800cde6:	440a      	add	r2, r1
 800cde8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cdf0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	015a      	lsls	r2, r3, #5
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	4413      	add	r3, r2
 800cdfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	68ba      	ldr	r2, [r7, #8]
 800ce02:	0151      	lsls	r1, r2, #5
 800ce04:	68fa      	ldr	r2, [r7, #12]
 800ce06:	440a      	add	r2, r1
 800ce08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ce0c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ce10:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ce12:	2300      	movs	r3, #0
}
 800ce14:	4618      	mov	r0, r3
 800ce16:	3714      	adds	r7, #20
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b085      	sub	sp, #20
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
 800ce28:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ce34:	683b      	ldr	r3, [r7, #0]
 800ce36:	785b      	ldrb	r3, [r3, #1]
 800ce38:	2b01      	cmp	r3, #1
 800ce3a:	d128      	bne.n	800ce8e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	015a      	lsls	r2, r3, #5
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	4413      	add	r3, r2
 800ce44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	68ba      	ldr	r2, [r7, #8]
 800ce4c:	0151      	lsls	r1, r2, #5
 800ce4e:	68fa      	ldr	r2, [r7, #12]
 800ce50:	440a      	add	r2, r1
 800ce52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ce56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ce5a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	791b      	ldrb	r3, [r3, #4]
 800ce60:	2b03      	cmp	r3, #3
 800ce62:	d003      	beq.n	800ce6c <USB_EPClearStall+0x4c>
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	791b      	ldrb	r3, [r3, #4]
 800ce68:	2b02      	cmp	r3, #2
 800ce6a:	d138      	bne.n	800cede <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	015a      	lsls	r2, r3, #5
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	4413      	add	r3, r2
 800ce74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	68ba      	ldr	r2, [r7, #8]
 800ce7c:	0151      	lsls	r1, r2, #5
 800ce7e:	68fa      	ldr	r2, [r7, #12]
 800ce80:	440a      	add	r2, r1
 800ce82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ce86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ce8a:	6013      	str	r3, [r2, #0]
 800ce8c:	e027      	b.n	800cede <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	015a      	lsls	r2, r3, #5
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	4413      	add	r3, r2
 800ce96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	68ba      	ldr	r2, [r7, #8]
 800ce9e:	0151      	lsls	r1, r2, #5
 800cea0:	68fa      	ldr	r2, [r7, #12]
 800cea2:	440a      	add	r2, r1
 800cea4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cea8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ceac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	791b      	ldrb	r3, [r3, #4]
 800ceb2:	2b03      	cmp	r3, #3
 800ceb4:	d003      	beq.n	800cebe <USB_EPClearStall+0x9e>
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	791b      	ldrb	r3, [r3, #4]
 800ceba:	2b02      	cmp	r3, #2
 800cebc:	d10f      	bne.n	800cede <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	015a      	lsls	r2, r3, #5
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	4413      	add	r3, r2
 800cec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	68ba      	ldr	r2, [r7, #8]
 800cece:	0151      	lsls	r1, r2, #5
 800ced0:	68fa      	ldr	r2, [r7, #12]
 800ced2:	440a      	add	r2, r1
 800ced4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ced8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cedc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cede:	2300      	movs	r3, #0
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3714      	adds	r7, #20
 800cee4:	46bd      	mov	sp, r7
 800cee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceea:	4770      	bx	lr

0800ceec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ceec:	b480      	push	{r7}
 800ceee:	b085      	sub	sp, #20
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
 800cef4:	460b      	mov	r3, r1
 800cef6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	68fa      	ldr	r2, [r7, #12]
 800cf06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cf0a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800cf0e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf16:	681a      	ldr	r2, [r3, #0]
 800cf18:	78fb      	ldrb	r3, [r7, #3]
 800cf1a:	011b      	lsls	r3, r3, #4
 800cf1c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800cf20:	68f9      	ldr	r1, [r7, #12]
 800cf22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cf26:	4313      	orrs	r3, r2
 800cf28:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cf2a:	2300      	movs	r3, #0
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3714      	adds	r7, #20
 800cf30:	46bd      	mov	sp, r7
 800cf32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf36:	4770      	bx	lr

0800cf38 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cf38:	b480      	push	{r7}
 800cf3a:	b085      	sub	sp, #20
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cf52:	f023 0303 	bic.w	r3, r3, #3
 800cf56:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cf66:	f023 0302 	bic.w	r3, r3, #2
 800cf6a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cf6c:	2300      	movs	r3, #0
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3714      	adds	r7, #20
 800cf72:	46bd      	mov	sp, r7
 800cf74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf78:	4770      	bx	lr

0800cf7a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cf7a:	b480      	push	{r7}
 800cf7c:	b085      	sub	sp, #20
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	68fa      	ldr	r2, [r7, #12]
 800cf90:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cf94:	f023 0303 	bic.w	r3, r3, #3
 800cf98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfa0:	685b      	ldr	r3, [r3, #4]
 800cfa2:	68fa      	ldr	r2, [r7, #12]
 800cfa4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cfa8:	f043 0302 	orr.w	r3, r3, #2
 800cfac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cfae:	2300      	movs	r3, #0
}
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	3714      	adds	r7, #20
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfba:	4770      	bx	lr

0800cfbc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b085      	sub	sp, #20
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	695b      	ldr	r3, [r3, #20]
 800cfc8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	699b      	ldr	r3, [r3, #24]
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	4013      	ands	r3, r2
 800cfd2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3714      	adds	r7, #20
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe0:	4770      	bx	lr

0800cfe2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cfe2:	b480      	push	{r7}
 800cfe4:	b085      	sub	sp, #20
 800cfe6:	af00      	add	r7, sp, #0
 800cfe8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cff4:	699b      	ldr	r3, [r3, #24]
 800cff6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cffe:	69db      	ldr	r3, [r3, #28]
 800d000:	68ba      	ldr	r2, [r7, #8]
 800d002:	4013      	ands	r3, r2
 800d004:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	0c1b      	lsrs	r3, r3, #16
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3714      	adds	r7, #20
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr

0800d016 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d016:	b480      	push	{r7}
 800d018:	b085      	sub	sp, #20
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d028:	699b      	ldr	r3, [r3, #24]
 800d02a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d032:	69db      	ldr	r3, [r3, #28]
 800d034:	68ba      	ldr	r2, [r7, #8]
 800d036:	4013      	ands	r3, r2
 800d038:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d03a:	68bb      	ldr	r3, [r7, #8]
 800d03c:	b29b      	uxth	r3, r3
}
 800d03e:	4618      	mov	r0, r3
 800d040:	3714      	adds	r7, #20
 800d042:	46bd      	mov	sp, r7
 800d044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d048:	4770      	bx	lr

0800d04a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d04a:	b480      	push	{r7}
 800d04c:	b085      	sub	sp, #20
 800d04e:	af00      	add	r7, sp, #0
 800d050:	6078      	str	r0, [r7, #4]
 800d052:	460b      	mov	r3, r1
 800d054:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d05a:	78fb      	ldrb	r3, [r7, #3]
 800d05c:	015a      	lsls	r2, r3, #5
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	4413      	add	r3, r2
 800d062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d066:	689b      	ldr	r3, [r3, #8]
 800d068:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d070:	695b      	ldr	r3, [r3, #20]
 800d072:	68ba      	ldr	r2, [r7, #8]
 800d074:	4013      	ands	r3, r2
 800d076:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d078:	68bb      	ldr	r3, [r7, #8]
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	3714      	adds	r7, #20
 800d07e:	46bd      	mov	sp, r7
 800d080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d084:	4770      	bx	lr

0800d086 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d086:	b480      	push	{r7}
 800d088:	b087      	sub	sp, #28
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
 800d08e:	460b      	mov	r3, r1
 800d090:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d09c:	691b      	ldr	r3, [r3, #16]
 800d09e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d0a0:	697b      	ldr	r3, [r7, #20]
 800d0a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0a8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d0aa:	78fb      	ldrb	r3, [r7, #3]
 800d0ac:	f003 030f 	and.w	r3, r3, #15
 800d0b0:	68fa      	ldr	r2, [r7, #12]
 800d0b2:	fa22 f303 	lsr.w	r3, r2, r3
 800d0b6:	01db      	lsls	r3, r3, #7
 800d0b8:	b2db      	uxtb	r3, r3
 800d0ba:	693a      	ldr	r2, [r7, #16]
 800d0bc:	4313      	orrs	r3, r2
 800d0be:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d0c0:	78fb      	ldrb	r3, [r7, #3]
 800d0c2:	015a      	lsls	r2, r3, #5
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	4413      	add	r3, r2
 800d0c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0cc:	689b      	ldr	r3, [r3, #8]
 800d0ce:	693a      	ldr	r2, [r7, #16]
 800d0d0:	4013      	ands	r3, r2
 800d0d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d0d4:	68bb      	ldr	r3, [r7, #8]
}
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	371c      	adds	r7, #28
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e0:	4770      	bx	lr

0800d0e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d0e2:	b480      	push	{r7}
 800d0e4:	b083      	sub	sp, #12
 800d0e6:	af00      	add	r7, sp, #0
 800d0e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	695b      	ldr	r3, [r3, #20]
 800d0ee:	f003 0301 	and.w	r3, r3, #1
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	370c      	adds	r7, #12
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fc:	4770      	bx	lr
	...

0800d100 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d100:	b480      	push	{r7}
 800d102:	b085      	sub	sp, #20
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d11a:	4619      	mov	r1, r3
 800d11c:	4b09      	ldr	r3, [pc, #36]	@ (800d144 <USB_ActivateSetup+0x44>)
 800d11e:	4013      	ands	r3, r2
 800d120:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d128:	685b      	ldr	r3, [r3, #4]
 800d12a:	68fa      	ldr	r2, [r7, #12]
 800d12c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d134:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d136:	2300      	movs	r3, #0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3714      	adds	r7, #20
 800d13c:	46bd      	mov	sp, r7
 800d13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d142:	4770      	bx	lr
 800d144:	fffff800 	.word	0xfffff800

0800d148 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800d148:	b480      	push	{r7}
 800d14a:	b087      	sub	sp, #28
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	460b      	mov	r3, r1
 800d152:	607a      	str	r2, [r7, #4]
 800d154:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	333c      	adds	r3, #60	@ 0x3c
 800d15e:	3304      	adds	r3, #4
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	4a26      	ldr	r2, [pc, #152]	@ (800d200 <USB_EP0_OutStart+0xb8>)
 800d168:	4293      	cmp	r3, r2
 800d16a:	d90a      	bls.n	800d182 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d16c:	697b      	ldr	r3, [r7, #20]
 800d16e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d17c:	d101      	bne.n	800d182 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d17e:	2300      	movs	r3, #0
 800d180:	e037      	b.n	800d1f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d188:	461a      	mov	r2, r3
 800d18a:	2300      	movs	r3, #0
 800d18c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d194:	691b      	ldr	r3, [r3, #16]
 800d196:	697a      	ldr	r2, [r7, #20]
 800d198:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d19c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d1a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1a8:	691b      	ldr	r3, [r3, #16]
 800d1aa:	697a      	ldr	r2, [r7, #20]
 800d1ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d1b0:	f043 0318 	orr.w	r3, r3, #24
 800d1b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d1b6:	697b      	ldr	r3, [r7, #20]
 800d1b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1bc:	691b      	ldr	r3, [r3, #16]
 800d1be:	697a      	ldr	r2, [r7, #20]
 800d1c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d1c4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d1c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d1ca:	7afb      	ldrb	r3, [r7, #11]
 800d1cc:	2b01      	cmp	r3, #1
 800d1ce:	d10f      	bne.n	800d1f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d1d0:	697b      	ldr	r3, [r7, #20]
 800d1d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1d6:	461a      	mov	r2, r3
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	697a      	ldr	r2, [r7, #20]
 800d1e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d1ea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d1ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d1f0:	2300      	movs	r3, #0
}
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	371c      	adds	r7, #28
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr
 800d1fe:	bf00      	nop
 800d200:	4f54300a 	.word	0x4f54300a

0800d204 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d204:	b480      	push	{r7}
 800d206:	b085      	sub	sp, #20
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d20c:	2300      	movs	r3, #0
 800d20e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	3301      	adds	r3, #1
 800d214:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d21c:	d901      	bls.n	800d222 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d21e:	2303      	movs	r3, #3
 800d220:	e01b      	b.n	800d25a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	691b      	ldr	r3, [r3, #16]
 800d226:	2b00      	cmp	r3, #0
 800d228:	daf2      	bge.n	800d210 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d22a:	2300      	movs	r3, #0
 800d22c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	691b      	ldr	r3, [r3, #16]
 800d232:	f043 0201 	orr.w	r2, r3, #1
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d23a:	68fb      	ldr	r3, [r7, #12]
 800d23c:	3301      	adds	r3, #1
 800d23e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d246:	d901      	bls.n	800d24c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d248:	2303      	movs	r3, #3
 800d24a:	e006      	b.n	800d25a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	691b      	ldr	r3, [r3, #16]
 800d250:	f003 0301 	and.w	r3, r3, #1
 800d254:	2b01      	cmp	r3, #1
 800d256:	d0f0      	beq.n	800d23a <USB_CoreReset+0x36>

  return HAL_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3714      	adds	r7, #20
 800d25e:	46bd      	mov	sp, r7
 800d260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d264:	4770      	bx	lr
	...

0800d268 <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b084      	sub	sp, #16
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
 800d270:	460b      	mov	r3, r1
 800d272:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 800d274:	f643 4050 	movw	r0, #15440	@ 0x3c50
 800d278:	f003 fe02 	bl	8010e80 <USBD_static_malloc>
 800d27c:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d109      	bne.n	800d298 <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	32b0      	adds	r2, #176	@ 0xb0
 800d28e:	2100      	movs	r1, #0
 800d290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d294:	2302      	movs	r3, #2
 800d296:	e07e      	b.n	800d396 <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	32b0      	adds	r2, #176	@ 0xb0
 800d2a2:	68f9      	ldr	r1, [r7, #12]
 800d2a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	32b0      	adds	r2, #176	@ 0xb0
 800d2b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	7c1b      	ldrb	r3, [r3, #16]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d10e      	bne.n	800d2e2 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 800d2c4:	4b36      	ldr	r3, [pc, #216]	@ (800d3a0 <USBD_AUDIO_Init+0x138>)
 800d2c6:	781b      	ldrb	r3, [r3, #0]
 800d2c8:	f003 020f 	and.w	r2, r3, #15
 800d2cc:	6879      	ldr	r1, [r7, #4]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	009b      	lsls	r3, r3, #2
 800d2d2:	4413      	add	r3, r2
 800d2d4:	009b      	lsls	r3, r3, #2
 800d2d6:	440b      	add	r3, r1
 800d2d8:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800d2dc:	2201      	movs	r2, #1
 800d2de:	801a      	strh	r2, [r3, #0]
 800d2e0:	e00d      	b.n	800d2fe <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 800d2e2:	4b2f      	ldr	r3, [pc, #188]	@ (800d3a0 <USBD_AUDIO_Init+0x138>)
 800d2e4:	781b      	ldrb	r3, [r3, #0]
 800d2e6:	f003 020f 	and.w	r2, r3, #15
 800d2ea:	6879      	ldr	r1, [r7, #4]
 800d2ec:	4613      	mov	r3, r2
 800d2ee:	009b      	lsls	r3, r3, #2
 800d2f0:	4413      	add	r3, r2
 800d2f2:	009b      	lsls	r3, r3, #2
 800d2f4:	440b      	add	r3, r1
 800d2f6:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 800d2fe:	4b28      	ldr	r3, [pc, #160]	@ (800d3a0 <USBD_AUDIO_Init+0x138>)
 800d300:	7819      	ldrb	r1, [r3, #0]
 800d302:	23c0      	movs	r3, #192	@ 0xc0
 800d304:	2201      	movs	r2, #1
 800d306:	6878      	ldr	r0, [r7, #4]
 800d308:	f003 fc97 	bl	8010c3a <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 800d30c:	4b24      	ldr	r3, [pc, #144]	@ (800d3a0 <USBD_AUDIO_Init+0x138>)
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	f003 020f 	and.w	r2, r3, #15
 800d314:	6879      	ldr	r1, [r7, #4]
 800d316:	4613      	mov	r3, r2
 800d318:	009b      	lsls	r3, r3, #2
 800d31a:	4413      	add	r3, r2
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	440b      	add	r3, r1
 800d320:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d324:	2201      	movs	r2, #1
 800d326:	801a      	strh	r2, [r3, #0]

  haudio->alt_setting = 0U;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	2200      	movs	r2, #0
 800d32c:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d334:	2203      	movs	r2, #3
 800d336:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d340:	2200      	movs	r2, #0
 800d342:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d34c:	2200      	movs	r2, #0
 800d34e:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d358:	2200      	movs	r2, #0
 800d35a:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d364:	687a      	ldr	r2, [r7, #4]
 800d366:	33b0      	adds	r3, #176	@ 0xb0
 800d368:	009b      	lsls	r3, r3, #2
 800d36a:	4413      	add	r3, r2
 800d36c:	685b      	ldr	r3, [r3, #4]
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	2200      	movs	r2, #0
 800d372:	2146      	movs	r1, #70	@ 0x46
 800d374:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 800d378:	4798      	blx	r3
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d001      	beq.n	800d384 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 800d380:	2303      	movs	r3, #3
 800d382:	e008      	b.n	800d396 <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 800d384:	4b06      	ldr	r3, [pc, #24]	@ (800d3a0 <USBD_AUDIO_Init+0x138>)
 800d386:	7819      	ldrb	r1, [r3, #0]
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	1d1a      	adds	r2, r3, #4
 800d38c:	23c0      	movs	r3, #192	@ 0xc0
 800d38e:	6878      	ldr	r0, [r7, #4]
 800d390:	f003 fd42 	bl	8010e18 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800d394:	2300      	movs	r3, #0
}
 800d396:	4618      	mov	r0, r3
 800d398:	3710      	adds	r7, #16
 800d39a:	46bd      	mov	sp, r7
 800d39c:	bd80      	pop	{r7, pc}
 800d39e:	bf00      	nop
 800d3a0:	240000ba 	.word	0x240000ba

0800d3a4 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b082      	sub	sp, #8
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 800d3b0:	4b28      	ldr	r3, [pc, #160]	@ (800d454 <USBD_AUDIO_DeInit+0xb0>)
 800d3b2:	781b      	ldrb	r3, [r3, #0]
 800d3b4:	4619      	mov	r1, r3
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f003 fc65 	bl	8010c86 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 800d3bc:	4b25      	ldr	r3, [pc, #148]	@ (800d454 <USBD_AUDIO_DeInit+0xb0>)
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	f003 020f 	and.w	r2, r3, #15
 800d3c4:	6879      	ldr	r1, [r7, #4]
 800d3c6:	4613      	mov	r3, r2
 800d3c8:	009b      	lsls	r3, r3, #2
 800d3ca:	4413      	add	r3, r2
 800d3cc:	009b      	lsls	r3, r3, #2
 800d3ce:	440b      	add	r3, r1
 800d3d0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 800d3d8:	4b1e      	ldr	r3, [pc, #120]	@ (800d454 <USBD_AUDIO_DeInit+0xb0>)
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	f003 020f 	and.w	r2, r3, #15
 800d3e0:	6879      	ldr	r1, [r7, #4]
 800d3e2:	4613      	mov	r3, r2
 800d3e4:	009b      	lsls	r3, r3, #2
 800d3e6:	4413      	add	r3, r2
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	440b      	add	r3, r1
 800d3ec:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	32b0      	adds	r2, #176	@ 0xb0
 800d3fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d020      	beq.n	800d448 <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d40c:	687a      	ldr	r2, [r7, #4]
 800d40e:	33b0      	adds	r3, #176	@ 0xb0
 800d410:	009b      	lsls	r3, r3, #2
 800d412:	4413      	add	r3, r2
 800d414:	685b      	ldr	r3, [r3, #4]
 800d416:	685b      	ldr	r3, [r3, #4]
 800d418:	2000      	movs	r0, #0
 800d41a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	32b0      	adds	r2, #176	@ 0xb0
 800d426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d42a:	4618      	mov	r0, r3
 800d42c:	f003 fd36 	bl	8010e9c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	32b0      	adds	r2, #176	@ 0xb0
 800d43a:	2100      	movs	r1, #0
 800d43c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2200      	movs	r2, #0
 800d444:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d448:	2300      	movs	r3, #0
}
 800d44a:	4618      	mov	r0, r3
 800d44c:	3708      	adds	r7, #8
 800d44e:	46bd      	mov	sp, r7
 800d450:	bd80      	pop	{r7, pc}
 800d452:	bf00      	nop
 800d454:	240000ba 	.word	0x240000ba

0800d458 <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	b086      	sub	sp, #24
 800d45c:	af00      	add	r7, sp, #0
 800d45e:	6078      	str	r0, [r7, #4]
 800d460:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800d462:	2300      	movs	r3, #0
 800d464:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800d466:	2300      	movs	r3, #0
 800d468:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	32b0      	adds	r2, #176	@ 0xb0
 800d474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d478:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 800d47a:	693b      	ldr	r3, [r7, #16]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d101      	bne.n	800d484 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800d480:	2303      	movs	r3, #3
 800d482:	e0c1      	b.n	800d608 <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d01a      	beq.n	800d4c6 <USBD_AUDIO_Setup+0x6e>
 800d490:	2b20      	cmp	r3, #32
 800d492:	f040 80b1 	bne.w	800d5f8 <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	785b      	ldrb	r3, [r3, #1]
 800d49a:	2b01      	cmp	r3, #1
 800d49c:	d006      	beq.n	800d4ac <USBD_AUDIO_Setup+0x54>
 800d49e:	2b81      	cmp	r3, #129	@ 0x81
 800d4a0:	d109      	bne.n	800d4b6 <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 800d4a2:	6839      	ldr	r1, [r7, #0]
 800d4a4:	6878      	ldr	r0, [r7, #4]
 800d4a6:	f000 f9f5 	bl	800d894 <AUDIO_REQ_GetCurrent>
          break;
 800d4aa:	e00b      	b.n	800d4c4 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 800d4ac:	6839      	ldr	r1, [r7, #0]
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f000 fa1c 	bl	800d8ec <AUDIO_REQ_SetCurrent>
          break;
 800d4b4:	e006      	b.n	800d4c4 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 800d4b6:	6839      	ldr	r1, [r7, #0]
 800d4b8:	6878      	ldr	r0, [r7, #4]
 800d4ba:	f001 fcae 	bl	800ee1a <USBD_CtlError>
          ret = USBD_FAIL;
 800d4be:	2303      	movs	r3, #3
 800d4c0:	75fb      	strb	r3, [r7, #23]
          break;
 800d4c2:	bf00      	nop
      }
      break;
 800d4c4:	e09f      	b.n	800d606 <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	785b      	ldrb	r3, [r3, #1]
 800d4ca:	2b0b      	cmp	r3, #11
 800d4cc:	f200 8089 	bhi.w	800d5e2 <USBD_AUDIO_Setup+0x18a>
 800d4d0:	a201      	add	r2, pc, #4	@ (adr r2, 800d4d8 <USBD_AUDIO_Setup+0x80>)
 800d4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d6:	bf00      	nop
 800d4d8:	0800d509 	.word	0x0800d509
 800d4dc:	0800d5f1 	.word	0x0800d5f1
 800d4e0:	0800d5e3 	.word	0x0800d5e3
 800d4e4:	0800d5e3 	.word	0x0800d5e3
 800d4e8:	0800d5e3 	.word	0x0800d5e3
 800d4ec:	0800d5e3 	.word	0x0800d5e3
 800d4f0:	0800d533 	.word	0x0800d533
 800d4f4:	0800d5e3 	.word	0x0800d5e3
 800d4f8:	0800d5e3 	.word	0x0800d5e3
 800d4fc:	0800d5e3 	.word	0x0800d5e3
 800d500:	0800d57b 	.word	0x0800d57b
 800d504:	0800d5a3 	.word	0x0800d5a3
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	2b03      	cmp	r3, #3
 800d512:	d107      	bne.n	800d524 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d514:	f107 0308 	add.w	r3, r7, #8
 800d518:	2202      	movs	r2, #2
 800d51a:	4619      	mov	r1, r3
 800d51c:	6878      	ldr	r0, [r7, #4]
 800d51e:	f001 fcf9 	bl	800ef14 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d522:	e068      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d524:	6839      	ldr	r1, [r7, #0]
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f001 fc77 	bl	800ee1a <USBD_CtlError>
            ret = USBD_FAIL;
 800d52c:	2303      	movs	r3, #3
 800d52e:	75fb      	strb	r3, [r7, #23]
          break;
 800d530:	e061      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	885b      	ldrh	r3, [r3, #2]
 800d536:	0a1b      	lsrs	r3, r3, #8
 800d538:	b29b      	uxth	r3, r3
 800d53a:	2b21      	cmp	r3, #33	@ 0x21
 800d53c:	d15a      	bne.n	800d5f4 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800d544:	4618      	mov	r0, r3
 800d546:	f000 fa3f 	bl	800d9c8 <USBD_AUDIO_GetAudioHeaderDesc>
 800d54a:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d00c      	beq.n	800d56c <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	88db      	ldrh	r3, [r3, #6]
 800d556:	2b09      	cmp	r3, #9
 800d558:	bf28      	it	cs
 800d55a:	2309      	movcs	r3, #9
 800d55c:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 800d55e:	897b      	ldrh	r3, [r7, #10]
 800d560:	461a      	mov	r2, r3
 800d562:	68f9      	ldr	r1, [r7, #12]
 800d564:	6878      	ldr	r0, [r7, #4]
 800d566:	f001 fcd5 	bl	800ef14 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800d56a:	e043      	b.n	800d5f4 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 800d56c:	6839      	ldr	r1, [r7, #0]
 800d56e:	6878      	ldr	r0, [r7, #4]
 800d570:	f001 fc53 	bl	800ee1a <USBD_CtlError>
              ret = USBD_FAIL;
 800d574:	2303      	movs	r3, #3
 800d576:	75fb      	strb	r3, [r7, #23]
          break;
 800d578:	e03c      	b.n	800d5f4 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d580:	b2db      	uxtb	r3, r3
 800d582:	2b03      	cmp	r3, #3
 800d584:	d106      	bne.n	800d594 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	2201      	movs	r2, #1
 800d58a:	4619      	mov	r1, r3
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	f001 fcc1 	bl	800ef14 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d592:	e030      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d594:	6839      	ldr	r1, [r7, #0]
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f001 fc3f 	bl	800ee1a <USBD_CtlError>
            ret = USBD_FAIL;
 800d59c:	2303      	movs	r3, #3
 800d59e:	75fb      	strb	r3, [r7, #23]
          break;
 800d5a0:	e029      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d5a8:	b2db      	uxtb	r3, r3
 800d5aa:	2b03      	cmp	r3, #3
 800d5ac:	d112      	bne.n	800d5d4 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	885b      	ldrh	r3, [r3, #2]
 800d5b2:	b2db      	uxtb	r3, r3
 800d5b4:	2b01      	cmp	r3, #1
 800d5b6:	d806      	bhi.n	800d5c6 <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	885b      	ldrh	r3, [r3, #2]
 800d5bc:	b2db      	uxtb	r3, r3
 800d5be:	461a      	mov	r2, r3
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d5c4:	e017      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 800d5c6:	6839      	ldr	r1, [r7, #0]
 800d5c8:	6878      	ldr	r0, [r7, #4]
 800d5ca:	f001 fc26 	bl	800ee1a <USBD_CtlError>
              ret = USBD_FAIL;
 800d5ce:	2303      	movs	r3, #3
 800d5d0:	75fb      	strb	r3, [r7, #23]
          break;
 800d5d2:	e010      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d5d4:	6839      	ldr	r1, [r7, #0]
 800d5d6:	6878      	ldr	r0, [r7, #4]
 800d5d8:	f001 fc1f 	bl	800ee1a <USBD_CtlError>
            ret = USBD_FAIL;
 800d5dc:	2303      	movs	r3, #3
 800d5de:	75fb      	strb	r3, [r7, #23]
          break;
 800d5e0:	e009      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d5e2:	6839      	ldr	r1, [r7, #0]
 800d5e4:	6878      	ldr	r0, [r7, #4]
 800d5e6:	f001 fc18 	bl	800ee1a <USBD_CtlError>
          ret = USBD_FAIL;
 800d5ea:	2303      	movs	r3, #3
 800d5ec:	75fb      	strb	r3, [r7, #23]
          break;
 800d5ee:	e002      	b.n	800d5f6 <USBD_AUDIO_Setup+0x19e>
          break;
 800d5f0:	bf00      	nop
 800d5f2:	e008      	b.n	800d606 <USBD_AUDIO_Setup+0x1ae>
          break;
 800d5f4:	bf00      	nop
      }
      break;
 800d5f6:	e006      	b.n	800d606 <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 800d5f8:	6839      	ldr	r1, [r7, #0]
 800d5fa:	6878      	ldr	r0, [r7, #4]
 800d5fc:	f001 fc0d 	bl	800ee1a <USBD_CtlError>
      ret = USBD_FAIL;
 800d600:	2303      	movs	r3, #3
 800d602:	75fb      	strb	r3, [r7, #23]
      break;
 800d604:	bf00      	nop
  }

  return (uint8_t)ret;
 800d606:	7dfb      	ldrb	r3, [r7, #23]
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3718      	adds	r7, #24
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	226d      	movs	r2, #109	@ 0x6d
 800d61c:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 800d61e:	4b03      	ldr	r3, [pc, #12]	@ (800d62c <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 800d620:	4618      	mov	r0, r3
 800d622:	370c      	adds	r7, #12
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr
 800d62c:	24000040 	.word	0x24000040

0800d630 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d630:	b480      	push	{r7}
 800d632:	b083      	sub	sp, #12
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
 800d638:	460b      	mov	r3, r1
 800d63a:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 800d63c:	2300      	movs	r3, #0
}
 800d63e:	4618      	mov	r0, r3
 800d640:	370c      	adds	r7, #12
 800d642:	46bd      	mov	sp, r7
 800d644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d648:	4770      	bx	lr

0800d64a <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b084      	sub	sp, #16
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	32b0      	adds	r2, #176	@ 0xb0
 800d65c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d660:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d101      	bne.n	800d66c <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d668:	2303      	movs	r3, #3
 800d66a:	e02a      	b.n	800d6c2 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d672:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 800d676:	2b01      	cmp	r3, #1
 800d678:	d122      	bne.n	800d6c0 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d680:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 800d684:	2b02      	cmp	r3, #2
 800d686:	d11b      	bne.n	800d6c0 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d68e:	687a      	ldr	r2, [r7, #4]
 800d690:	33b0      	adds	r3, #176	@ 0xb0
 800d692:	009b      	lsls	r3, r3, #2
 800d694:	4413      	add	r3, r2
 800d696:	685b      	ldr	r3, [r3, #4]
 800d698:	691b      	ldr	r3, [r3, #16]
 800d69a:	68fa      	ldr	r2, [r7, #12]
 800d69c:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800d6a0:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 800d6a4:	4610      	mov	r0, r2
 800d6a6:	4798      	blx	r3
      haudio->control.cmd = 0U;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 800d6c0:	2300      	movs	r3, #0
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3710      	adds	r7, #16
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd80      	pop	{r7, pc}

0800d6ca <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800d6ca:	b480      	push	{r7}
 800d6cc:	b083      	sub	sp, #12
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 800d6d2:	2300      	movs	r3, #0
}
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	370c      	adds	r7, #12
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6de:	4770      	bx	lr

0800d6e0 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b083      	sub	sp, #12
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800d6e8:	2300      	movs	r3, #0
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	370c      	adds	r7, #12
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f4:	4770      	bx	lr

0800d6f6 <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d6f6:	b480      	push	{r7}
 800d6f8:	b083      	sub	sp, #12
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
 800d6fe:	460b      	mov	r3, r1
 800d700:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 800d702:	2300      	movs	r3, #0
}
 800d704:	4618      	mov	r0, r3
 800d706:	370c      	adds	r7, #12
 800d708:	46bd      	mov	sp, r7
 800d70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70e:	4770      	bx	lr

0800d710 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	460b      	mov	r3, r1
 800d71a:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	32b0      	adds	r2, #176	@ 0xb0
 800d726:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d101      	bne.n	800d732 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d72e:	2303      	movs	r3, #3
 800d730:	e016      	b.n	800d760 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	32b0      	adds	r2, #176	@ 0xb0
 800d73c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d740:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d748:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800d74c:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	4413      	add	r3, r2
 800d752:	1d1a      	adds	r2, r3, #4
 800d754:	78f9      	ldrb	r1, [r7, #3]
 800d756:	23c0      	movs	r3, #192	@ 0xc0
 800d758:	6878      	ldr	r0, [r7, #4]
 800d75a:	f003 fb5d 	bl	8010e18 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 800d75e:	2300      	movs	r3, #0
}
 800d760:	4618      	mov	r0, r3
 800d762:	3710      	adds	r7, #16
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}

0800d768 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b084      	sub	sp, #16
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
 800d770:	460b      	mov	r3, r1
 800d772:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	32b0      	adds	r2, #176	@ 0xb0
 800d77e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d782:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d101      	bne.n	800d78e <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d78a:	2303      	movs	r3, #3
 800d78c:	e07c      	b.n	800d888 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 800d78e:	4b40      	ldr	r3, [pc, #256]	@ (800d890 <USBD_AUDIO_DataOut+0x128>)
 800d790:	781b      	ldrb	r3, [r3, #0]
 800d792:	78fa      	ldrb	r2, [r7, #3]
 800d794:	429a      	cmp	r2, r3
 800d796:	d176      	bne.n	800d886 <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 800d798:	78fb      	ldrb	r3, [r7, #3]
 800d79a:	4619      	mov	r1, r3
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f003 fb5c 	bl	8010e5a <USBD_LL_GetRxDataSize>
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d7ac:	687a      	ldr	r2, [r7, #4]
 800d7ae:	33b0      	adds	r3, #176	@ 0xb0
 800d7b0:	009b      	lsls	r3, r3, #2
 800d7b2:	4413      	add	r3, r2
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	695b      	ldr	r3, [r3, #20]
 800d7b8:	68fa      	ldr	r2, [r7, #12]
 800d7ba:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800d7be:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 800d7c2:	4611      	mov	r1, r2
 800d7c4:	68fa      	ldr	r2, [r7, #12]
 800d7c6:	440a      	add	r2, r1
 800d7c8:	1d10      	adds	r0, r2, #4
 800d7ca:	8979      	ldrh	r1, [r7, #10]
 800d7cc:	2201      	movs	r2, #1
 800d7ce:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d7d6:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 800d7da:	897b      	ldrh	r3, [r7, #10]
 800d7dc:	4413      	add	r3, r2
 800d7de:	b29a      	uxth	r2, r3
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d7e6:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d7f0:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800d7f4:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 800d7f8:	d321      	bcc.n	800d83e <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d800:	2200      	movs	r2, #0
 800d802:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d80c:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 800d810:	2b03      	cmp	r3, #3
 800d812:	d114      	bne.n	800d83e <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d81a:	687a      	ldr	r2, [r7, #4]
 800d81c:	33b0      	adds	r3, #176	@ 0xb0
 800d81e:	009b      	lsls	r3, r3, #2
 800d820:	4413      	add	r3, r2
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	689b      	ldr	r3, [r3, #8]
 800d826:	68fa      	ldr	r2, [r7, #12]
 800d828:	1d10      	adds	r0, r2, #4
 800d82a:	2201      	movs	r2, #1
 800d82c:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 800d830:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d838:	2200      	movs	r2, #0
 800d83a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d844:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d10d      	bne.n	800d868 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d852:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800d856:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 800d85a:	d105      	bne.n	800d868 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d862:	2201      	movs	r2, #1
 800d864:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800d868:	4b09      	ldr	r3, [pc, #36]	@ (800d890 <USBD_AUDIO_DataOut+0x128>)
 800d86a:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d872:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 800d876:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	4413      	add	r3, r2
 800d87c:	1d1a      	adds	r2, r3, #4
 800d87e:	23c0      	movs	r3, #192	@ 0xc0
 800d880:	6878      	ldr	r0, [r7, #4]
 800d882:	f003 fac9 	bl	8010e18 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 800d886:	2300      	movs	r3, #0
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3710      	adds	r7, #16
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}
 800d890:	240000ba 	.word	0x240000ba

0800d894 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	32b0      	adds	r2, #176	@ 0xb0
 800d8a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8ac:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d017      	beq.n	800d8e4 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 800d8b4:	68fa      	ldr	r2, [r7, #12]
 800d8b6:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800d8ba:	4413      	add	r3, r2
 800d8bc:	2240      	movs	r2, #64	@ 0x40
 800d8be:	2100      	movs	r1, #0
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f003 fc93 	bl	80111ec <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800d8c6:	68fa      	ldr	r2, [r7, #12]
 800d8c8:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800d8cc:	4413      	add	r3, r2
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 800d8ce:	683a      	ldr	r2, [r7, #0]
 800d8d0:	88d2      	ldrh	r2, [r2, #6]
 800d8d2:	2a40      	cmp	r2, #64	@ 0x40
 800d8d4:	bf28      	it	cs
 800d8d6:	2240      	movcs	r2, #64	@ 0x40
 800d8d8:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800d8da:	4619      	mov	r1, r3
 800d8dc:	6878      	ldr	r0, [r7, #4]
 800d8de:	f001 fb19 	bl	800ef14 <USBD_CtlSendData>
 800d8e2:	e000      	b.n	800d8e6 <AUDIO_REQ_GetCurrent+0x52>
    return;
 800d8e4:	bf00      	nop
}
 800d8e6:	3710      	adds	r7, #16
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}

0800d8ec <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8ec:	b580      	push	{r7, lr}
 800d8ee:	b084      	sub	sp, #16
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	6078      	str	r0, [r7, #4]
 800d8f4:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	32b0      	adds	r2, #176	@ 0xb0
 800d900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d904:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d02f      	beq.n	800d96c <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 800d90c:	683b      	ldr	r3, [r7, #0]
 800d90e:	88db      	ldrh	r3, [r3, #6]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d02c      	beq.n	800d96e <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d91a:	2201      	movs	r2, #1
 800d91c:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	88db      	ldrh	r3, [r3, #6]
 800d924:	2b3f      	cmp	r3, #63	@ 0x3f
 800d926:	d803      	bhi.n	800d930 <AUDIO_REQ_SetCurrent+0x44>
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	88db      	ldrh	r3, [r3, #6]
 800d92c:	b2da      	uxtb	r2, r3
 800d92e:	e000      	b.n	800d932 <AUDIO_REQ_SetCurrent+0x46>
 800d930:	2240      	movs	r2, #64	@ 0x40
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d938:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 800d93c:	683b      	ldr	r3, [r7, #0]
 800d93e:	889b      	ldrh	r3, [r3, #4]
 800d940:	0a1b      	lsrs	r3, r3, #8
 800d942:	b29b      	uxth	r3, r3
 800d944:	b2da      	uxtb	r2, r3
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800d94c:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 800d950:	68fa      	ldr	r2, [r7, #12]
 800d952:	f643 430b 	movw	r3, #15371	@ 0x3c0b
 800d956:	4413      	add	r3, r2
 800d958:	68fa      	ldr	r2, [r7, #12]
 800d95a:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 800d95e:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 800d962:	4619      	mov	r1, r3
 800d964:	6878      	ldr	r0, [r7, #4]
 800d966:	f001 fb01 	bl	800ef6c <USBD_CtlPrepareRx>
 800d96a:	e000      	b.n	800d96e <AUDIO_REQ_SetCurrent+0x82>
    return;
 800d96c:	bf00      	nop
  }
}
 800d96e:	3710      	adds	r7, #16
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 800d974:	b480      	push	{r7}
 800d976:	b083      	sub	sp, #12
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	220a      	movs	r2, #10
 800d980:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 800d982:	4b03      	ldr	r3, [pc, #12]	@ (800d990 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 800d984:	4618      	mov	r0, r3
 800d986:	370c      	adds	r7, #12
 800d988:	46bd      	mov	sp, r7
 800d98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98e:	4770      	bx	lr
 800d990:	240000b0 	.word	0x240000b0

0800d994 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 800d994:	b480      	push	{r7}
 800d996:	b083      	sub	sp, #12
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
 800d99c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d99e:	683b      	ldr	r3, [r7, #0]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d101      	bne.n	800d9a8 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d9a4:	2303      	movs	r3, #3
 800d9a6:	e009      	b.n	800d9bc <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d9ae:	687a      	ldr	r2, [r7, #4]
 800d9b0:	33b0      	adds	r3, #176	@ 0xb0
 800d9b2:	009b      	lsls	r3, r3, #2
 800d9b4:	4413      	add	r3, r2
 800d9b6:	683a      	ldr	r2, [r7, #0]
 800d9b8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d9ba:	2300      	movs	r3, #0
}
 800d9bc:	4618      	mov	r0, r3
 800d9be:	370c      	adds	r7, #12
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c6:	4770      	bx	lr

0800d9c8 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b086      	sub	sp, #24
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800d9d8:	2300      	movs	r3, #0
 800d9da:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	885b      	ldrh	r3, [r3, #2]
 800d9e0:	b29b      	uxth	r3, r3
 800d9e2:	68fa      	ldr	r2, [r7, #12]
 800d9e4:	7812      	ldrb	r2, [r2, #0]
 800d9e6:	4293      	cmp	r3, r2
 800d9e8:	d91b      	bls.n	800da22 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	781b      	ldrb	r3, [r3, #0]
 800d9ee:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d9f0:	e011      	b.n	800da16 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d9f2:	f107 030a 	add.w	r3, r7, #10
 800d9f6:	4619      	mov	r1, r3
 800d9f8:	6978      	ldr	r0, [r7, #20]
 800d9fa:	f000 fbe6 	bl	800e1ca <USBD_GetNextDesc>
 800d9fe:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800da00:	697b      	ldr	r3, [r7, #20]
 800da02:	785b      	ldrb	r3, [r3, #1]
 800da04:	2b24      	cmp	r3, #36	@ 0x24
 800da06:	d106      	bne.n	800da16 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 800da0c:	2b01      	cmp	r3, #1
 800da0e:	d102      	bne.n	800da16 <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 800da10:	697b      	ldr	r3, [r7, #20]
 800da12:	613b      	str	r3, [r7, #16]
        break;
 800da14:	e005      	b.n	800da22 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	885b      	ldrh	r3, [r3, #2]
 800da1a:	b29a      	uxth	r2, r3
 800da1c:	897b      	ldrh	r3, [r7, #10]
 800da1e:	429a      	cmp	r2, r3
 800da20:	d8e7      	bhi.n	800d9f2 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 800da22:	693b      	ldr	r3, [r7, #16]
}
 800da24:	4618      	mov	r0, r3
 800da26:	3718      	adds	r7, #24
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}

0800da2c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b086      	sub	sp, #24
 800da30:	af00      	add	r7, sp, #0
 800da32:	60f8      	str	r0, [r7, #12]
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	4613      	mov	r3, r2
 800da38:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d101      	bne.n	800da44 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800da40:	2303      	movs	r3, #3
 800da42:	e01f      	b.n	800da84 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	2200      	movs	r2, #0
 800da48:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	2200      	movs	r2, #0
 800da50:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	2200      	movs	r2, #0
 800da58:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800da5c:	68bb      	ldr	r3, [r7, #8]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d003      	beq.n	800da6a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	68ba      	ldr	r2, [r7, #8]
 800da66:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	2201      	movs	r2, #1
 800da6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	79fa      	ldrb	r2, [r7, #7]
 800da76:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800da78:	68f8      	ldr	r0, [r7, #12]
 800da7a:	f003 f873 	bl	8010b64 <USBD_LL_Init>
 800da7e:	4603      	mov	r3, r0
 800da80:	75fb      	strb	r3, [r7, #23]

  return ret;
 800da82:	7dfb      	ldrb	r3, [r7, #23]
}
 800da84:	4618      	mov	r0, r3
 800da86:	3718      	adds	r7, #24
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}

0800da8c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b084      	sub	sp, #16
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
 800da94:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800da96:	2300      	movs	r3, #0
 800da98:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800da9a:	683b      	ldr	r3, [r7, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d101      	bne.n	800daa4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800daa0:	2303      	movs	r3, #3
 800daa2:	e025      	b.n	800daf0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	683a      	ldr	r2, [r7, #0]
 800daa8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	32ae      	adds	r2, #174	@ 0xae
 800dab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d00f      	beq.n	800dae0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	32ae      	adds	r2, #174	@ 0xae
 800daca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dad0:	f107 020e 	add.w	r2, r7, #14
 800dad4:	4610      	mov	r0, r2
 800dad6:	4798      	blx	r3
 800dad8:	4602      	mov	r2, r0
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dae6:	1c5a      	adds	r2, r3, #1
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800daee:	2300      	movs	r3, #0
}
 800daf0:	4618      	mov	r0, r3
 800daf2:	3710      	adds	r7, #16
 800daf4:	46bd      	mov	sp, r7
 800daf6:	bd80      	pop	{r7, pc}

0800daf8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b082      	sub	sp, #8
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f003 f87f 	bl	8010c04 <USBD_LL_Start>
 800db06:	4603      	mov	r3, r0
}
 800db08:	4618      	mov	r0, r3
 800db0a:	3708      	adds	r7, #8
 800db0c:	46bd      	mov	sp, r7
 800db0e:	bd80      	pop	{r7, pc}

0800db10 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800db10:	b480      	push	{r7}
 800db12:	b083      	sub	sp, #12
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800db18:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	370c      	adds	r7, #12
 800db1e:	46bd      	mov	sp, r7
 800db20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db24:	4770      	bx	lr

0800db26 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db26:	b580      	push	{r7, lr}
 800db28:	b084      	sub	sp, #16
 800db2a:	af00      	add	r7, sp, #0
 800db2c:	6078      	str	r0, [r7, #4]
 800db2e:	460b      	mov	r3, r1
 800db30:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800db32:	2300      	movs	r3, #0
 800db34:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d009      	beq.n	800db54 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	78fa      	ldrb	r2, [r7, #3]
 800db4a:	4611      	mov	r1, r2
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	4798      	blx	r3
 800db50:	4603      	mov	r3, r0
 800db52:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800db54:	7bfb      	ldrb	r3, [r7, #15]
}
 800db56:	4618      	mov	r0, r3
 800db58:	3710      	adds	r7, #16
 800db5a:	46bd      	mov	sp, r7
 800db5c:	bd80      	pop	{r7, pc}

0800db5e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db5e:	b580      	push	{r7, lr}
 800db60:	b084      	sub	sp, #16
 800db62:	af00      	add	r7, sp, #0
 800db64:	6078      	str	r0, [r7, #4]
 800db66:	460b      	mov	r3, r1
 800db68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800db6a:	2300      	movs	r3, #0
 800db6c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800db74:	685b      	ldr	r3, [r3, #4]
 800db76:	78fa      	ldrb	r2, [r7, #3]
 800db78:	4611      	mov	r1, r2
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	4798      	blx	r3
 800db7e:	4603      	mov	r3, r0
 800db80:	2b00      	cmp	r3, #0
 800db82:	d001      	beq.n	800db88 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800db84:	2303      	movs	r3, #3
 800db86:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800db88:	7bfb      	ldrb	r3, [r7, #15]
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	3710      	adds	r7, #16
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}

0800db92 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800db92:	b580      	push	{r7, lr}
 800db94:	b084      	sub	sp, #16
 800db96:	af00      	add	r7, sp, #0
 800db98:	6078      	str	r0, [r7, #4]
 800db9a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dba2:	6839      	ldr	r1, [r7, #0]
 800dba4:	4618      	mov	r0, r3
 800dba6:	f001 f8fe 	bl	800eda6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	2201      	movs	r2, #1
 800dbae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800dbb8:	461a      	mov	r2, r3
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dbc6:	f003 031f 	and.w	r3, r3, #31
 800dbca:	2b02      	cmp	r3, #2
 800dbcc:	d01a      	beq.n	800dc04 <USBD_LL_SetupStage+0x72>
 800dbce:	2b02      	cmp	r3, #2
 800dbd0:	d822      	bhi.n	800dc18 <USBD_LL_SetupStage+0x86>
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d002      	beq.n	800dbdc <USBD_LL_SetupStage+0x4a>
 800dbd6:	2b01      	cmp	r3, #1
 800dbd8:	d00a      	beq.n	800dbf0 <USBD_LL_SetupStage+0x5e>
 800dbda:	e01d      	b.n	800dc18 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dbe2:	4619      	mov	r1, r3
 800dbe4:	6878      	ldr	r0, [r7, #4]
 800dbe6:	f000 fb2b 	bl	800e240 <USBD_StdDevReq>
 800dbea:	4603      	mov	r3, r0
 800dbec:	73fb      	strb	r3, [r7, #15]
      break;
 800dbee:	e020      	b.n	800dc32 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dbf6:	4619      	mov	r1, r3
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f000 fb93 	bl	800e324 <USBD_StdItfReq>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	73fb      	strb	r3, [r7, #15]
      break;
 800dc02:	e016      	b.n	800dc32 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dc0a:	4619      	mov	r1, r3
 800dc0c:	6878      	ldr	r0, [r7, #4]
 800dc0e:	f000 fbf5 	bl	800e3fc <USBD_StdEPReq>
 800dc12:	4603      	mov	r3, r0
 800dc14:	73fb      	strb	r3, [r7, #15]
      break;
 800dc16:	e00c      	b.n	800dc32 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dc1e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dc22:	b2db      	uxtb	r3, r3
 800dc24:	4619      	mov	r1, r3
 800dc26:	6878      	ldr	r0, [r7, #4]
 800dc28:	f003 f84c 	bl	8010cc4 <USBD_LL_StallEP>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	73fb      	strb	r3, [r7, #15]
      break;
 800dc30:	bf00      	nop
  }

  return ret;
 800dc32:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3710      	adds	r7, #16
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b086      	sub	sp, #24
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	60f8      	str	r0, [r7, #12]
 800dc44:	460b      	mov	r3, r1
 800dc46:	607a      	str	r2, [r7, #4]
 800dc48:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800dc4e:	7afb      	ldrb	r3, [r7, #11]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d16e      	bne.n	800dd32 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800dc5a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dc62:	2b03      	cmp	r3, #3
 800dc64:	f040 8098 	bne.w	800dd98 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	689a      	ldr	r2, [r3, #8]
 800dc6c:	693b      	ldr	r3, [r7, #16]
 800dc6e:	68db      	ldr	r3, [r3, #12]
 800dc70:	429a      	cmp	r2, r3
 800dc72:	d913      	bls.n	800dc9c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800dc74:	693b      	ldr	r3, [r7, #16]
 800dc76:	689a      	ldr	r2, [r3, #8]
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	68db      	ldr	r3, [r3, #12]
 800dc7c:	1ad2      	subs	r2, r2, r3
 800dc7e:	693b      	ldr	r3, [r7, #16]
 800dc80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	68da      	ldr	r2, [r3, #12]
 800dc86:	693b      	ldr	r3, [r7, #16]
 800dc88:	689b      	ldr	r3, [r3, #8]
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	bf28      	it	cs
 800dc8e:	4613      	movcs	r3, r2
 800dc90:	461a      	mov	r2, r3
 800dc92:	6879      	ldr	r1, [r7, #4]
 800dc94:	68f8      	ldr	r0, [r7, #12]
 800dc96:	f001 f986 	bl	800efa6 <USBD_CtlContinueRx>
 800dc9a:	e07d      	b.n	800dd98 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dca2:	f003 031f 	and.w	r3, r3, #31
 800dca6:	2b02      	cmp	r3, #2
 800dca8:	d014      	beq.n	800dcd4 <USBD_LL_DataOutStage+0x98>
 800dcaa:	2b02      	cmp	r3, #2
 800dcac:	d81d      	bhi.n	800dcea <USBD_LL_DataOutStage+0xae>
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d002      	beq.n	800dcb8 <USBD_LL_DataOutStage+0x7c>
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d003      	beq.n	800dcbe <USBD_LL_DataOutStage+0x82>
 800dcb6:	e018      	b.n	800dcea <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800dcb8:	2300      	movs	r3, #0
 800dcba:	75bb      	strb	r3, [r7, #22]
            break;
 800dcbc:	e018      	b.n	800dcf0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dcc4:	b2db      	uxtb	r3, r3
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	68f8      	ldr	r0, [r7, #12]
 800dcca:	f000 fa64 	bl	800e196 <USBD_CoreFindIF>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	75bb      	strb	r3, [r7, #22]
            break;
 800dcd2:	e00d      	b.n	800dcf0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dcda:	b2db      	uxtb	r3, r3
 800dcdc:	4619      	mov	r1, r3
 800dcde:	68f8      	ldr	r0, [r7, #12]
 800dce0:	f000 fa66 	bl	800e1b0 <USBD_CoreFindEP>
 800dce4:	4603      	mov	r3, r0
 800dce6:	75bb      	strb	r3, [r7, #22]
            break;
 800dce8:	e002      	b.n	800dcf0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800dcea:	2300      	movs	r3, #0
 800dcec:	75bb      	strb	r3, [r7, #22]
            break;
 800dcee:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800dcf0:	7dbb      	ldrb	r3, [r7, #22]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d119      	bne.n	800dd2a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcfc:	b2db      	uxtb	r3, r3
 800dcfe:	2b03      	cmp	r3, #3
 800dd00:	d113      	bne.n	800dd2a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800dd02:	7dba      	ldrb	r2, [r7, #22]
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	32ae      	adds	r2, #174	@ 0xae
 800dd08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd0c:	691b      	ldr	r3, [r3, #16]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d00b      	beq.n	800dd2a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800dd12:	7dba      	ldrb	r2, [r7, #22]
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800dd1a:	7dba      	ldrb	r2, [r7, #22]
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	32ae      	adds	r2, #174	@ 0xae
 800dd20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd24:	691b      	ldr	r3, [r3, #16]
 800dd26:	68f8      	ldr	r0, [r7, #12]
 800dd28:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dd2a:	68f8      	ldr	r0, [r7, #12]
 800dd2c:	f001 f94c 	bl	800efc8 <USBD_CtlSendStatus>
 800dd30:	e032      	b.n	800dd98 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800dd32:	7afb      	ldrb	r3, [r7, #11]
 800dd34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd38:	b2db      	uxtb	r3, r3
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	68f8      	ldr	r0, [r7, #12]
 800dd3e:	f000 fa37 	bl	800e1b0 <USBD_CoreFindEP>
 800dd42:	4603      	mov	r3, r0
 800dd44:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dd46:	7dbb      	ldrb	r3, [r7, #22]
 800dd48:	2bff      	cmp	r3, #255	@ 0xff
 800dd4a:	d025      	beq.n	800dd98 <USBD_LL_DataOutStage+0x15c>
 800dd4c:	7dbb      	ldrb	r3, [r7, #22]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d122      	bne.n	800dd98 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd58:	b2db      	uxtb	r3, r3
 800dd5a:	2b03      	cmp	r3, #3
 800dd5c:	d117      	bne.n	800dd8e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800dd5e:	7dba      	ldrb	r2, [r7, #22]
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	32ae      	adds	r2, #174	@ 0xae
 800dd64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd68:	699b      	ldr	r3, [r3, #24]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d00f      	beq.n	800dd8e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800dd6e:	7dba      	ldrb	r2, [r7, #22]
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800dd76:	7dba      	ldrb	r2, [r7, #22]
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	32ae      	adds	r2, #174	@ 0xae
 800dd7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd80:	699b      	ldr	r3, [r3, #24]
 800dd82:	7afa      	ldrb	r2, [r7, #11]
 800dd84:	4611      	mov	r1, r2
 800dd86:	68f8      	ldr	r0, [r7, #12]
 800dd88:	4798      	blx	r3
 800dd8a:	4603      	mov	r3, r0
 800dd8c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800dd8e:	7dfb      	ldrb	r3, [r7, #23]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d001      	beq.n	800dd98 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800dd94:	7dfb      	ldrb	r3, [r7, #23]
 800dd96:	e000      	b.n	800dd9a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800dd98:	2300      	movs	r3, #0
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3718      	adds	r7, #24
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}

0800dda2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dda2:	b580      	push	{r7, lr}
 800dda4:	b086      	sub	sp, #24
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	60f8      	str	r0, [r7, #12]
 800ddaa:	460b      	mov	r3, r1
 800ddac:	607a      	str	r2, [r7, #4]
 800ddae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800ddb0:	7afb      	ldrb	r3, [r7, #11]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d16f      	bne.n	800de96 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	3314      	adds	r3, #20
 800ddba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ddc2:	2b02      	cmp	r3, #2
 800ddc4:	d15a      	bne.n	800de7c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	689a      	ldr	r2, [r3, #8]
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	68db      	ldr	r3, [r3, #12]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d914      	bls.n	800ddfc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	689a      	ldr	r2, [r3, #8]
 800ddd6:	693b      	ldr	r3, [r7, #16]
 800ddd8:	68db      	ldr	r3, [r3, #12]
 800ddda:	1ad2      	subs	r2, r2, r3
 800dddc:	693b      	ldr	r3, [r7, #16]
 800ddde:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	689b      	ldr	r3, [r3, #8]
 800dde4:	461a      	mov	r2, r3
 800dde6:	6879      	ldr	r1, [r7, #4]
 800dde8:	68f8      	ldr	r0, [r7, #12]
 800ddea:	f001 f8ae 	bl	800ef4a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ddee:	2300      	movs	r3, #0
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	68f8      	ldr	r0, [r7, #12]
 800ddf6:	f003 f80f 	bl	8010e18 <USBD_LL_PrepareReceive>
 800ddfa:	e03f      	b.n	800de7c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	68da      	ldr	r2, [r3, #12]
 800de00:	693b      	ldr	r3, [r7, #16]
 800de02:	689b      	ldr	r3, [r3, #8]
 800de04:	429a      	cmp	r2, r3
 800de06:	d11c      	bne.n	800de42 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800de08:	693b      	ldr	r3, [r7, #16]
 800de0a:	685a      	ldr	r2, [r3, #4]
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800de10:	429a      	cmp	r2, r3
 800de12:	d316      	bcc.n	800de42 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800de14:	693b      	ldr	r3, [r7, #16]
 800de16:	685a      	ldr	r2, [r3, #4]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800de1e:	429a      	cmp	r2, r3
 800de20:	d20f      	bcs.n	800de42 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800de22:	2200      	movs	r2, #0
 800de24:	2100      	movs	r1, #0
 800de26:	68f8      	ldr	r0, [r7, #12]
 800de28:	f001 f88f 	bl	800ef4a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	2200      	movs	r2, #0
 800de30:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de34:	2300      	movs	r3, #0
 800de36:	2200      	movs	r2, #0
 800de38:	2100      	movs	r1, #0
 800de3a:	68f8      	ldr	r0, [r7, #12]
 800de3c:	f002 ffec 	bl	8010e18 <USBD_LL_PrepareReceive>
 800de40:	e01c      	b.n	800de7c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de48:	b2db      	uxtb	r3, r3
 800de4a:	2b03      	cmp	r3, #3
 800de4c:	d10f      	bne.n	800de6e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de54:	68db      	ldr	r3, [r3, #12]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d009      	beq.n	800de6e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	2200      	movs	r2, #0
 800de5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de68:	68db      	ldr	r3, [r3, #12]
 800de6a:	68f8      	ldr	r0, [r7, #12]
 800de6c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800de6e:	2180      	movs	r1, #128	@ 0x80
 800de70:	68f8      	ldr	r0, [r7, #12]
 800de72:	f002 ff27 	bl	8010cc4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800de76:	68f8      	ldr	r0, [r7, #12]
 800de78:	f001 f8b9 	bl	800efee <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800de7c:	68fb      	ldr	r3, [r7, #12]
 800de7e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800de82:	2b00      	cmp	r3, #0
 800de84:	d03a      	beq.n	800defc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800de86:	68f8      	ldr	r0, [r7, #12]
 800de88:	f7ff fe42 	bl	800db10 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2200      	movs	r2, #0
 800de90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800de94:	e032      	b.n	800defc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800de96:	7afb      	ldrb	r3, [r7, #11]
 800de98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800de9c:	b2db      	uxtb	r3, r3
 800de9e:	4619      	mov	r1, r3
 800dea0:	68f8      	ldr	r0, [r7, #12]
 800dea2:	f000 f985 	bl	800e1b0 <USBD_CoreFindEP>
 800dea6:	4603      	mov	r3, r0
 800dea8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800deaa:	7dfb      	ldrb	r3, [r7, #23]
 800deac:	2bff      	cmp	r3, #255	@ 0xff
 800deae:	d025      	beq.n	800defc <USBD_LL_DataInStage+0x15a>
 800deb0:	7dfb      	ldrb	r3, [r7, #23]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d122      	bne.n	800defc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800debc:	b2db      	uxtb	r3, r3
 800debe:	2b03      	cmp	r3, #3
 800dec0:	d11c      	bne.n	800defc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800dec2:	7dfa      	ldrb	r2, [r7, #23]
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	32ae      	adds	r2, #174	@ 0xae
 800dec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800decc:	695b      	ldr	r3, [r3, #20]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d014      	beq.n	800defc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ded2:	7dfa      	ldrb	r2, [r7, #23]
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800deda:	7dfa      	ldrb	r2, [r7, #23]
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	32ae      	adds	r2, #174	@ 0xae
 800dee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dee4:	695b      	ldr	r3, [r3, #20]
 800dee6:	7afa      	ldrb	r2, [r7, #11]
 800dee8:	4611      	mov	r1, r2
 800deea:	68f8      	ldr	r0, [r7, #12]
 800deec:	4798      	blx	r3
 800deee:	4603      	mov	r3, r0
 800def0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800def2:	7dbb      	ldrb	r3, [r7, #22]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d001      	beq.n	800defc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800def8:	7dbb      	ldrb	r3, [r7, #22]
 800defa:	e000      	b.n	800defe <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800defc:	2300      	movs	r3, #0
}
 800defe:	4618      	mov	r0, r3
 800df00:	3718      	adds	r7, #24
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}

0800df06 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800df06:	b580      	push	{r7, lr}
 800df08:	b084      	sub	sp, #16
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800df0e:	2300      	movs	r3, #0
 800df10:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2201      	movs	r2, #1
 800df16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2200      	movs	r2, #0
 800df1e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	2200      	movs	r2, #0
 800df26:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	2200      	movs	r2, #0
 800df2c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	2200      	movs	r2, #0
 800df34:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d014      	beq.n	800df6c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df48:	685b      	ldr	r3, [r3, #4]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d00e      	beq.n	800df6c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df54:	685b      	ldr	r3, [r3, #4]
 800df56:	687a      	ldr	r2, [r7, #4]
 800df58:	6852      	ldr	r2, [r2, #4]
 800df5a:	b2d2      	uxtb	r2, r2
 800df5c:	4611      	mov	r1, r2
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	4798      	blx	r3
 800df62:	4603      	mov	r3, r0
 800df64:	2b00      	cmp	r3, #0
 800df66:	d001      	beq.n	800df6c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800df68:	2303      	movs	r3, #3
 800df6a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df6c:	2340      	movs	r3, #64	@ 0x40
 800df6e:	2200      	movs	r2, #0
 800df70:	2100      	movs	r1, #0
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f002 fe61 	bl	8010c3a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2201      	movs	r2, #1
 800df7c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2240      	movs	r2, #64	@ 0x40
 800df84:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df88:	2340      	movs	r3, #64	@ 0x40
 800df8a:	2200      	movs	r2, #0
 800df8c:	2180      	movs	r1, #128	@ 0x80
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f002 fe53 	bl	8010c3a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2201      	movs	r2, #1
 800df98:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	2240      	movs	r2, #64	@ 0x40
 800df9e:	621a      	str	r2, [r3, #32]

  return ret;
 800dfa0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3710      	adds	r7, #16
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bd80      	pop	{r7, pc}

0800dfaa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dfaa:	b480      	push	{r7}
 800dfac:	b083      	sub	sp, #12
 800dfae:	af00      	add	r7, sp, #0
 800dfb0:	6078      	str	r0, [r7, #4]
 800dfb2:	460b      	mov	r3, r1
 800dfb4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	78fa      	ldrb	r2, [r7, #3]
 800dfba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dfbc:	2300      	movs	r3, #0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	370c      	adds	r7, #12
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc8:	4770      	bx	lr

0800dfca <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dfca:	b480      	push	{r7}
 800dfcc:	b083      	sub	sp, #12
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfd8:	b2db      	uxtb	r3, r3
 800dfda:	2b04      	cmp	r3, #4
 800dfdc:	d006      	beq.n	800dfec <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfe4:	b2da      	uxtb	r2, r3
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	2204      	movs	r2, #4
 800dff0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800dff4:	2300      	movs	r3, #0
}
 800dff6:	4618      	mov	r0, r3
 800dff8:	370c      	adds	r7, #12
 800dffa:	46bd      	mov	sp, r7
 800dffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e000:	4770      	bx	lr

0800e002 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e002:	b480      	push	{r7}
 800e004:	b083      	sub	sp, #12
 800e006:	af00      	add	r7, sp, #0
 800e008:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e010:	b2db      	uxtb	r3, r3
 800e012:	2b04      	cmp	r3, #4
 800e014:	d106      	bne.n	800e024 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e01c:	b2da      	uxtb	r2, r3
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e024:	2300      	movs	r3, #0
}
 800e026:	4618      	mov	r0, r3
 800e028:	370c      	adds	r7, #12
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr

0800e032 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e032:	b580      	push	{r7, lr}
 800e034:	b082      	sub	sp, #8
 800e036:	af00      	add	r7, sp, #0
 800e038:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e040:	b2db      	uxtb	r3, r3
 800e042:	2b03      	cmp	r3, #3
 800e044:	d110      	bne.n	800e068 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d00b      	beq.n	800e068 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e056:	69db      	ldr	r3, [r3, #28]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d005      	beq.n	800e068 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e062:	69db      	ldr	r3, [r3, #28]
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800e068:	2300      	movs	r3, #0
}
 800e06a:	4618      	mov	r0, r3
 800e06c:	3708      	adds	r7, #8
 800e06e:	46bd      	mov	sp, r7
 800e070:	bd80      	pop	{r7, pc}

0800e072 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e072:	b580      	push	{r7, lr}
 800e074:	b082      	sub	sp, #8
 800e076:	af00      	add	r7, sp, #0
 800e078:	6078      	str	r0, [r7, #4]
 800e07a:	460b      	mov	r3, r1
 800e07c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	32ae      	adds	r2, #174	@ 0xae
 800e088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d101      	bne.n	800e094 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e090:	2303      	movs	r3, #3
 800e092:	e01c      	b.n	800e0ce <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e09a:	b2db      	uxtb	r3, r3
 800e09c:	2b03      	cmp	r3, #3
 800e09e:	d115      	bne.n	800e0cc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	32ae      	adds	r2, #174	@ 0xae
 800e0aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0ae:	6a1b      	ldr	r3, [r3, #32]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d00b      	beq.n	800e0cc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	32ae      	adds	r2, #174	@ 0xae
 800e0be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0c2:	6a1b      	ldr	r3, [r3, #32]
 800e0c4:	78fa      	ldrb	r2, [r7, #3]
 800e0c6:	4611      	mov	r1, r2
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e0cc:	2300      	movs	r3, #0
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	3708      	adds	r7, #8
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	bd80      	pop	{r7, pc}

0800e0d6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e0d6:	b580      	push	{r7, lr}
 800e0d8:	b082      	sub	sp, #8
 800e0da:	af00      	add	r7, sp, #0
 800e0dc:	6078      	str	r0, [r7, #4]
 800e0de:	460b      	mov	r3, r1
 800e0e0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	32ae      	adds	r2, #174	@ 0xae
 800e0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d101      	bne.n	800e0f8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e0f4:	2303      	movs	r3, #3
 800e0f6:	e01c      	b.n	800e132 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e0fe:	b2db      	uxtb	r3, r3
 800e100:	2b03      	cmp	r3, #3
 800e102:	d115      	bne.n	800e130 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	32ae      	adds	r2, #174	@ 0xae
 800e10e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e114:	2b00      	cmp	r3, #0
 800e116:	d00b      	beq.n	800e130 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	32ae      	adds	r2, #174	@ 0xae
 800e122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e128:	78fa      	ldrb	r2, [r7, #3]
 800e12a:	4611      	mov	r1, r2
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e130:	2300      	movs	r3, #0
}
 800e132:	4618      	mov	r0, r3
 800e134:	3708      	adds	r7, #8
 800e136:	46bd      	mov	sp, r7
 800e138:	bd80      	pop	{r7, pc}

0800e13a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e13a:	b480      	push	{r7}
 800e13c:	b083      	sub	sp, #12
 800e13e:	af00      	add	r7, sp, #0
 800e140:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e142:	2300      	movs	r3, #0
}
 800e144:	4618      	mov	r0, r3
 800e146:	370c      	adds	r7, #12
 800e148:	46bd      	mov	sp, r7
 800e14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14e:	4770      	bx	lr

0800e150 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b084      	sub	sp, #16
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e158:	2300      	movs	r3, #0
 800e15a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2201      	movs	r2, #1
 800e160:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d00e      	beq.n	800e18c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e174:	685b      	ldr	r3, [r3, #4]
 800e176:	687a      	ldr	r2, [r7, #4]
 800e178:	6852      	ldr	r2, [r2, #4]
 800e17a:	b2d2      	uxtb	r2, r2
 800e17c:	4611      	mov	r1, r2
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	4798      	blx	r3
 800e182:	4603      	mov	r3, r0
 800e184:	2b00      	cmp	r3, #0
 800e186:	d001      	beq.n	800e18c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e188:	2303      	movs	r3, #3
 800e18a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e18c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3710      	adds	r7, #16
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}

0800e196 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e196:	b480      	push	{r7}
 800e198:	b083      	sub	sp, #12
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	6078      	str	r0, [r7, #4]
 800e19e:	460b      	mov	r3, r1
 800e1a0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e1a2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	370c      	adds	r7, #12
 800e1a8:	46bd      	mov	sp, r7
 800e1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ae:	4770      	bx	lr

0800e1b0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e1b0:	b480      	push	{r7}
 800e1b2:	b083      	sub	sp, #12
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
 800e1b8:	460b      	mov	r3, r1
 800e1ba:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e1bc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	370c      	adds	r7, #12
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c8:	4770      	bx	lr

0800e1ca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e1ca:	b480      	push	{r7}
 800e1cc:	b085      	sub	sp, #20
 800e1ce:	af00      	add	r7, sp, #0
 800e1d0:	6078      	str	r0, [r7, #4]
 800e1d2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	881b      	ldrh	r3, [r3, #0]
 800e1dc:	68fa      	ldr	r2, [r7, #12]
 800e1de:	7812      	ldrb	r2, [r2, #0]
 800e1e0:	4413      	add	r3, r2
 800e1e2:	b29a      	uxth	r2, r3
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	781b      	ldrb	r3, [r3, #0]
 800e1ec:	461a      	mov	r2, r3
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	4413      	add	r3, r2
 800e1f2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e1f4:	68fb      	ldr	r3, [r7, #12]
}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3714      	adds	r7, #20
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e200:	4770      	bx	lr

0800e202 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e202:	b480      	push	{r7}
 800e204:	b087      	sub	sp, #28
 800e206:	af00      	add	r7, sp, #0
 800e208:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	781b      	ldrb	r3, [r3, #0]
 800e212:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e214:	697b      	ldr	r3, [r7, #20]
 800e216:	3301      	adds	r3, #1
 800e218:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e21a:	697b      	ldr	r3, [r7, #20]
 800e21c:	781b      	ldrb	r3, [r3, #0]
 800e21e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e220:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e224:	021b      	lsls	r3, r3, #8
 800e226:	b21a      	sxth	r2, r3
 800e228:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e22c:	4313      	orrs	r3, r2
 800e22e:	b21b      	sxth	r3, r3
 800e230:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e232:	89fb      	ldrh	r3, [r7, #14]
}
 800e234:	4618      	mov	r0, r3
 800e236:	371c      	adds	r7, #28
 800e238:	46bd      	mov	sp, r7
 800e23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23e:	4770      	bx	lr

0800e240 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b084      	sub	sp, #16
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
 800e248:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e24a:	2300      	movs	r3, #0
 800e24c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e256:	2b40      	cmp	r3, #64	@ 0x40
 800e258:	d005      	beq.n	800e266 <USBD_StdDevReq+0x26>
 800e25a:	2b40      	cmp	r3, #64	@ 0x40
 800e25c:	d857      	bhi.n	800e30e <USBD_StdDevReq+0xce>
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d00f      	beq.n	800e282 <USBD_StdDevReq+0x42>
 800e262:	2b20      	cmp	r3, #32
 800e264:	d153      	bne.n	800e30e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	32ae      	adds	r2, #174	@ 0xae
 800e270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e274:	689b      	ldr	r3, [r3, #8]
 800e276:	6839      	ldr	r1, [r7, #0]
 800e278:	6878      	ldr	r0, [r7, #4]
 800e27a:	4798      	blx	r3
 800e27c:	4603      	mov	r3, r0
 800e27e:	73fb      	strb	r3, [r7, #15]
      break;
 800e280:	e04a      	b.n	800e318 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	785b      	ldrb	r3, [r3, #1]
 800e286:	2b09      	cmp	r3, #9
 800e288:	d83b      	bhi.n	800e302 <USBD_StdDevReq+0xc2>
 800e28a:	a201      	add	r2, pc, #4	@ (adr r2, 800e290 <USBD_StdDevReq+0x50>)
 800e28c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e290:	0800e2e5 	.word	0x0800e2e5
 800e294:	0800e2f9 	.word	0x0800e2f9
 800e298:	0800e303 	.word	0x0800e303
 800e29c:	0800e2ef 	.word	0x0800e2ef
 800e2a0:	0800e303 	.word	0x0800e303
 800e2a4:	0800e2c3 	.word	0x0800e2c3
 800e2a8:	0800e2b9 	.word	0x0800e2b9
 800e2ac:	0800e303 	.word	0x0800e303
 800e2b0:	0800e2db 	.word	0x0800e2db
 800e2b4:	0800e2cd 	.word	0x0800e2cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e2b8:	6839      	ldr	r1, [r7, #0]
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f000 fa3c 	bl	800e738 <USBD_GetDescriptor>
          break;
 800e2c0:	e024      	b.n	800e30c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e2c2:	6839      	ldr	r1, [r7, #0]
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f000 fbcb 	bl	800ea60 <USBD_SetAddress>
          break;
 800e2ca:	e01f      	b.n	800e30c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e2cc:	6839      	ldr	r1, [r7, #0]
 800e2ce:	6878      	ldr	r0, [r7, #4]
 800e2d0:	f000 fc0a 	bl	800eae8 <USBD_SetConfig>
 800e2d4:	4603      	mov	r3, r0
 800e2d6:	73fb      	strb	r3, [r7, #15]
          break;
 800e2d8:	e018      	b.n	800e30c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e2da:	6839      	ldr	r1, [r7, #0]
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f000 fcad 	bl	800ec3c <USBD_GetConfig>
          break;
 800e2e2:	e013      	b.n	800e30c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e2e4:	6839      	ldr	r1, [r7, #0]
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f000 fcde 	bl	800eca8 <USBD_GetStatus>
          break;
 800e2ec:	e00e      	b.n	800e30c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e2ee:	6839      	ldr	r1, [r7, #0]
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f000 fd0d 	bl	800ed10 <USBD_SetFeature>
          break;
 800e2f6:	e009      	b.n	800e30c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e2f8:	6839      	ldr	r1, [r7, #0]
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f000 fd31 	bl	800ed62 <USBD_ClrFeature>
          break;
 800e300:	e004      	b.n	800e30c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e302:	6839      	ldr	r1, [r7, #0]
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 fd88 	bl	800ee1a <USBD_CtlError>
          break;
 800e30a:	bf00      	nop
      }
      break;
 800e30c:	e004      	b.n	800e318 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e30e:	6839      	ldr	r1, [r7, #0]
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f000 fd82 	bl	800ee1a <USBD_CtlError>
      break;
 800e316:	bf00      	nop
  }

  return ret;
 800e318:	7bfb      	ldrb	r3, [r7, #15]
}
 800e31a:	4618      	mov	r0, r3
 800e31c:	3710      	adds	r7, #16
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}
 800e322:	bf00      	nop

0800e324 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b084      	sub	sp, #16
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
 800e32c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e32e:	2300      	movs	r3, #0
 800e330:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	781b      	ldrb	r3, [r3, #0]
 800e336:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e33a:	2b40      	cmp	r3, #64	@ 0x40
 800e33c:	d005      	beq.n	800e34a <USBD_StdItfReq+0x26>
 800e33e:	2b40      	cmp	r3, #64	@ 0x40
 800e340:	d852      	bhi.n	800e3e8 <USBD_StdItfReq+0xc4>
 800e342:	2b00      	cmp	r3, #0
 800e344:	d001      	beq.n	800e34a <USBD_StdItfReq+0x26>
 800e346:	2b20      	cmp	r3, #32
 800e348:	d14e      	bne.n	800e3e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e350:	b2db      	uxtb	r3, r3
 800e352:	3b01      	subs	r3, #1
 800e354:	2b02      	cmp	r3, #2
 800e356:	d840      	bhi.n	800e3da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	889b      	ldrh	r3, [r3, #4]
 800e35c:	b2db      	uxtb	r3, r3
 800e35e:	2b01      	cmp	r3, #1
 800e360:	d836      	bhi.n	800e3d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	889b      	ldrh	r3, [r3, #4]
 800e366:	b2db      	uxtb	r3, r3
 800e368:	4619      	mov	r1, r3
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f7ff ff13 	bl	800e196 <USBD_CoreFindIF>
 800e370:	4603      	mov	r3, r0
 800e372:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e374:	7bbb      	ldrb	r3, [r7, #14]
 800e376:	2bff      	cmp	r3, #255	@ 0xff
 800e378:	d01d      	beq.n	800e3b6 <USBD_StdItfReq+0x92>
 800e37a:	7bbb      	ldrb	r3, [r7, #14]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d11a      	bne.n	800e3b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e380:	7bba      	ldrb	r2, [r7, #14]
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	32ae      	adds	r2, #174	@ 0xae
 800e386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e38a:	689b      	ldr	r3, [r3, #8]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d00f      	beq.n	800e3b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e390:	7bba      	ldrb	r2, [r7, #14]
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e398:	7bba      	ldrb	r2, [r7, #14]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	32ae      	adds	r2, #174	@ 0xae
 800e39e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3a2:	689b      	ldr	r3, [r3, #8]
 800e3a4:	6839      	ldr	r1, [r7, #0]
 800e3a6:	6878      	ldr	r0, [r7, #4]
 800e3a8:	4798      	blx	r3
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e3ae:	e004      	b.n	800e3ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e3b0:	2303      	movs	r3, #3
 800e3b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e3b4:	e001      	b.n	800e3ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e3b6:	2303      	movs	r3, #3
 800e3b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	88db      	ldrh	r3, [r3, #6]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d110      	bne.n	800e3e4 <USBD_StdItfReq+0xc0>
 800e3c2:	7bfb      	ldrb	r3, [r7, #15]
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d10d      	bne.n	800e3e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e3c8:	6878      	ldr	r0, [r7, #4]
 800e3ca:	f000 fdfd 	bl	800efc8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e3ce:	e009      	b.n	800e3e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e3d0:	6839      	ldr	r1, [r7, #0]
 800e3d2:	6878      	ldr	r0, [r7, #4]
 800e3d4:	f000 fd21 	bl	800ee1a <USBD_CtlError>
          break;
 800e3d8:	e004      	b.n	800e3e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e3da:	6839      	ldr	r1, [r7, #0]
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f000 fd1c 	bl	800ee1a <USBD_CtlError>
          break;
 800e3e2:	e000      	b.n	800e3e6 <USBD_StdItfReq+0xc2>
          break;
 800e3e4:	bf00      	nop
      }
      break;
 800e3e6:	e004      	b.n	800e3f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e3e8:	6839      	ldr	r1, [r7, #0]
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f000 fd15 	bl	800ee1a <USBD_CtlError>
      break;
 800e3f0:	bf00      	nop
  }

  return ret;
 800e3f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	3710      	adds	r7, #16
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd80      	pop	{r7, pc}

0800e3fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b084      	sub	sp, #16
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e406:	2300      	movs	r3, #0
 800e408:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	889b      	ldrh	r3, [r3, #4]
 800e40e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	781b      	ldrb	r3, [r3, #0]
 800e414:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e418:	2b40      	cmp	r3, #64	@ 0x40
 800e41a:	d007      	beq.n	800e42c <USBD_StdEPReq+0x30>
 800e41c:	2b40      	cmp	r3, #64	@ 0x40
 800e41e:	f200 817f 	bhi.w	800e720 <USBD_StdEPReq+0x324>
 800e422:	2b00      	cmp	r3, #0
 800e424:	d02a      	beq.n	800e47c <USBD_StdEPReq+0x80>
 800e426:	2b20      	cmp	r3, #32
 800e428:	f040 817a 	bne.w	800e720 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e42c:	7bbb      	ldrb	r3, [r7, #14]
 800e42e:	4619      	mov	r1, r3
 800e430:	6878      	ldr	r0, [r7, #4]
 800e432:	f7ff febd 	bl	800e1b0 <USBD_CoreFindEP>
 800e436:	4603      	mov	r3, r0
 800e438:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e43a:	7b7b      	ldrb	r3, [r7, #13]
 800e43c:	2bff      	cmp	r3, #255	@ 0xff
 800e43e:	f000 8174 	beq.w	800e72a <USBD_StdEPReq+0x32e>
 800e442:	7b7b      	ldrb	r3, [r7, #13]
 800e444:	2b00      	cmp	r3, #0
 800e446:	f040 8170 	bne.w	800e72a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800e44a:	7b7a      	ldrb	r2, [r7, #13]
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e452:	7b7a      	ldrb	r2, [r7, #13]
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	32ae      	adds	r2, #174	@ 0xae
 800e458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e45c:	689b      	ldr	r3, [r3, #8]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	f000 8163 	beq.w	800e72a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e464:	7b7a      	ldrb	r2, [r7, #13]
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	32ae      	adds	r2, #174	@ 0xae
 800e46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e46e:	689b      	ldr	r3, [r3, #8]
 800e470:	6839      	ldr	r1, [r7, #0]
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	4798      	blx	r3
 800e476:	4603      	mov	r3, r0
 800e478:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e47a:	e156      	b.n	800e72a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e47c:	683b      	ldr	r3, [r7, #0]
 800e47e:	785b      	ldrb	r3, [r3, #1]
 800e480:	2b03      	cmp	r3, #3
 800e482:	d008      	beq.n	800e496 <USBD_StdEPReq+0x9a>
 800e484:	2b03      	cmp	r3, #3
 800e486:	f300 8145 	bgt.w	800e714 <USBD_StdEPReq+0x318>
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	f000 809b 	beq.w	800e5c6 <USBD_StdEPReq+0x1ca>
 800e490:	2b01      	cmp	r3, #1
 800e492:	d03c      	beq.n	800e50e <USBD_StdEPReq+0x112>
 800e494:	e13e      	b.n	800e714 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e49c:	b2db      	uxtb	r3, r3
 800e49e:	2b02      	cmp	r3, #2
 800e4a0:	d002      	beq.n	800e4a8 <USBD_StdEPReq+0xac>
 800e4a2:	2b03      	cmp	r3, #3
 800e4a4:	d016      	beq.n	800e4d4 <USBD_StdEPReq+0xd8>
 800e4a6:	e02c      	b.n	800e502 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e4a8:	7bbb      	ldrb	r3, [r7, #14]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00d      	beq.n	800e4ca <USBD_StdEPReq+0xce>
 800e4ae:	7bbb      	ldrb	r3, [r7, #14]
 800e4b0:	2b80      	cmp	r3, #128	@ 0x80
 800e4b2:	d00a      	beq.n	800e4ca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e4b4:	7bbb      	ldrb	r3, [r7, #14]
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	6878      	ldr	r0, [r7, #4]
 800e4ba:	f002 fc03 	bl	8010cc4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4be:	2180      	movs	r1, #128	@ 0x80
 800e4c0:	6878      	ldr	r0, [r7, #4]
 800e4c2:	f002 fbff 	bl	8010cc4 <USBD_LL_StallEP>
 800e4c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e4c8:	e020      	b.n	800e50c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e4ca:	6839      	ldr	r1, [r7, #0]
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f000 fca4 	bl	800ee1a <USBD_CtlError>
              break;
 800e4d2:	e01b      	b.n	800e50c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e4d4:	683b      	ldr	r3, [r7, #0]
 800e4d6:	885b      	ldrh	r3, [r3, #2]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d10e      	bne.n	800e4fa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e4dc:	7bbb      	ldrb	r3, [r7, #14]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00b      	beq.n	800e4fa <USBD_StdEPReq+0xfe>
 800e4e2:	7bbb      	ldrb	r3, [r7, #14]
 800e4e4:	2b80      	cmp	r3, #128	@ 0x80
 800e4e6:	d008      	beq.n	800e4fa <USBD_StdEPReq+0xfe>
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	88db      	ldrh	r3, [r3, #6]
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d104      	bne.n	800e4fa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e4f0:	7bbb      	ldrb	r3, [r7, #14]
 800e4f2:	4619      	mov	r1, r3
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f002 fbe5 	bl	8010cc4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f000 fd64 	bl	800efc8 <USBD_CtlSendStatus>

              break;
 800e500:	e004      	b.n	800e50c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e502:	6839      	ldr	r1, [r7, #0]
 800e504:	6878      	ldr	r0, [r7, #4]
 800e506:	f000 fc88 	bl	800ee1a <USBD_CtlError>
              break;
 800e50a:	bf00      	nop
          }
          break;
 800e50c:	e107      	b.n	800e71e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e514:	b2db      	uxtb	r3, r3
 800e516:	2b02      	cmp	r3, #2
 800e518:	d002      	beq.n	800e520 <USBD_StdEPReq+0x124>
 800e51a:	2b03      	cmp	r3, #3
 800e51c:	d016      	beq.n	800e54c <USBD_StdEPReq+0x150>
 800e51e:	e04b      	b.n	800e5b8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e520:	7bbb      	ldrb	r3, [r7, #14]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d00d      	beq.n	800e542 <USBD_StdEPReq+0x146>
 800e526:	7bbb      	ldrb	r3, [r7, #14]
 800e528:	2b80      	cmp	r3, #128	@ 0x80
 800e52a:	d00a      	beq.n	800e542 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e52c:	7bbb      	ldrb	r3, [r7, #14]
 800e52e:	4619      	mov	r1, r3
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f002 fbc7 	bl	8010cc4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e536:	2180      	movs	r1, #128	@ 0x80
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f002 fbc3 	bl	8010cc4 <USBD_LL_StallEP>
 800e53e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e540:	e040      	b.n	800e5c4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e542:	6839      	ldr	r1, [r7, #0]
 800e544:	6878      	ldr	r0, [r7, #4]
 800e546:	f000 fc68 	bl	800ee1a <USBD_CtlError>
              break;
 800e54a:	e03b      	b.n	800e5c4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	885b      	ldrh	r3, [r3, #2]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d136      	bne.n	800e5c2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e554:	7bbb      	ldrb	r3, [r7, #14]
 800e556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d004      	beq.n	800e568 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e55e:	7bbb      	ldrb	r3, [r7, #14]
 800e560:	4619      	mov	r1, r3
 800e562:	6878      	ldr	r0, [r7, #4]
 800e564:	f002 fbcd 	bl	8010d02 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e568:	6878      	ldr	r0, [r7, #4]
 800e56a:	f000 fd2d 	bl	800efc8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e56e:	7bbb      	ldrb	r3, [r7, #14]
 800e570:	4619      	mov	r1, r3
 800e572:	6878      	ldr	r0, [r7, #4]
 800e574:	f7ff fe1c 	bl	800e1b0 <USBD_CoreFindEP>
 800e578:	4603      	mov	r3, r0
 800e57a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e57c:	7b7b      	ldrb	r3, [r7, #13]
 800e57e:	2bff      	cmp	r3, #255	@ 0xff
 800e580:	d01f      	beq.n	800e5c2 <USBD_StdEPReq+0x1c6>
 800e582:	7b7b      	ldrb	r3, [r7, #13]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d11c      	bne.n	800e5c2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e588:	7b7a      	ldrb	r2, [r7, #13]
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e590:	7b7a      	ldrb	r2, [r7, #13]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	32ae      	adds	r2, #174	@ 0xae
 800e596:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e59a:	689b      	ldr	r3, [r3, #8]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d010      	beq.n	800e5c2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e5a0:	7b7a      	ldrb	r2, [r7, #13]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	32ae      	adds	r2, #174	@ 0xae
 800e5a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e5aa:	689b      	ldr	r3, [r3, #8]
 800e5ac:	6839      	ldr	r1, [r7, #0]
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	4798      	blx	r3
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e5b6:	e004      	b.n	800e5c2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e5b8:	6839      	ldr	r1, [r7, #0]
 800e5ba:	6878      	ldr	r0, [r7, #4]
 800e5bc:	f000 fc2d 	bl	800ee1a <USBD_CtlError>
              break;
 800e5c0:	e000      	b.n	800e5c4 <USBD_StdEPReq+0x1c8>
              break;
 800e5c2:	bf00      	nop
          }
          break;
 800e5c4:	e0ab      	b.n	800e71e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5cc:	b2db      	uxtb	r3, r3
 800e5ce:	2b02      	cmp	r3, #2
 800e5d0:	d002      	beq.n	800e5d8 <USBD_StdEPReq+0x1dc>
 800e5d2:	2b03      	cmp	r3, #3
 800e5d4:	d032      	beq.n	800e63c <USBD_StdEPReq+0x240>
 800e5d6:	e097      	b.n	800e708 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e5d8:	7bbb      	ldrb	r3, [r7, #14]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d007      	beq.n	800e5ee <USBD_StdEPReq+0x1f2>
 800e5de:	7bbb      	ldrb	r3, [r7, #14]
 800e5e0:	2b80      	cmp	r3, #128	@ 0x80
 800e5e2:	d004      	beq.n	800e5ee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e5e4:	6839      	ldr	r1, [r7, #0]
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 fc17 	bl	800ee1a <USBD_CtlError>
                break;
 800e5ec:	e091      	b.n	800e712 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e5ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	da0b      	bge.n	800e60e <USBD_StdEPReq+0x212>
 800e5f6:	7bbb      	ldrb	r3, [r7, #14]
 800e5f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e5fc:	4613      	mov	r3, r2
 800e5fe:	009b      	lsls	r3, r3, #2
 800e600:	4413      	add	r3, r2
 800e602:	009b      	lsls	r3, r3, #2
 800e604:	3310      	adds	r3, #16
 800e606:	687a      	ldr	r2, [r7, #4]
 800e608:	4413      	add	r3, r2
 800e60a:	3304      	adds	r3, #4
 800e60c:	e00b      	b.n	800e626 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e60e:	7bbb      	ldrb	r3, [r7, #14]
 800e610:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e614:	4613      	mov	r3, r2
 800e616:	009b      	lsls	r3, r3, #2
 800e618:	4413      	add	r3, r2
 800e61a:	009b      	lsls	r3, r3, #2
 800e61c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e620:	687a      	ldr	r2, [r7, #4]
 800e622:	4413      	add	r3, r2
 800e624:	3304      	adds	r3, #4
 800e626:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e628:	68bb      	ldr	r3, [r7, #8]
 800e62a:	2200      	movs	r2, #0
 800e62c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	2202      	movs	r2, #2
 800e632:	4619      	mov	r1, r3
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f000 fc6d 	bl	800ef14 <USBD_CtlSendData>
              break;
 800e63a:	e06a      	b.n	800e712 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e63c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e640:	2b00      	cmp	r3, #0
 800e642:	da11      	bge.n	800e668 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e644:	7bbb      	ldrb	r3, [r7, #14]
 800e646:	f003 020f 	and.w	r2, r3, #15
 800e64a:	6879      	ldr	r1, [r7, #4]
 800e64c:	4613      	mov	r3, r2
 800e64e:	009b      	lsls	r3, r3, #2
 800e650:	4413      	add	r3, r2
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	440b      	add	r3, r1
 800e656:	3324      	adds	r3, #36	@ 0x24
 800e658:	881b      	ldrh	r3, [r3, #0]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d117      	bne.n	800e68e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e65e:	6839      	ldr	r1, [r7, #0]
 800e660:	6878      	ldr	r0, [r7, #4]
 800e662:	f000 fbda 	bl	800ee1a <USBD_CtlError>
                  break;
 800e666:	e054      	b.n	800e712 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e668:	7bbb      	ldrb	r3, [r7, #14]
 800e66a:	f003 020f 	and.w	r2, r3, #15
 800e66e:	6879      	ldr	r1, [r7, #4]
 800e670:	4613      	mov	r3, r2
 800e672:	009b      	lsls	r3, r3, #2
 800e674:	4413      	add	r3, r2
 800e676:	009b      	lsls	r3, r3, #2
 800e678:	440b      	add	r3, r1
 800e67a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e67e:	881b      	ldrh	r3, [r3, #0]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d104      	bne.n	800e68e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e684:	6839      	ldr	r1, [r7, #0]
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f000 fbc7 	bl	800ee1a <USBD_CtlError>
                  break;
 800e68c:	e041      	b.n	800e712 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e68e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e692:	2b00      	cmp	r3, #0
 800e694:	da0b      	bge.n	800e6ae <USBD_StdEPReq+0x2b2>
 800e696:	7bbb      	ldrb	r3, [r7, #14]
 800e698:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e69c:	4613      	mov	r3, r2
 800e69e:	009b      	lsls	r3, r3, #2
 800e6a0:	4413      	add	r3, r2
 800e6a2:	009b      	lsls	r3, r3, #2
 800e6a4:	3310      	adds	r3, #16
 800e6a6:	687a      	ldr	r2, [r7, #4]
 800e6a8:	4413      	add	r3, r2
 800e6aa:	3304      	adds	r3, #4
 800e6ac:	e00b      	b.n	800e6c6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e6ae:	7bbb      	ldrb	r3, [r7, #14]
 800e6b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e6b4:	4613      	mov	r3, r2
 800e6b6:	009b      	lsls	r3, r3, #2
 800e6b8:	4413      	add	r3, r2
 800e6ba:	009b      	lsls	r3, r3, #2
 800e6bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e6c0:	687a      	ldr	r2, [r7, #4]
 800e6c2:	4413      	add	r3, r2
 800e6c4:	3304      	adds	r3, #4
 800e6c6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e6c8:	7bbb      	ldrb	r3, [r7, #14]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d002      	beq.n	800e6d4 <USBD_StdEPReq+0x2d8>
 800e6ce:	7bbb      	ldrb	r3, [r7, #14]
 800e6d0:	2b80      	cmp	r3, #128	@ 0x80
 800e6d2:	d103      	bne.n	800e6dc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e6d4:	68bb      	ldr	r3, [r7, #8]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	601a      	str	r2, [r3, #0]
 800e6da:	e00e      	b.n	800e6fa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e6dc:	7bbb      	ldrb	r3, [r7, #14]
 800e6de:	4619      	mov	r1, r3
 800e6e0:	6878      	ldr	r0, [r7, #4]
 800e6e2:	f002 fb2d 	bl	8010d40 <USBD_LL_IsStallEP>
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d003      	beq.n	800e6f4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	2201      	movs	r2, #1
 800e6f0:	601a      	str	r2, [r3, #0]
 800e6f2:	e002      	b.n	800e6fa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e6fa:	68bb      	ldr	r3, [r7, #8]
 800e6fc:	2202      	movs	r2, #2
 800e6fe:	4619      	mov	r1, r3
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f000 fc07 	bl	800ef14 <USBD_CtlSendData>
              break;
 800e706:	e004      	b.n	800e712 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e708:	6839      	ldr	r1, [r7, #0]
 800e70a:	6878      	ldr	r0, [r7, #4]
 800e70c:	f000 fb85 	bl	800ee1a <USBD_CtlError>
              break;
 800e710:	bf00      	nop
          }
          break;
 800e712:	e004      	b.n	800e71e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e714:	6839      	ldr	r1, [r7, #0]
 800e716:	6878      	ldr	r0, [r7, #4]
 800e718:	f000 fb7f 	bl	800ee1a <USBD_CtlError>
          break;
 800e71c:	bf00      	nop
      }
      break;
 800e71e:	e005      	b.n	800e72c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e720:	6839      	ldr	r1, [r7, #0]
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fb79 	bl	800ee1a <USBD_CtlError>
      break;
 800e728:	e000      	b.n	800e72c <USBD_StdEPReq+0x330>
      break;
 800e72a:	bf00      	nop
  }

  return ret;
 800e72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e72e:	4618      	mov	r0, r3
 800e730:	3710      	adds	r7, #16
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}
	...

0800e738 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b084      	sub	sp, #16
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
 800e740:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e742:	2300      	movs	r3, #0
 800e744:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e746:	2300      	movs	r3, #0
 800e748:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e74a:	2300      	movs	r3, #0
 800e74c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	885b      	ldrh	r3, [r3, #2]
 800e752:	0a1b      	lsrs	r3, r3, #8
 800e754:	b29b      	uxth	r3, r3
 800e756:	3b01      	subs	r3, #1
 800e758:	2b0e      	cmp	r3, #14
 800e75a:	f200 8152 	bhi.w	800ea02 <USBD_GetDescriptor+0x2ca>
 800e75e:	a201      	add	r2, pc, #4	@ (adr r2, 800e764 <USBD_GetDescriptor+0x2c>)
 800e760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e764:	0800e7d5 	.word	0x0800e7d5
 800e768:	0800e7ed 	.word	0x0800e7ed
 800e76c:	0800e82d 	.word	0x0800e82d
 800e770:	0800ea03 	.word	0x0800ea03
 800e774:	0800ea03 	.word	0x0800ea03
 800e778:	0800e9a3 	.word	0x0800e9a3
 800e77c:	0800e9cf 	.word	0x0800e9cf
 800e780:	0800ea03 	.word	0x0800ea03
 800e784:	0800ea03 	.word	0x0800ea03
 800e788:	0800ea03 	.word	0x0800ea03
 800e78c:	0800ea03 	.word	0x0800ea03
 800e790:	0800ea03 	.word	0x0800ea03
 800e794:	0800ea03 	.word	0x0800ea03
 800e798:	0800ea03 	.word	0x0800ea03
 800e79c:	0800e7a1 	.word	0x0800e7a1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7a6:	69db      	ldr	r3, [r3, #28]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d00b      	beq.n	800e7c4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7b2:	69db      	ldr	r3, [r3, #28]
 800e7b4:	687a      	ldr	r2, [r7, #4]
 800e7b6:	7c12      	ldrb	r2, [r2, #16]
 800e7b8:	f107 0108 	add.w	r1, r7, #8
 800e7bc:	4610      	mov	r0, r2
 800e7be:	4798      	blx	r3
 800e7c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e7c2:	e126      	b.n	800ea12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e7c4:	6839      	ldr	r1, [r7, #0]
 800e7c6:	6878      	ldr	r0, [r7, #4]
 800e7c8:	f000 fb27 	bl	800ee1a <USBD_CtlError>
        err++;
 800e7cc:	7afb      	ldrb	r3, [r7, #11]
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	72fb      	strb	r3, [r7, #11]
      break;
 800e7d2:	e11e      	b.n	800ea12 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	687a      	ldr	r2, [r7, #4]
 800e7de:	7c12      	ldrb	r2, [r2, #16]
 800e7e0:	f107 0108 	add.w	r1, r7, #8
 800e7e4:	4610      	mov	r0, r2
 800e7e6:	4798      	blx	r3
 800e7e8:	60f8      	str	r0, [r7, #12]
      break;
 800e7ea:	e112      	b.n	800ea12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	7c1b      	ldrb	r3, [r3, #16]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d10d      	bne.n	800e810 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7fc:	f107 0208 	add.w	r2, r7, #8
 800e800:	4610      	mov	r0, r2
 800e802:	4798      	blx	r3
 800e804:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	3301      	adds	r3, #1
 800e80a:	2202      	movs	r2, #2
 800e80c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e80e:	e100      	b.n	800ea12 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e818:	f107 0208 	add.w	r2, r7, #8
 800e81c:	4610      	mov	r0, r2
 800e81e:	4798      	blx	r3
 800e820:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	3301      	adds	r3, #1
 800e826:	2202      	movs	r2, #2
 800e828:	701a      	strb	r2, [r3, #0]
      break;
 800e82a:	e0f2      	b.n	800ea12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	885b      	ldrh	r3, [r3, #2]
 800e830:	b2db      	uxtb	r3, r3
 800e832:	2b05      	cmp	r3, #5
 800e834:	f200 80ac 	bhi.w	800e990 <USBD_GetDescriptor+0x258>
 800e838:	a201      	add	r2, pc, #4	@ (adr r2, 800e840 <USBD_GetDescriptor+0x108>)
 800e83a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e83e:	bf00      	nop
 800e840:	0800e859 	.word	0x0800e859
 800e844:	0800e88d 	.word	0x0800e88d
 800e848:	0800e8c1 	.word	0x0800e8c1
 800e84c:	0800e8f5 	.word	0x0800e8f5
 800e850:	0800e929 	.word	0x0800e929
 800e854:	0800e95d 	.word	0x0800e95d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	2b00      	cmp	r3, #0
 800e862:	d00b      	beq.n	800e87c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e86a:	685b      	ldr	r3, [r3, #4]
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	7c12      	ldrb	r2, [r2, #16]
 800e870:	f107 0108 	add.w	r1, r7, #8
 800e874:	4610      	mov	r0, r2
 800e876:	4798      	blx	r3
 800e878:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e87a:	e091      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e87c:	6839      	ldr	r1, [r7, #0]
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f000 facb 	bl	800ee1a <USBD_CtlError>
            err++;
 800e884:	7afb      	ldrb	r3, [r7, #11]
 800e886:	3301      	adds	r3, #1
 800e888:	72fb      	strb	r3, [r7, #11]
          break;
 800e88a:	e089      	b.n	800e9a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e892:	689b      	ldr	r3, [r3, #8]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d00b      	beq.n	800e8b0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e89e:	689b      	ldr	r3, [r3, #8]
 800e8a0:	687a      	ldr	r2, [r7, #4]
 800e8a2:	7c12      	ldrb	r2, [r2, #16]
 800e8a4:	f107 0108 	add.w	r1, r7, #8
 800e8a8:	4610      	mov	r0, r2
 800e8aa:	4798      	blx	r3
 800e8ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e8ae:	e077      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e8b0:	6839      	ldr	r1, [r7, #0]
 800e8b2:	6878      	ldr	r0, [r7, #4]
 800e8b4:	f000 fab1 	bl	800ee1a <USBD_CtlError>
            err++;
 800e8b8:	7afb      	ldrb	r3, [r7, #11]
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	72fb      	strb	r3, [r7, #11]
          break;
 800e8be:	e06f      	b.n	800e9a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e8c6:	68db      	ldr	r3, [r3, #12]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d00b      	beq.n	800e8e4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e8d2:	68db      	ldr	r3, [r3, #12]
 800e8d4:	687a      	ldr	r2, [r7, #4]
 800e8d6:	7c12      	ldrb	r2, [r2, #16]
 800e8d8:	f107 0108 	add.w	r1, r7, #8
 800e8dc:	4610      	mov	r0, r2
 800e8de:	4798      	blx	r3
 800e8e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e8e2:	e05d      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e8e4:	6839      	ldr	r1, [r7, #0]
 800e8e6:	6878      	ldr	r0, [r7, #4]
 800e8e8:	f000 fa97 	bl	800ee1a <USBD_CtlError>
            err++;
 800e8ec:	7afb      	ldrb	r3, [r7, #11]
 800e8ee:	3301      	adds	r3, #1
 800e8f0:	72fb      	strb	r3, [r7, #11]
          break;
 800e8f2:	e055      	b.n	800e9a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e8fa:	691b      	ldr	r3, [r3, #16]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d00b      	beq.n	800e918 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e906:	691b      	ldr	r3, [r3, #16]
 800e908:	687a      	ldr	r2, [r7, #4]
 800e90a:	7c12      	ldrb	r2, [r2, #16]
 800e90c:	f107 0108 	add.w	r1, r7, #8
 800e910:	4610      	mov	r0, r2
 800e912:	4798      	blx	r3
 800e914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e916:	e043      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e918:	6839      	ldr	r1, [r7, #0]
 800e91a:	6878      	ldr	r0, [r7, #4]
 800e91c:	f000 fa7d 	bl	800ee1a <USBD_CtlError>
            err++;
 800e920:	7afb      	ldrb	r3, [r7, #11]
 800e922:	3301      	adds	r3, #1
 800e924:	72fb      	strb	r3, [r7, #11]
          break;
 800e926:	e03b      	b.n	800e9a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e92e:	695b      	ldr	r3, [r3, #20]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d00b      	beq.n	800e94c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e93a:	695b      	ldr	r3, [r3, #20]
 800e93c:	687a      	ldr	r2, [r7, #4]
 800e93e:	7c12      	ldrb	r2, [r2, #16]
 800e940:	f107 0108 	add.w	r1, r7, #8
 800e944:	4610      	mov	r0, r2
 800e946:	4798      	blx	r3
 800e948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e94a:	e029      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e94c:	6839      	ldr	r1, [r7, #0]
 800e94e:	6878      	ldr	r0, [r7, #4]
 800e950:	f000 fa63 	bl	800ee1a <USBD_CtlError>
            err++;
 800e954:	7afb      	ldrb	r3, [r7, #11]
 800e956:	3301      	adds	r3, #1
 800e958:	72fb      	strb	r3, [r7, #11]
          break;
 800e95a:	e021      	b.n	800e9a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e962:	699b      	ldr	r3, [r3, #24]
 800e964:	2b00      	cmp	r3, #0
 800e966:	d00b      	beq.n	800e980 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e96e:	699b      	ldr	r3, [r3, #24]
 800e970:	687a      	ldr	r2, [r7, #4]
 800e972:	7c12      	ldrb	r2, [r2, #16]
 800e974:	f107 0108 	add.w	r1, r7, #8
 800e978:	4610      	mov	r0, r2
 800e97a:	4798      	blx	r3
 800e97c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e97e:	e00f      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e980:	6839      	ldr	r1, [r7, #0]
 800e982:	6878      	ldr	r0, [r7, #4]
 800e984:	f000 fa49 	bl	800ee1a <USBD_CtlError>
            err++;
 800e988:	7afb      	ldrb	r3, [r7, #11]
 800e98a:	3301      	adds	r3, #1
 800e98c:	72fb      	strb	r3, [r7, #11]
          break;
 800e98e:	e007      	b.n	800e9a0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e990:	6839      	ldr	r1, [r7, #0]
 800e992:	6878      	ldr	r0, [r7, #4]
 800e994:	f000 fa41 	bl	800ee1a <USBD_CtlError>
          err++;
 800e998:	7afb      	ldrb	r3, [r7, #11]
 800e99a:	3301      	adds	r3, #1
 800e99c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e99e:	bf00      	nop
      }
      break;
 800e9a0:	e037      	b.n	800ea12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	7c1b      	ldrb	r3, [r3, #16]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d109      	bne.n	800e9be <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e9b2:	f107 0208 	add.w	r2, r7, #8
 800e9b6:	4610      	mov	r0, r2
 800e9b8:	4798      	blx	r3
 800e9ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e9bc:	e029      	b.n	800ea12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e9be:	6839      	ldr	r1, [r7, #0]
 800e9c0:	6878      	ldr	r0, [r7, #4]
 800e9c2:	f000 fa2a 	bl	800ee1a <USBD_CtlError>
        err++;
 800e9c6:	7afb      	ldrb	r3, [r7, #11]
 800e9c8:	3301      	adds	r3, #1
 800e9ca:	72fb      	strb	r3, [r7, #11]
      break;
 800e9cc:	e021      	b.n	800ea12 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	7c1b      	ldrb	r3, [r3, #16]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d10d      	bne.n	800e9f2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e9de:	f107 0208 	add.w	r2, r7, #8
 800e9e2:	4610      	mov	r0, r2
 800e9e4:	4798      	blx	r3
 800e9e6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	3301      	adds	r3, #1
 800e9ec:	2207      	movs	r2, #7
 800e9ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e9f0:	e00f      	b.n	800ea12 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e9f2:	6839      	ldr	r1, [r7, #0]
 800e9f4:	6878      	ldr	r0, [r7, #4]
 800e9f6:	f000 fa10 	bl	800ee1a <USBD_CtlError>
        err++;
 800e9fa:	7afb      	ldrb	r3, [r7, #11]
 800e9fc:	3301      	adds	r3, #1
 800e9fe:	72fb      	strb	r3, [r7, #11]
      break;
 800ea00:	e007      	b.n	800ea12 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ea02:	6839      	ldr	r1, [r7, #0]
 800ea04:	6878      	ldr	r0, [r7, #4]
 800ea06:	f000 fa08 	bl	800ee1a <USBD_CtlError>
      err++;
 800ea0a:	7afb      	ldrb	r3, [r7, #11]
 800ea0c:	3301      	adds	r3, #1
 800ea0e:	72fb      	strb	r3, [r7, #11]
      break;
 800ea10:	bf00      	nop
  }

  if (err != 0U)
 800ea12:	7afb      	ldrb	r3, [r7, #11]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d11e      	bne.n	800ea56 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ea18:	683b      	ldr	r3, [r7, #0]
 800ea1a:	88db      	ldrh	r3, [r3, #6]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d016      	beq.n	800ea4e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ea20:	893b      	ldrh	r3, [r7, #8]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d00e      	beq.n	800ea44 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	88da      	ldrh	r2, [r3, #6]
 800ea2a:	893b      	ldrh	r3, [r7, #8]
 800ea2c:	4293      	cmp	r3, r2
 800ea2e:	bf28      	it	cs
 800ea30:	4613      	movcs	r3, r2
 800ea32:	b29b      	uxth	r3, r3
 800ea34:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ea36:	893b      	ldrh	r3, [r7, #8]
 800ea38:	461a      	mov	r2, r3
 800ea3a:	68f9      	ldr	r1, [r7, #12]
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f000 fa69 	bl	800ef14 <USBD_CtlSendData>
 800ea42:	e009      	b.n	800ea58 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ea44:	6839      	ldr	r1, [r7, #0]
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f000 f9e7 	bl	800ee1a <USBD_CtlError>
 800ea4c:	e004      	b.n	800ea58 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f000 faba 	bl	800efc8 <USBD_CtlSendStatus>
 800ea54:	e000      	b.n	800ea58 <USBD_GetDescriptor+0x320>
    return;
 800ea56:	bf00      	nop
  }
}
 800ea58:	3710      	adds	r7, #16
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	bd80      	pop	{r7, pc}
 800ea5e:	bf00      	nop

0800ea60 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea60:	b580      	push	{r7, lr}
 800ea62:	b084      	sub	sp, #16
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	6078      	str	r0, [r7, #4]
 800ea68:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	889b      	ldrh	r3, [r3, #4]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d131      	bne.n	800ead6 <USBD_SetAddress+0x76>
 800ea72:	683b      	ldr	r3, [r7, #0]
 800ea74:	88db      	ldrh	r3, [r3, #6]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d12d      	bne.n	800ead6 <USBD_SetAddress+0x76>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	885b      	ldrh	r3, [r3, #2]
 800ea7e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea80:	d829      	bhi.n	800ead6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ea82:	683b      	ldr	r3, [r7, #0]
 800ea84:	885b      	ldrh	r3, [r3, #2]
 800ea86:	b2db      	uxtb	r3, r3
 800ea88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea8c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea94:	b2db      	uxtb	r3, r3
 800ea96:	2b03      	cmp	r3, #3
 800ea98:	d104      	bne.n	800eaa4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ea9a:	6839      	ldr	r1, [r7, #0]
 800ea9c:	6878      	ldr	r0, [r7, #4]
 800ea9e:	f000 f9bc 	bl	800ee1a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eaa2:	e01d      	b.n	800eae0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	7bfa      	ldrb	r2, [r7, #15]
 800eaa8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800eaac:	7bfb      	ldrb	r3, [r7, #15]
 800eaae:	4619      	mov	r1, r3
 800eab0:	6878      	ldr	r0, [r7, #4]
 800eab2:	f002 f971 	bl	8010d98 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800eab6:	6878      	ldr	r0, [r7, #4]
 800eab8:	f000 fa86 	bl	800efc8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800eabc:	7bfb      	ldrb	r3, [r7, #15]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d004      	beq.n	800eacc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	2202      	movs	r2, #2
 800eac6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eaca:	e009      	b.n	800eae0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2201      	movs	r2, #1
 800ead0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ead4:	e004      	b.n	800eae0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ead6:	6839      	ldr	r1, [r7, #0]
 800ead8:	6878      	ldr	r0, [r7, #4]
 800eada:	f000 f99e 	bl	800ee1a <USBD_CtlError>
  }
}
 800eade:	bf00      	nop
 800eae0:	bf00      	nop
 800eae2:	3710      	adds	r7, #16
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b084      	sub	sp, #16
 800eaec:	af00      	add	r7, sp, #0
 800eaee:	6078      	str	r0, [r7, #4]
 800eaf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	885b      	ldrh	r3, [r3, #2]
 800eafa:	b2da      	uxtb	r2, r3
 800eafc:	4b4e      	ldr	r3, [pc, #312]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eafe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800eb00:	4b4d      	ldr	r3, [pc, #308]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d905      	bls.n	800eb14 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800eb08:	6839      	ldr	r1, [r7, #0]
 800eb0a:	6878      	ldr	r0, [r7, #4]
 800eb0c:	f000 f985 	bl	800ee1a <USBD_CtlError>
    return USBD_FAIL;
 800eb10:	2303      	movs	r3, #3
 800eb12:	e08c      	b.n	800ec2e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	2b02      	cmp	r3, #2
 800eb1e:	d002      	beq.n	800eb26 <USBD_SetConfig+0x3e>
 800eb20:	2b03      	cmp	r3, #3
 800eb22:	d029      	beq.n	800eb78 <USBD_SetConfig+0x90>
 800eb24:	e075      	b.n	800ec12 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800eb26:	4b44      	ldr	r3, [pc, #272]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb28:	781b      	ldrb	r3, [r3, #0]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d020      	beq.n	800eb70 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800eb2e:	4b42      	ldr	r3, [pc, #264]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb30:	781b      	ldrb	r3, [r3, #0]
 800eb32:	461a      	mov	r2, r3
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eb38:	4b3f      	ldr	r3, [pc, #252]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb3a:	781b      	ldrb	r3, [r3, #0]
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f7fe fff1 	bl	800db26 <USBD_SetClassConfig>
 800eb44:	4603      	mov	r3, r0
 800eb46:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800eb48:	7bfb      	ldrb	r3, [r7, #15]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d008      	beq.n	800eb60 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800eb4e:	6839      	ldr	r1, [r7, #0]
 800eb50:	6878      	ldr	r0, [r7, #4]
 800eb52:	f000 f962 	bl	800ee1a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	2202      	movs	r2, #2
 800eb5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eb5e:	e065      	b.n	800ec2c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f000 fa31 	bl	800efc8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2203      	movs	r2, #3
 800eb6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800eb6e:	e05d      	b.n	800ec2c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f000 fa29 	bl	800efc8 <USBD_CtlSendStatus>
      break;
 800eb76:	e059      	b.n	800ec2c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800eb78:	4b2f      	ldr	r3, [pc, #188]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb7a:	781b      	ldrb	r3, [r3, #0]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d112      	bne.n	800eba6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2202      	movs	r2, #2
 800eb84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800eb88:	4b2b      	ldr	r3, [pc, #172]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb8a:	781b      	ldrb	r3, [r3, #0]
 800eb8c:	461a      	mov	r2, r3
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800eb92:	4b29      	ldr	r3, [pc, #164]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eb94:	781b      	ldrb	r3, [r3, #0]
 800eb96:	4619      	mov	r1, r3
 800eb98:	6878      	ldr	r0, [r7, #4]
 800eb9a:	f7fe ffe0 	bl	800db5e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800eb9e:	6878      	ldr	r0, [r7, #4]
 800eba0:	f000 fa12 	bl	800efc8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eba4:	e042      	b.n	800ec2c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800eba6:	4b24      	ldr	r3, [pc, #144]	@ (800ec38 <USBD_SetConfig+0x150>)
 800eba8:	781b      	ldrb	r3, [r3, #0]
 800ebaa:	461a      	mov	r2, r3
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	685b      	ldr	r3, [r3, #4]
 800ebb0:	429a      	cmp	r2, r3
 800ebb2:	d02a      	beq.n	800ec0a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	685b      	ldr	r3, [r3, #4]
 800ebb8:	b2db      	uxtb	r3, r3
 800ebba:	4619      	mov	r1, r3
 800ebbc:	6878      	ldr	r0, [r7, #4]
 800ebbe:	f7fe ffce 	bl	800db5e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ebc2:	4b1d      	ldr	r3, [pc, #116]	@ (800ec38 <USBD_SetConfig+0x150>)
 800ebc4:	781b      	ldrb	r3, [r3, #0]
 800ebc6:	461a      	mov	r2, r3
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ebcc:	4b1a      	ldr	r3, [pc, #104]	@ (800ec38 <USBD_SetConfig+0x150>)
 800ebce:	781b      	ldrb	r3, [r3, #0]
 800ebd0:	4619      	mov	r1, r3
 800ebd2:	6878      	ldr	r0, [r7, #4]
 800ebd4:	f7fe ffa7 	bl	800db26 <USBD_SetClassConfig>
 800ebd8:	4603      	mov	r3, r0
 800ebda:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ebdc:	7bfb      	ldrb	r3, [r7, #15]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d00f      	beq.n	800ec02 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ebe2:	6839      	ldr	r1, [r7, #0]
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f000 f918 	bl	800ee1a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	685b      	ldr	r3, [r3, #4]
 800ebee:	b2db      	uxtb	r3, r3
 800ebf0:	4619      	mov	r1, r3
 800ebf2:	6878      	ldr	r0, [r7, #4]
 800ebf4:	f7fe ffb3 	bl	800db5e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	2202      	movs	r2, #2
 800ebfc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ec00:	e014      	b.n	800ec2c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ec02:	6878      	ldr	r0, [r7, #4]
 800ec04:	f000 f9e0 	bl	800efc8 <USBD_CtlSendStatus>
      break;
 800ec08:	e010      	b.n	800ec2c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f000 f9dc 	bl	800efc8 <USBD_CtlSendStatus>
      break;
 800ec10:	e00c      	b.n	800ec2c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ec12:	6839      	ldr	r1, [r7, #0]
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f000 f900 	bl	800ee1a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ec1a:	4b07      	ldr	r3, [pc, #28]	@ (800ec38 <USBD_SetConfig+0x150>)
 800ec1c:	781b      	ldrb	r3, [r3, #0]
 800ec1e:	4619      	mov	r1, r3
 800ec20:	6878      	ldr	r0, [r7, #4]
 800ec22:	f7fe ff9c 	bl	800db5e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ec26:	2303      	movs	r3, #3
 800ec28:	73fb      	strb	r3, [r7, #15]
      break;
 800ec2a:	bf00      	nop
  }

  return ret;
 800ec2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3710      	adds	r7, #16
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}
 800ec36:	bf00      	nop
 800ec38:	240001a4 	.word	0x240001a4

0800ec3c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	88db      	ldrh	r3, [r3, #6]
 800ec4a:	2b01      	cmp	r3, #1
 800ec4c:	d004      	beq.n	800ec58 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ec4e:	6839      	ldr	r1, [r7, #0]
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f000 f8e2 	bl	800ee1a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ec56:	e023      	b.n	800eca0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec5e:	b2db      	uxtb	r3, r3
 800ec60:	2b02      	cmp	r3, #2
 800ec62:	dc02      	bgt.n	800ec6a <USBD_GetConfig+0x2e>
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	dc03      	bgt.n	800ec70 <USBD_GetConfig+0x34>
 800ec68:	e015      	b.n	800ec96 <USBD_GetConfig+0x5a>
 800ec6a:	2b03      	cmp	r3, #3
 800ec6c:	d00b      	beq.n	800ec86 <USBD_GetConfig+0x4a>
 800ec6e:	e012      	b.n	800ec96 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2200      	movs	r2, #0
 800ec74:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	3308      	adds	r3, #8
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	6878      	ldr	r0, [r7, #4]
 800ec80:	f000 f948 	bl	800ef14 <USBD_CtlSendData>
        break;
 800ec84:	e00c      	b.n	800eca0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	3304      	adds	r3, #4
 800ec8a:	2201      	movs	r2, #1
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f000 f940 	bl	800ef14 <USBD_CtlSendData>
        break;
 800ec94:	e004      	b.n	800eca0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ec96:	6839      	ldr	r1, [r7, #0]
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f000 f8be 	bl	800ee1a <USBD_CtlError>
        break;
 800ec9e:	bf00      	nop
}
 800eca0:	bf00      	nop
 800eca2:	3708      	adds	r7, #8
 800eca4:	46bd      	mov	sp, r7
 800eca6:	bd80      	pop	{r7, pc}

0800eca8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b082      	sub	sp, #8
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
 800ecb0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ecb8:	b2db      	uxtb	r3, r3
 800ecba:	3b01      	subs	r3, #1
 800ecbc:	2b02      	cmp	r3, #2
 800ecbe:	d81e      	bhi.n	800ecfe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	88db      	ldrh	r3, [r3, #6]
 800ecc4:	2b02      	cmp	r3, #2
 800ecc6:	d004      	beq.n	800ecd2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ecc8:	6839      	ldr	r1, [r7, #0]
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f000 f8a5 	bl	800ee1a <USBD_CtlError>
        break;
 800ecd0:	e01a      	b.n	800ed08 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2201      	movs	r2, #1
 800ecd6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d005      	beq.n	800ecee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	68db      	ldr	r3, [r3, #12]
 800ece6:	f043 0202 	orr.w	r2, r3, #2
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	330c      	adds	r3, #12
 800ecf2:	2202      	movs	r2, #2
 800ecf4:	4619      	mov	r1, r3
 800ecf6:	6878      	ldr	r0, [r7, #4]
 800ecf8:	f000 f90c 	bl	800ef14 <USBD_CtlSendData>
      break;
 800ecfc:	e004      	b.n	800ed08 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ecfe:	6839      	ldr	r1, [r7, #0]
 800ed00:	6878      	ldr	r0, [r7, #4]
 800ed02:	f000 f88a 	bl	800ee1a <USBD_CtlError>
      break;
 800ed06:	bf00      	nop
  }
}
 800ed08:	bf00      	nop
 800ed0a:	3708      	adds	r7, #8
 800ed0c:	46bd      	mov	sp, r7
 800ed0e:	bd80      	pop	{r7, pc}

0800ed10 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed10:	b580      	push	{r7, lr}
 800ed12:	b082      	sub	sp, #8
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]
 800ed18:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	885b      	ldrh	r3, [r3, #2]
 800ed1e:	2b01      	cmp	r3, #1
 800ed20:	d107      	bne.n	800ed32 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	2201      	movs	r2, #1
 800ed26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f000 f94c 	bl	800efc8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ed30:	e013      	b.n	800ed5a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	885b      	ldrh	r3, [r3, #2]
 800ed36:	2b02      	cmp	r3, #2
 800ed38:	d10b      	bne.n	800ed52 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	889b      	ldrh	r3, [r3, #4]
 800ed3e:	0a1b      	lsrs	r3, r3, #8
 800ed40:	b29b      	uxth	r3, r3
 800ed42:	b2da      	uxtb	r2, r3
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ed4a:	6878      	ldr	r0, [r7, #4]
 800ed4c:	f000 f93c 	bl	800efc8 <USBD_CtlSendStatus>
}
 800ed50:	e003      	b.n	800ed5a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ed52:	6839      	ldr	r1, [r7, #0]
 800ed54:	6878      	ldr	r0, [r7, #4]
 800ed56:	f000 f860 	bl	800ee1a <USBD_CtlError>
}
 800ed5a:	bf00      	nop
 800ed5c:	3708      	adds	r7, #8
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	bd80      	pop	{r7, pc}

0800ed62 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed62:	b580      	push	{r7, lr}
 800ed64:	b082      	sub	sp, #8
 800ed66:	af00      	add	r7, sp, #0
 800ed68:	6078      	str	r0, [r7, #4]
 800ed6a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed72:	b2db      	uxtb	r3, r3
 800ed74:	3b01      	subs	r3, #1
 800ed76:	2b02      	cmp	r3, #2
 800ed78:	d80b      	bhi.n	800ed92 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ed7a:	683b      	ldr	r3, [r7, #0]
 800ed7c:	885b      	ldrh	r3, [r3, #2]
 800ed7e:	2b01      	cmp	r3, #1
 800ed80:	d10c      	bne.n	800ed9c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2200      	movs	r2, #0
 800ed86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f000 f91c 	bl	800efc8 <USBD_CtlSendStatus>
      }
      break;
 800ed90:	e004      	b.n	800ed9c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ed92:	6839      	ldr	r1, [r7, #0]
 800ed94:	6878      	ldr	r0, [r7, #4]
 800ed96:	f000 f840 	bl	800ee1a <USBD_CtlError>
      break;
 800ed9a:	e000      	b.n	800ed9e <USBD_ClrFeature+0x3c>
      break;
 800ed9c:	bf00      	nop
  }
}
 800ed9e:	bf00      	nop
 800eda0:	3708      	adds	r7, #8
 800eda2:	46bd      	mov	sp, r7
 800eda4:	bd80      	pop	{r7, pc}

0800eda6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800eda6:	b580      	push	{r7, lr}
 800eda8:	b084      	sub	sp, #16
 800edaa:	af00      	add	r7, sp, #0
 800edac:	6078      	str	r0, [r7, #4]
 800edae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800edb0:	683b      	ldr	r3, [r7, #0]
 800edb2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	781a      	ldrb	r2, [r3, #0]
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	3301      	adds	r3, #1
 800edc0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	781a      	ldrb	r2, [r3, #0]
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	3301      	adds	r3, #1
 800edce:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800edd0:	68f8      	ldr	r0, [r7, #12]
 800edd2:	f7ff fa16 	bl	800e202 <SWAPBYTE>
 800edd6:	4603      	mov	r3, r0
 800edd8:	461a      	mov	r2, r3
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800edde:	68fb      	ldr	r3, [r7, #12]
 800ede0:	3301      	adds	r3, #1
 800ede2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	3301      	adds	r3, #1
 800ede8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800edea:	68f8      	ldr	r0, [r7, #12]
 800edec:	f7ff fa09 	bl	800e202 <SWAPBYTE>
 800edf0:	4603      	mov	r3, r0
 800edf2:	461a      	mov	r2, r3
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	3301      	adds	r3, #1
 800edfc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	3301      	adds	r3, #1
 800ee02:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ee04:	68f8      	ldr	r0, [r7, #12]
 800ee06:	f7ff f9fc 	bl	800e202 <SWAPBYTE>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	461a      	mov	r2, r3
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	80da      	strh	r2, [r3, #6]
}
 800ee12:	bf00      	nop
 800ee14:	3710      	adds	r7, #16
 800ee16:	46bd      	mov	sp, r7
 800ee18:	bd80      	pop	{r7, pc}

0800ee1a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee1a:	b580      	push	{r7, lr}
 800ee1c:	b082      	sub	sp, #8
 800ee1e:	af00      	add	r7, sp, #0
 800ee20:	6078      	str	r0, [r7, #4]
 800ee22:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ee24:	2180      	movs	r1, #128	@ 0x80
 800ee26:	6878      	ldr	r0, [r7, #4]
 800ee28:	f001 ff4c 	bl	8010cc4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ee2c:	2100      	movs	r1, #0
 800ee2e:	6878      	ldr	r0, [r7, #4]
 800ee30:	f001 ff48 	bl	8010cc4 <USBD_LL_StallEP>
}
 800ee34:	bf00      	nop
 800ee36:	3708      	adds	r7, #8
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b086      	sub	sp, #24
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	60f8      	str	r0, [r7, #12]
 800ee44:	60b9      	str	r1, [r7, #8]
 800ee46:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d042      	beq.n	800eed8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ee56:	6938      	ldr	r0, [r7, #16]
 800ee58:	f000 f842 	bl	800eee0 <USBD_GetLen>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	3301      	adds	r3, #1
 800ee60:	005b      	lsls	r3, r3, #1
 800ee62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee66:	d808      	bhi.n	800ee7a <USBD_GetString+0x3e>
 800ee68:	6938      	ldr	r0, [r7, #16]
 800ee6a:	f000 f839 	bl	800eee0 <USBD_GetLen>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	3301      	adds	r3, #1
 800ee72:	b29b      	uxth	r3, r3
 800ee74:	005b      	lsls	r3, r3, #1
 800ee76:	b29a      	uxth	r2, r3
 800ee78:	e001      	b.n	800ee7e <USBD_GetString+0x42>
 800ee7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ee82:	7dfb      	ldrb	r3, [r7, #23]
 800ee84:	68ba      	ldr	r2, [r7, #8]
 800ee86:	4413      	add	r3, r2
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	7812      	ldrb	r2, [r2, #0]
 800ee8c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ee8e:	7dfb      	ldrb	r3, [r7, #23]
 800ee90:	3301      	adds	r3, #1
 800ee92:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ee94:	7dfb      	ldrb	r3, [r7, #23]
 800ee96:	68ba      	ldr	r2, [r7, #8]
 800ee98:	4413      	add	r3, r2
 800ee9a:	2203      	movs	r2, #3
 800ee9c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ee9e:	7dfb      	ldrb	r3, [r7, #23]
 800eea0:	3301      	adds	r3, #1
 800eea2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800eea4:	e013      	b.n	800eece <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800eea6:	7dfb      	ldrb	r3, [r7, #23]
 800eea8:	68ba      	ldr	r2, [r7, #8]
 800eeaa:	4413      	add	r3, r2
 800eeac:	693a      	ldr	r2, [r7, #16]
 800eeae:	7812      	ldrb	r2, [r2, #0]
 800eeb0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	3301      	adds	r3, #1
 800eeb6:	613b      	str	r3, [r7, #16]
    idx++;
 800eeb8:	7dfb      	ldrb	r3, [r7, #23]
 800eeba:	3301      	adds	r3, #1
 800eebc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800eebe:	7dfb      	ldrb	r3, [r7, #23]
 800eec0:	68ba      	ldr	r2, [r7, #8]
 800eec2:	4413      	add	r3, r2
 800eec4:	2200      	movs	r2, #0
 800eec6:	701a      	strb	r2, [r3, #0]
    idx++;
 800eec8:	7dfb      	ldrb	r3, [r7, #23]
 800eeca:	3301      	adds	r3, #1
 800eecc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800eece:	693b      	ldr	r3, [r7, #16]
 800eed0:	781b      	ldrb	r3, [r3, #0]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d1e7      	bne.n	800eea6 <USBD_GetString+0x6a>
 800eed6:	e000      	b.n	800eeda <USBD_GetString+0x9e>
    return;
 800eed8:	bf00      	nop
  }
}
 800eeda:	3718      	adds	r7, #24
 800eedc:	46bd      	mov	sp, r7
 800eede:	bd80      	pop	{r7, pc}

0800eee0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b085      	sub	sp, #20
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eee8:	2300      	movs	r3, #0
 800eeea:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800eef0:	e005      	b.n	800eefe <USBD_GetLen+0x1e>
  {
    len++;
 800eef2:	7bfb      	ldrb	r3, [r7, #15]
 800eef4:	3301      	adds	r3, #1
 800eef6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800eef8:	68bb      	ldr	r3, [r7, #8]
 800eefa:	3301      	adds	r3, #1
 800eefc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	781b      	ldrb	r3, [r3, #0]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d1f5      	bne.n	800eef2 <USBD_GetLen+0x12>
  }

  return len;
 800ef06:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3714      	adds	r7, #20
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr

0800ef14 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b084      	sub	sp, #16
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	60f8      	str	r0, [r7, #12]
 800ef1c:	60b9      	str	r1, [r7, #8]
 800ef1e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	2202      	movs	r2, #2
 800ef24:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	687a      	ldr	r2, [r7, #4]
 800ef2c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	687a      	ldr	r2, [r7, #4]
 800ef32:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	68ba      	ldr	r2, [r7, #8]
 800ef38:	2100      	movs	r1, #0
 800ef3a:	68f8      	ldr	r0, [r7, #12]
 800ef3c:	f001 ff4b 	bl	8010dd6 <USBD_LL_Transmit>

  return USBD_OK;
 800ef40:	2300      	movs	r3, #0
}
 800ef42:	4618      	mov	r0, r3
 800ef44:	3710      	adds	r7, #16
 800ef46:	46bd      	mov	sp, r7
 800ef48:	bd80      	pop	{r7, pc}

0800ef4a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ef4a:	b580      	push	{r7, lr}
 800ef4c:	b084      	sub	sp, #16
 800ef4e:	af00      	add	r7, sp, #0
 800ef50:	60f8      	str	r0, [r7, #12]
 800ef52:	60b9      	str	r1, [r7, #8]
 800ef54:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	68ba      	ldr	r2, [r7, #8]
 800ef5a:	2100      	movs	r1, #0
 800ef5c:	68f8      	ldr	r0, [r7, #12]
 800ef5e:	f001 ff3a 	bl	8010dd6 <USBD_LL_Transmit>

  return USBD_OK;
 800ef62:	2300      	movs	r3, #0
}
 800ef64:	4618      	mov	r0, r3
 800ef66:	3710      	adds	r7, #16
 800ef68:	46bd      	mov	sp, r7
 800ef6a:	bd80      	pop	{r7, pc}

0800ef6c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b084      	sub	sp, #16
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	60f8      	str	r0, [r7, #12]
 800ef74:	60b9      	str	r1, [r7, #8]
 800ef76:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	2203      	movs	r2, #3
 800ef7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	687a      	ldr	r2, [r7, #4]
 800ef84:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	687a      	ldr	r2, [r7, #4]
 800ef8c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	68ba      	ldr	r2, [r7, #8]
 800ef94:	2100      	movs	r1, #0
 800ef96:	68f8      	ldr	r0, [r7, #12]
 800ef98:	f001 ff3e 	bl	8010e18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef9c:	2300      	movs	r3, #0
}
 800ef9e:	4618      	mov	r0, r3
 800efa0:	3710      	adds	r7, #16
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}

0800efa6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800efa6:	b580      	push	{r7, lr}
 800efa8:	b084      	sub	sp, #16
 800efaa:	af00      	add	r7, sp, #0
 800efac:	60f8      	str	r0, [r7, #12]
 800efae:	60b9      	str	r1, [r7, #8]
 800efb0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	68ba      	ldr	r2, [r7, #8]
 800efb6:	2100      	movs	r1, #0
 800efb8:	68f8      	ldr	r0, [r7, #12]
 800efba:	f001 ff2d 	bl	8010e18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800efbe:	2300      	movs	r3, #0
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3710      	adds	r7, #16
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}

0800efc8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b082      	sub	sp, #8
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2204      	movs	r2, #4
 800efd4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800efd8:	2300      	movs	r3, #0
 800efda:	2200      	movs	r2, #0
 800efdc:	2100      	movs	r1, #0
 800efde:	6878      	ldr	r0, [r7, #4]
 800efe0:	f001 fef9 	bl	8010dd6 <USBD_LL_Transmit>

  return USBD_OK;
 800efe4:	2300      	movs	r3, #0
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3708      	adds	r7, #8
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}

0800efee <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800efee:	b580      	push	{r7, lr}
 800eff0:	b082      	sub	sp, #8
 800eff2:	af00      	add	r7, sp, #0
 800eff4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	2205      	movs	r2, #5
 800effa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800effe:	2300      	movs	r3, #0
 800f000:	2200      	movs	r2, #0
 800f002:	2100      	movs	r1, #0
 800f004:	6878      	ldr	r0, [r7, #4]
 800f006:	f001 ff07 	bl	8010e18 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f00a:	2300      	movs	r3, #0
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3708      	adds	r7, #8
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}

0800f014 <adau1979_write_reg>:
  ADAU1979_SAI_DRIVE_ALL = 0xF0,
  ADAU1979_SAI_DRIVE_MASK = 0xF0
};

static HAL_StatusTypeDef adau1979_write_reg(uint8_t addr, uint8_t reg, uint8_t value)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b086      	sub	sp, #24
 800f018:	af04      	add	r7, sp, #16
 800f01a:	4603      	mov	r3, r0
 800f01c:	71fb      	strb	r3, [r7, #7]
 800f01e:	460b      	mov	r3, r1
 800f020:	71bb      	strb	r3, [r7, #6]
 800f022:	4613      	mov	r3, r2
 800f024:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1,
 800f026:	79fb      	ldrb	r3, [r7, #7]
 800f028:	b29b      	uxth	r3, r3
 800f02a:	005b      	lsls	r3, r3, #1
 800f02c:	b299      	uxth	r1, r3
 800f02e:	79bb      	ldrb	r3, [r7, #6]
 800f030:	b29a      	uxth	r2, r3
 800f032:	2364      	movs	r3, #100	@ 0x64
 800f034:	9302      	str	r3, [sp, #8]
 800f036:	2301      	movs	r3, #1
 800f038:	9301      	str	r3, [sp, #4]
 800f03a:	1d7b      	adds	r3, r7, #5
 800f03c:	9300      	str	r3, [sp, #0]
 800f03e:	2301      	movs	r3, #1
 800f040:	4803      	ldr	r0, [pc, #12]	@ (800f050 <adau1979_write_reg+0x3c>)
 800f042:	f7f4 fe4d 	bl	8003ce0 <HAL_I2C_Mem_Write>
 800f046:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &value,
                           1U,
                           100U);
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3708      	adds	r7, #8
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}
 800f050:	240081d4 	.word	0x240081d4

0800f054 <adau1979_read_reg>:

static HAL_StatusTypeDef adau1979_read_reg(uint8_t addr, uint8_t reg, uint8_t *value)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b086      	sub	sp, #24
 800f058:	af04      	add	r7, sp, #16
 800f05a:	4603      	mov	r3, r0
 800f05c:	603a      	str	r2, [r7, #0]
 800f05e:	71fb      	strb	r3, [r7, #7]
 800f060:	460b      	mov	r3, r1
 800f062:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Read(&hi2c1,
 800f064:	79fb      	ldrb	r3, [r7, #7]
 800f066:	b29b      	uxth	r3, r3
 800f068:	005b      	lsls	r3, r3, #1
 800f06a:	b299      	uxth	r1, r3
 800f06c:	79bb      	ldrb	r3, [r7, #6]
 800f06e:	b29a      	uxth	r2, r3
 800f070:	2364      	movs	r3, #100	@ 0x64
 800f072:	9302      	str	r3, [sp, #8]
 800f074:	2301      	movs	r3, #1
 800f076:	9301      	str	r3, [sp, #4]
 800f078:	683b      	ldr	r3, [r7, #0]
 800f07a:	9300      	str	r3, [sp, #0]
 800f07c:	2301      	movs	r3, #1
 800f07e:	4804      	ldr	r0, [pc, #16]	@ (800f090 <adau1979_read_reg+0x3c>)
 800f080:	f7f4 ff42 	bl	8003f08 <HAL_I2C_Mem_Read>
 800f084:	4603      	mov	r3, r0
                          reg,
                          I2C_MEMADD_SIZE_8BIT,
                          value,
                          1U,
                          100U);
}
 800f086:	4618      	mov	r0, r3
 800f088:	3708      	adds	r7, #8
 800f08a:	46bd      	mov	sp, r7
 800f08c:	bd80      	pop	{r7, pc}
 800f08e:	bf00      	nop
 800f090:	240081d4 	.word	0x240081d4

0800f094 <adau1979_write_verify>:

static bool adau1979_write_verify(uint8_t addr, uint8_t reg, uint8_t value, uint8_t mask)
{
 800f094:	b590      	push	{r4, r7, lr}
 800f096:	b085      	sub	sp, #20
 800f098:	af00      	add	r7, sp, #0
 800f09a:	4604      	mov	r4, r0
 800f09c:	4608      	mov	r0, r1
 800f09e:	4611      	mov	r1, r2
 800f0a0:	461a      	mov	r2, r3
 800f0a2:	4623      	mov	r3, r4
 800f0a4:	71fb      	strb	r3, [r7, #7]
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	71bb      	strb	r3, [r7, #6]
 800f0aa:	460b      	mov	r3, r1
 800f0ac:	717b      	strb	r3, [r7, #5]
 800f0ae:	4613      	mov	r3, r2
 800f0b0:	713b      	strb	r3, [r7, #4]
  uint8_t readback = 0;
 800f0b2:	2300      	movs	r3, #0
 800f0b4:	73fb      	strb	r3, [r7, #15]

  if (adau1979_write_reg(addr, reg, value) != HAL_OK)
 800f0b6:	797a      	ldrb	r2, [r7, #5]
 800f0b8:	79b9      	ldrb	r1, [r7, #6]
 800f0ba:	79fb      	ldrb	r3, [r7, #7]
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f7ff ffa9 	bl	800f014 <adau1979_write_reg>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d001      	beq.n	800f0cc <adau1979_write_verify+0x38>
  {
    return false;
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	e017      	b.n	800f0fc <adau1979_write_verify+0x68>
  }

  if (adau1979_read_reg(addr, reg, &readback) != HAL_OK)
 800f0cc:	f107 020f 	add.w	r2, r7, #15
 800f0d0:	79b9      	ldrb	r1, [r7, #6]
 800f0d2:	79fb      	ldrb	r3, [r7, #7]
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f7ff ffbd 	bl	800f054 <adau1979_read_reg>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d001      	beq.n	800f0e4 <adau1979_write_verify+0x50>
  {
    return false;
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	e00b      	b.n	800f0fc <adau1979_write_verify+0x68>
  }

  return (uint8_t)(readback & mask) == (uint8_t)(value & mask);
 800f0e4:	7bfa      	ldrb	r2, [r7, #15]
 800f0e6:	797b      	ldrb	r3, [r7, #5]
 800f0e8:	4053      	eors	r3, r2
 800f0ea:	b2da      	uxtb	r2, r3
 800f0ec:	793b      	ldrb	r3, [r7, #4]
 800f0ee:	4013      	ands	r3, r2
 800f0f0:	b2db      	uxtb	r3, r3
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	bf0c      	ite	eq
 800f0f6:	2301      	moveq	r3, #1
 800f0f8:	2300      	movne	r3, #0
 800f0fa:	b2db      	uxtb	r3, r3
}
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	3714      	adds	r7, #20
 800f100:	46bd      	mov	sp, r7
 800f102:	bd90      	pop	{r4, r7, pc}

0800f104 <adau1979_is_present>:

static bool adau1979_is_present(uint8_t addr)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b082      	sub	sp, #8
 800f108:	af00      	add	r7, sp, #0
 800f10a:	4603      	mov	r3, r0
 800f10c:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr << 1), 3U, 100U) == HAL_OK;
 800f10e:	79fb      	ldrb	r3, [r7, #7]
 800f110:	b29b      	uxth	r3, r3
 800f112:	005b      	lsls	r3, r3, #1
 800f114:	b299      	uxth	r1, r3
 800f116:	2364      	movs	r3, #100	@ 0x64
 800f118:	2203      	movs	r2, #3
 800f11a:	4806      	ldr	r0, [pc, #24]	@ (800f134 <adau1979_is_present+0x30>)
 800f11c:	f7f5 f80e 	bl	800413c <HAL_I2C_IsDeviceReady>
 800f120:	4603      	mov	r3, r0
 800f122:	2b00      	cmp	r3, #0
 800f124:	bf0c      	ite	eq
 800f126:	2301      	moveq	r3, #1
 800f128:	2300      	movne	r3, #0
 800f12a:	b2db      	uxtb	r3, r3
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	3708      	adds	r7, #8
 800f130:	46bd      	mov	sp, r7
 800f132:	bd80      	pop	{r7, pc}
 800f134:	240081d4 	.word	0x240081d4

0800f138 <adau1979_init>:

  return adau1979_write_reg(addr, reg, reg_value) == HAL_OK;
}

void adau1979_init(uint8_t addr, uint8_t first_slot)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b084      	sub	sp, #16
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	4603      	mov	r3, r0
 800f140:	460a      	mov	r2, r1
 800f142:	71fb      	strb	r3, [r7, #7]
 800f144:	4613      	mov	r3, r2
 800f146:	71bb      	strb	r3, [r7, #6]
  /* Slot mapping values follow the datasheet slot numbering:
   * code 0 -> slot 1, code 7 -> slot 8 in TDM8 mode.
   */
  uint8_t slot0 = (uint8_t)(first_slot + 0U);
 800f148:	79bb      	ldrb	r3, [r7, #6]
 800f14a:	73fb      	strb	r3, [r7, #15]
  uint8_t slot1 = (uint8_t)(first_slot + 1U);
 800f14c:	79bb      	ldrb	r3, [r7, #6]
 800f14e:	3301      	adds	r3, #1
 800f150:	73bb      	strb	r3, [r7, #14]
  uint8_t slot2 = (uint8_t)(first_slot + 2U);
 800f152:	79bb      	ldrb	r3, [r7, #6]
 800f154:	3302      	adds	r3, #2
 800f156:	737b      	strb	r3, [r7, #13]
  uint8_t slot3 = (uint8_t)(first_slot + 3U);
 800f158:	79bb      	ldrb	r3, [r7, #6]
 800f15a:	3303      	adds	r3, #3
 800f15c:	733b      	strb	r3, [r7, #12]
  uint8_t cmap12 = (uint8_t)((slot1 << 4) | slot0);
 800f15e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f162:	011b      	lsls	r3, r3, #4
 800f164:	b25a      	sxtb	r2, r3
 800f166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f16a:	4313      	orrs	r3, r2
 800f16c:	b25b      	sxtb	r3, r3
 800f16e:	72fb      	strb	r3, [r7, #11]
  uint8_t cmap34 = (uint8_t)((slot3 << 4) | slot2);
 800f170:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800f174:	011b      	lsls	r3, r3, #4
 800f176:	b25a      	sxtb	r2, r3
 800f178:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800f17c:	4313      	orrs	r3, r2
 800f17e:	b25b      	sxtb	r3, r3
 800f180:	72bb      	strb	r3, [r7, #10]

  if (!adau1979_is_present(addr))
 800f182:	79fb      	ldrb	r3, [r7, #7]
 800f184:	4618      	mov	r0, r3
 800f186:	f7ff ffbd 	bl	800f104 <adau1979_is_present>
 800f18a:	4603      	mov	r3, r0
 800f18c:	f083 0301 	eor.w	r3, r3, #1
 800f190:	b2db      	uxtb	r3, r3
 800f192:	2b00      	cmp	r3, #0
 800f194:	d13c      	bne.n	800f210 <adau1979_init+0xd8>
  {
    return;
  }

  /* Reset the ADC core. */
  (void)adau1979_write_reg(addr, ADAU1979_REG_M_POWER, ADAU1979_M_POWER_SOFT_RESET);
 800f196:	79fb      	ldrb	r3, [r7, #7]
 800f198:	2280      	movs	r2, #128	@ 0x80
 800f19a:	2100      	movs	r1, #0
 800f19c:	4618      	mov	r0, r3
 800f19e:	f7ff ff39 	bl	800f014 <adau1979_write_reg>
  HAL_Delay(2);
 800f1a2:	2002      	movs	r0, #2
 800f1a4:	f7f1 fb1c 	bl	80007e0 <HAL_Delay>

  /* Configure PLL for 256 x FS in slave mode (BCLK/LRCLK provided externally). */
  (void)adau1979_write_verify(addr,
 800f1a8:	79f8      	ldrb	r0, [r7, #7]
 800f1aa:	237f      	movs	r3, #127	@ 0x7f
 800f1ac:	2241      	movs	r2, #65	@ 0x41
 800f1ae:	2101      	movs	r1, #1
 800f1b0:	f7ff ff70 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_PLL_CONTROL,
                              ADAU1979_PLL_CONTROL_256FS,
                              ADAU1979_PLL_CONTROL_MASK);

  /* Enable ADC channels and SAI block. */
  (void)adau1979_write_verify(addr,
 800f1b4:	79f8      	ldrb	r0, [r7, #7]
 800f1b6:	233f      	movs	r3, #63	@ 0x3f
 800f1b8:	223f      	movs	r2, #63	@ 0x3f
 800f1ba:	2104      	movs	r1, #4
 800f1bc:	f7ff ff6a 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_BLOCK_POWER_SAI,
                              ADAU1979_BLOCK_POWER_ENABLE,
                              ADAU1979_BLOCK_POWER_MASK);

  /* SAI: TDM8, 48 kHz, left-justified 24-bit data in 32-bit slots. */
  (void)adau1979_write_verify(addr,
 800f1c0:	79f8      	ldrb	r0, [r7, #7]
 800f1c2:	237a      	movs	r3, #122	@ 0x7a
 800f1c4:	225a      	movs	r2, #90	@ 0x5a
 800f1c6:	2105      	movs	r1, #5
 800f1c8:	f7ff ff64 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CTRL0,
                              (uint8_t)(ADAU1979_SAI_CTRL0_LJ | ADAU1979_SAI_CTRL0_TDM8 | ADAU1979_SAI_CTRL0_FS_48K),
                              ADAU1979_SAI_CTRL0_MASK);
  (void)adau1979_write_verify(addr,
 800f1cc:	79f8      	ldrb	r0, [r7, #7]
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	2106      	movs	r1, #6
 800f1d4:	f7ff ff5e 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CTRL1,
                              ADAU1979_SAI_CTRL1_32BIT_24DATA,
                              ADAU1979_SAI_CTRL1_MASK);

  /* Channel-to-slot map: slots are 0..7 for TDM8 (slot code 0 is first slot). */
  (void)adau1979_write_verify(addr,
 800f1d8:	7afa      	ldrb	r2, [r7, #11]
 800f1da:	79f8      	ldrb	r0, [r7, #7]
 800f1dc:	23ff      	movs	r3, #255	@ 0xff
 800f1de:	2107      	movs	r1, #7
 800f1e0:	f7ff ff58 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CMAP12,
                              cmap12,
                              0xFF);
  (void)adau1979_write_verify(addr,
 800f1e4:	7aba      	ldrb	r2, [r7, #10]
 800f1e6:	79f8      	ldrb	r0, [r7, #7]
 800f1e8:	23ff      	movs	r3, #255	@ 0xff
 800f1ea:	2108      	movs	r1, #8
 800f1ec:	f7ff ff52 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_SAI_CMAP34,
                              cmap34,
                              0xFF);

  /* Drive all SAI output pins, disable overtemp shutdown output tri-state. */
  (void)adau1979_write_verify(addr,
 800f1f0:	79f8      	ldrb	r0, [r7, #7]
 800f1f2:	23f0      	movs	r3, #240	@ 0xf0
 800f1f4:	22f0      	movs	r2, #240	@ 0xf0
 800f1f6:	2109      	movs	r1, #9
 800f1f8:	f7ff ff4c 	bl	800f094 <adau1979_write_verify>
                              ADAU1979_REG_SAI_OVERTEMP,
                              ADAU1979_SAI_DRIVE_ALL,
                              ADAU1979_SAI_DRIVE_MASK);

  HAL_Delay(10);
 800f1fc:	200a      	movs	r0, #10
 800f1fe:	f7f1 faef 	bl	80007e0 <HAL_Delay>

  /* Power up the ADC. */
  (void)adau1979_write_verify(addr, ADAU1979_REG_M_POWER, ADAU1979_M_POWER_POWER_UP, ADAU1979_M_POWER_POWER_UP);
 800f202:	79f8      	ldrb	r0, [r7, #7]
 800f204:	2301      	movs	r3, #1
 800f206:	2201      	movs	r2, #1
 800f208:	2100      	movs	r1, #0
 800f20a:	f7ff ff43 	bl	800f094 <adau1979_write_verify>
 800f20e:	e000      	b.n	800f212 <adau1979_init+0xda>
    return;
 800f210:	bf00      	nop
}
 800f212:	3710      	adds	r7, #16
 800f214:	46bd      	mov	sp, r7
 800f216:	bd80      	pop	{r7, pc}

0800f218 <adau1979_init_all>:

void adau1979_init_all(void)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	af00      	add	r7, sp, #0
  adau1979_init(ADAU1979_ADDR_0, 0U);
 800f21c:	2100      	movs	r1, #0
 800f21e:	2011      	movs	r0, #17
 800f220:	f7ff ff8a 	bl	800f138 <adau1979_init>
  adau1979_init(ADAU1979_ADDR_1, 4U);
 800f224:	2104      	movs	r1, #4
 800f226:	2031      	movs	r0, #49	@ 0x31
 800f228:	f7ff ff86 	bl	800f138 <adau1979_init>
}
 800f22c:	bf00      	nop
 800f22e:	bd80      	pop	{r7, pc}

0800f230 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 800f230:	b580      	push	{r7, lr}
 800f232:	b082      	sub	sp, #8
 800f234:	af00      	add	r7, sp, #0
 800f236:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 800f238:	4a0c      	ldr	r2, [pc, #48]	@ (800f26c <AudioIn_Init+0x3c>)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 800f23e:	4b0c      	ldr	r3, [pc, #48]	@ (800f270 <AudioIn_Init+0x40>)
 800f240:	2200      	movs	r2, #0
 800f242:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 800f244:	4b0b      	ldr	r3, [pc, #44]	@ (800f274 <AudioIn_Init+0x44>)
 800f246:	2200      	movs	r2, #0
 800f248:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 800f24a:	4b0b      	ldr	r3, [pc, #44]	@ (800f278 <AudioIn_Init+0x48>)
 800f24c:	2200      	movs	r2, #0
 800f24e:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 800f250:	4b0a      	ldr	r3, [pc, #40]	@ (800f27c <AudioIn_Init+0x4c>)
 800f252:	2200      	movs	r2, #0
 800f254:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 800f256:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800f25a:	2100      	movs	r1, #0
 800f25c:	4808      	ldr	r0, [pc, #32]	@ (800f280 <AudioIn_Init+0x50>)
 800f25e:	f001 ffc5 	bl	80111ec <memset>
}
 800f262:	bf00      	nop
 800f264:	3708      	adds	r7, #8
 800f266:	46bd      	mov	sp, r7
 800f268:	bd80      	pop	{r7, pc}
 800f26a:	bf00      	nop
 800f26c:	240041b8 	.word	0x240041b8
 800f270:	240041a8 	.word	0x240041a8
 800f274:	240041ac 	.word	0x240041ac
 800f278:	240041b0 	.word	0x240041b0
 800f27c:	240041b4 	.word	0x240041b4
 800f280:	240001a8 	.word	0x240001a8

0800f284 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 800f284:	b480      	push	{r7}
 800f286:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800f288:	4b0a      	ldr	r3, [pc, #40]	@ (800f2b4 <AudioIn_ProcessHalf+0x30>)
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d00b      	beq.n	800f2a8 <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 800f290:	4b09      	ldr	r3, [pc, #36]	@ (800f2b8 <AudioIn_ProcessHalf+0x34>)
 800f292:	2200      	movs	r2, #0
 800f294:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800f296:	4b09      	ldr	r3, [pc, #36]	@ (800f2bc <AudioIn_ProcessHalf+0x38>)
 800f298:	2201      	movs	r2, #1
 800f29a:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 800f29c:	4b08      	ldr	r3, [pc, #32]	@ (800f2c0 <AudioIn_ProcessHalf+0x3c>)
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	3301      	adds	r3, #1
 800f2a2:	4a07      	ldr	r2, [pc, #28]	@ (800f2c0 <AudioIn_ProcessHalf+0x3c>)
 800f2a4:	6013      	str	r3, [r2, #0]
 800f2a6:	e000      	b.n	800f2aa <AudioIn_ProcessHalf+0x26>
    return;
 800f2a8:	bf00      	nop
}
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b0:	4770      	bx	lr
 800f2b2:	bf00      	nop
 800f2b4:	240041b8 	.word	0x240041b8
 800f2b8:	240041b0 	.word	0x240041b0
 800f2bc:	240041b4 	.word	0x240041b4
 800f2c0:	240041a8 	.word	0x240041a8

0800f2c4 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 800f2c4:	b480      	push	{r7}
 800f2c6:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800f2c8:	4b0a      	ldr	r3, [pc, #40]	@ (800f2f4 <AudioIn_ProcessFull+0x30>)
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d00b      	beq.n	800f2e8 <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 800f2d0:	4b09      	ldr	r3, [pc, #36]	@ (800f2f8 <AudioIn_ProcessFull+0x34>)
 800f2d2:	2201      	movs	r2, #1
 800f2d4:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800f2d6:	4b09      	ldr	r3, [pc, #36]	@ (800f2fc <AudioIn_ProcessFull+0x38>)
 800f2d8:	2201      	movs	r2, #1
 800f2da:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 800f2dc:	4b08      	ldr	r3, [pc, #32]	@ (800f300 <AudioIn_ProcessFull+0x3c>)
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	3301      	adds	r3, #1
 800f2e2:	4a07      	ldr	r2, [pc, #28]	@ (800f300 <AudioIn_ProcessFull+0x3c>)
 800f2e4:	6013      	str	r3, [r2, #0]
 800f2e6:	e000      	b.n	800f2ea <AudioIn_ProcessFull+0x26>
    return;
 800f2e8:	bf00      	nop
}
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2f0:	4770      	bx	lr
 800f2f2:	bf00      	nop
 800f2f4:	240041b8 	.word	0x240041b8
 800f2f8:	240041b0 	.word	0x240041b0
 800f2fc:	240041b4 	.word	0x240041b4
 800f300:	240041ac 	.word	0x240041ac

0800f304 <AudioIn_DebugDump>:

void AudioIn_DebugDump(void)
{
 800f304:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f306:	b0c5      	sub	sp, #276	@ 0x114
 800f308:	af08      	add	r7, sp, #32
  char buf[200];

  const char *header = "\r\n--- TDM8 RX DUMP ---\r\n";
 800f30a:	4b51      	ldr	r3, [pc, #324]	@ (800f450 <AudioIn_DebugDump+0x14c>)
 800f30c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800f310:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800f314:	f7f0 ffe4 	bl	80002e0 <strlen>
 800f318:	4603      	mov	r3, r0
 800f31a:	b29a      	uxth	r2, r3
 800f31c:	2364      	movs	r3, #100	@ 0x64
 800f31e:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800f322:	484c      	ldr	r0, [pc, #304]	@ (800f454 <AudioIn_DebugDump+0x150>)
 800f324:	f7fb fb2e 	bl	800a984 <HAL_UART_Transmit>

  const int32_t *block = AudioIn_GetLatestBlock();
 800f328:	f000 f8a4 	bl	800f474 <AudioIn_GetLatestBlock>
 800f32c:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if (block == NULL)
 800f330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f334:	2b00      	cmp	r3, #0
 800f336:	d10f      	bne.n	800f358 <AudioIn_DebugDump+0x54>
  {
    const char *no_data = "No completed RX block available.\r\n";
 800f338:	4b47      	ldr	r3, [pc, #284]	@ (800f458 <AudioIn_DebugDump+0x154>)
 800f33a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_UART_Transmit(&huart1, (uint8_t *)no_data, (uint16_t)strlen(no_data), 100);
 800f33e:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800f342:	f7f0 ffcd 	bl	80002e0 <strlen>
 800f346:	4603      	mov	r3, r0
 800f348:	b29a      	uxth	r2, r3
 800f34a:	2364      	movs	r3, #100	@ 0x64
 800f34c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800f350:	4840      	ldr	r0, [pc, #256]	@ (800f454 <AudioIn_DebugDump+0x150>)
 800f352:	f7fb fb17 	bl	800a984 <HAL_UART_Transmit>
 800f356:	e077      	b.n	800f448 <AudioIn_DebugDump+0x144>
    return;
  }

  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800f358:	2300      	movs	r3, #0
 800f35a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f35e:	e06f      	b.n	800f440 <AudioIn_DebugDump+0x13c>
  {
    uint32_t idx = frame * AUDIO_IN_WORDS_PER_FRAME;
 800f360:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800f364:	00db      	lsls	r3, r3, #3
 800f366:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    snprintf(buf, sizeof(buf),
             "F%02lu: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             (unsigned long)frame,
             (unsigned long)block[idx + 0],
 800f36a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f36e:	009b      	lsls	r3, r3, #2
 800f370:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f374:	4413      	add	r3, r2
 800f376:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f378:	4619      	mov	r1, r3
             (unsigned long)block[idx + 1],
 800f37a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f37e:	3301      	adds	r3, #1
 800f380:	009b      	lsls	r3, r3, #2
 800f382:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f386:	4413      	add	r3, r2
 800f388:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f38a:	461c      	mov	r4, r3
             (unsigned long)block[idx + 2],
 800f38c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f390:	3302      	adds	r3, #2
 800f392:	009b      	lsls	r3, r3, #2
 800f394:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f398:	4413      	add	r3, r2
 800f39a:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f39c:	461d      	mov	r5, r3
             (unsigned long)block[idx + 3],
 800f39e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3a2:	3303      	adds	r3, #3
 800f3a4:	009b      	lsls	r3, r3, #2
 800f3a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f3aa:	4413      	add	r3, r2
 800f3ac:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f3ae:	461e      	mov	r6, r3
             (unsigned long)block[idx + 4],
 800f3b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3b4:	3304      	adds	r3, #4
 800f3b6:	009b      	lsls	r3, r3, #2
 800f3b8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f3bc:	4413      	add	r3, r2
 800f3be:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f3c0:	60fb      	str	r3, [r7, #12]
             (unsigned long)block[idx + 5],
 800f3c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3c6:	3305      	adds	r3, #5
 800f3c8:	009b      	lsls	r3, r3, #2
 800f3ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f3ce:	4413      	add	r3, r2
 800f3d0:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f3d2:	60bb      	str	r3, [r7, #8]
             (unsigned long)block[idx + 6],
 800f3d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3d8:	3306      	adds	r3, #6
 800f3da:	009b      	lsls	r3, r3, #2
 800f3dc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f3e0:	4413      	add	r3, r2
 800f3e2:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f3e4:	607b      	str	r3, [r7, #4]
             (unsigned long)block[idx + 7]);
 800f3e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3ea:	3307      	adds	r3, #7
 800f3ec:	009b      	lsls	r3, r3, #2
 800f3ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f3f2:	4413      	add	r3, r2
 800f3f4:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800f3f6:	f107 0014 	add.w	r0, r7, #20
 800f3fa:	9307      	str	r3, [sp, #28]
 800f3fc:	687a      	ldr	r2, [r7, #4]
 800f3fe:	9206      	str	r2, [sp, #24]
 800f400:	68ba      	ldr	r2, [r7, #8]
 800f402:	9205      	str	r2, [sp, #20]
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	9304      	str	r3, [sp, #16]
 800f408:	9603      	str	r6, [sp, #12]
 800f40a:	9502      	str	r5, [sp, #8]
 800f40c:	9401      	str	r4, [sp, #4]
 800f40e:	9100      	str	r1, [sp, #0]
 800f410:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800f414:	4a11      	ldr	r2, [pc, #68]	@ (800f45c <AudioIn_DebugDump+0x158>)
 800f416:	21c8      	movs	r1, #200	@ 0xc8
 800f418:	f001 feb2 	bl	8011180 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800f41c:	f107 0314 	add.w	r3, r7, #20
 800f420:	4618      	mov	r0, r3
 800f422:	f7f0 ff5d 	bl	80002e0 <strlen>
 800f426:	4603      	mov	r3, r0
 800f428:	b29a      	uxth	r2, r3
 800f42a:	f107 0114 	add.w	r1, r7, #20
 800f42e:	2364      	movs	r3, #100	@ 0x64
 800f430:	4808      	ldr	r0, [pc, #32]	@ (800f454 <AudioIn_DebugDump+0x150>)
 800f432:	f7fb faa7 	bl	800a984 <HAL_UART_Transmit>
  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800f436:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800f43a:	3301      	adds	r3, #1
 800f43c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800f440:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800f444:	2b07      	cmp	r3, #7
 800f446:	d98b      	bls.n	800f360 <AudioIn_DebugDump+0x5c>
  }
}
 800f448:	37f4      	adds	r7, #244	@ 0xf4
 800f44a:	46bd      	mov	sp, r7
 800f44c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f44e:	bf00      	nop
 800f450:	08011b00 	.word	0x08011b00
 800f454:	240083e4 	.word	0x240083e4
 800f458:	08011b1c 	.word	0x08011b1c
 800f45c:	08011b40 	.word	0x08011b40

0800f460 <AudioIn_GetBuffer>:

int32_t *AudioIn_GetBuffer(void)
{
 800f460:	b480      	push	{r7}
 800f462:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 800f464:	4b02      	ldr	r3, [pc, #8]	@ (800f470 <AudioIn_GetBuffer+0x10>)
}
 800f466:	4618      	mov	r0, r3
 800f468:	46bd      	mov	sp, r7
 800f46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46e:	4770      	bx	lr
 800f470:	240001a8 	.word	0x240001a8

0800f474 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 800f474:	b480      	push	{r7}
 800f476:	b083      	sub	sp, #12
 800f478:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 800f47a:	4b0c      	ldr	r3, [pc, #48]	@ (800f4ac <AudioIn_GetLatestBlock+0x38>)
 800f47c:	781b      	ldrb	r3, [r3, #0]
 800f47e:	b2db      	uxtb	r3, r3
 800f480:	f083 0301 	eor.w	r3, r3, #1
 800f484:	b2db      	uxtb	r3, r3
 800f486:	2b00      	cmp	r3, #0
 800f488:	d001      	beq.n	800f48e <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 800f48a:	2300      	movs	r3, #0
 800f48c:	e007      	b.n	800f49e <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 800f48e:	4b08      	ldr	r3, [pc, #32]	@ (800f4b0 <AudioIn_GetLatestBlock+0x3c>)
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	02db      	lsls	r3, r3, #11
 800f494:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	009b      	lsls	r3, r3, #2
 800f49a:	4a06      	ldr	r2, [pc, #24]	@ (800f4b4 <AudioIn_GetLatestBlock+0x40>)
 800f49c:	4413      	add	r3, r2
}
 800f49e:	4618      	mov	r0, r3
 800f4a0:	370c      	adds	r7, #12
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4a8:	4770      	bx	lr
 800f4aa:	bf00      	nop
 800f4ac:	240041b4 	.word	0x240041b4
 800f4b0:	240041b0 	.word	0x240041b0
 800f4b4:	240001a8 	.word	0x240001a8

0800f4b8 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 800f4b8:	b480      	push	{r7}
 800f4ba:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 800f4bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c8:	4770      	bx	lr
	...

0800f4cc <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 800f4d0:	4b03      	ldr	r3, [pc, #12]	@ (800f4e0 <AudioIn_GetHalfEvents+0x14>)
 800f4d2:	681b      	ldr	r3, [r3, #0]
}
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4dc:	4770      	bx	lr
 800f4de:	bf00      	nop
 800f4e0:	240041a8 	.word	0x240041a8

0800f4e4 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 800f4e4:	b480      	push	{r7}
 800f4e6:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 800f4e8:	4b03      	ldr	r3, [pc, #12]	@ (800f4f8 <AudioIn_GetFullEvents+0x14>)
 800f4ea:	681b      	ldr	r3, [r3, #0]
}
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f4:	4770      	bx	lr
 800f4f6:	bf00      	nop
 800f4f8:	240041ac 	.word	0x240041ac

0800f4fc <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 800f4fc:	b580      	push	{r7, lr}
 800f4fe:	b090      	sub	sp, #64	@ 0x40
 800f500:	af00      	add	r7, sp, #0
 800f502:	6078      	str	r0, [r7, #4]
 800f504:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	00db      	lsls	r3, r3, #3
 800f50a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 800f50c:	f7ff ffb2 	bl	800f474 <AudioIn_GetLatestBlock>
 800f510:	6238      	str	r0, [r7, #32]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800f512:	2300      	movs	r3, #0
 800f514:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f516:	e0d7      	b.n	800f6c8 <audio_out_fill_samples+0x1cc>
  {
    if (audio_usb_playback_enable)
 800f518:	4b70      	ldr	r3, [pc, #448]	@ (800f6dc <audio_out_fill_samples+0x1e0>)
 800f51a:	781b      	ldrb	r3, [r3, #0]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d04e      	beq.n	800f5be <audio_out_fill_samples+0xc2>
    {
      int32_t left = 0;
 800f520:	2300      	movs	r3, #0
 800f522:	613b      	str	r3, [r7, #16]
      int32_t right = 0;
 800f524:	2300      	movs	r3, #0
 800f526:	60fb      	str	r3, [r7, #12]

      if (USBAudio_PopFrame(&left, &right))
 800f528:	f107 020c 	add.w	r2, r7, #12
 800f52c:	f107 0310 	add.w	r3, r7, #16
 800f530:	4611      	mov	r1, r2
 800f532:	4618      	mov	r0, r3
 800f534:	f001 f8c4 	bl	80106c0 <USBAudio_PopFrame>
 800f538:	4603      	mov	r3, r0
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d017      	beq.n	800f56e <audio_out_fill_samples+0x72>
      {
        audio_out_buffer[index + 0] = left;
 800f53e:	693a      	ldr	r2, [r7, #16]
 800f540:	4967      	ldr	r1, [pc, #412]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f542:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f544:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        audio_out_buffer[index + 1] = right;
 800f548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f54a:	3301      	adds	r3, #1
 800f54c:	68fa      	ldr	r2, [r7, #12]
 800f54e:	4964      	ldr	r1, [pc, #400]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f550:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        audio_out_buffer[index + 2] = left;
 800f554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f556:	3302      	adds	r3, #2
 800f558:	693a      	ldr	r2, [r7, #16]
 800f55a:	4961      	ldr	r1, [pc, #388]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f55c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        audio_out_buffer[index + 3] = right;
 800f560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f562:	3303      	adds	r3, #3
 800f564:	68fa      	ldr	r2, [r7, #12]
 800f566:	495e      	ldr	r1, [pc, #376]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f56c:	e016      	b.n	800f59c <audio_out_fill_samples+0xa0>
      }
      else
      {
        audio_out_buffer[index + 0] = 0;
 800f56e:	4a5c      	ldr	r2, [pc, #368]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f572:	2100      	movs	r1, #0
 800f574:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        audio_out_buffer[index + 1] = 0;
 800f578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f57a:	3301      	adds	r3, #1
 800f57c:	4a58      	ldr	r2, [pc, #352]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f57e:	2100      	movs	r1, #0
 800f580:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        audio_out_buffer[index + 2] = 0;
 800f584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f586:	3302      	adds	r3, #2
 800f588:	4a55      	ldr	r2, [pc, #340]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f58a:	2100      	movs	r1, #0
 800f58c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        audio_out_buffer[index + 3] = 0;
 800f590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f592:	3303      	adds	r3, #3
 800f594:	4a52      	ldr	r2, [pc, #328]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f596:	2100      	movs	r1, #0
 800f598:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f59c:	2304      	movs	r3, #4
 800f59e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5a0:	e009      	b.n	800f5b6 <audio_out_fill_samples+0xba>
      {
        audio_out_buffer[index + slot] = 0;
 800f5a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5a6:	4413      	add	r3, r2
 800f5a8:	4a4d      	ldr	r2, [pc, #308]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f5aa:	2100      	movs	r1, #0
 800f5ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f5b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5b8:	2b07      	cmp	r3, #7
 800f5ba:	d9f2      	bls.n	800f5a2 <audio_out_fill_samples+0xa6>
 800f5bc:	e07e      	b.n	800f6bc <audio_out_fill_samples+0x1c0>
      }
    }
    else if (audio_test_sine_enable)
 800f5be:	4b49      	ldr	r3, [pc, #292]	@ (800f6e4 <audio_out_fill_samples+0x1e8>)
 800f5c0:	781b      	ldrb	r3, [r3, #0]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d039      	beq.n	800f63a <audio_out_fill_samples+0x13e>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 800f5c6:	4b48      	ldr	r3, [pc, #288]	@ (800f6e8 <audio_out_fill_samples+0x1ec>)
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	0c1b      	lsrs	r3, r3, #16
 800f5cc:	b2db      	uxtb	r3, r3
 800f5ce:	61bb      	str	r3, [r7, #24]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 800f5d0:	4a46      	ldr	r2, [pc, #280]	@ (800f6ec <audio_out_fill_samples+0x1f0>)
 800f5d2:	69bb      	ldr	r3, [r7, #24]
 800f5d4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800f5d8:	021b      	lsls	r3, r3, #8
 800f5da:	617b      	str	r3, [r7, #20]

      audio_out_buffer[index + 0] = sample24;
 800f5dc:	4940      	ldr	r1, [pc, #256]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f5de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5e0:	697a      	ldr	r2, [r7, #20]
 800f5e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 1] = sample24;
 800f5e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5e8:	3301      	adds	r3, #1
 800f5ea:	493d      	ldr	r1, [pc, #244]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f5ec:	697a      	ldr	r2, [r7, #20]
 800f5ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 2] = sample24;
 800f5f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5f4:	3302      	adds	r3, #2
 800f5f6:	493a      	ldr	r1, [pc, #232]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f5f8:	697a      	ldr	r2, [r7, #20]
 800f5fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      audio_out_buffer[index + 3] = sample24;
 800f5fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f600:	3303      	adds	r3, #3
 800f602:	4937      	ldr	r1, [pc, #220]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f604:	697a      	ldr	r2, [r7, #20]
 800f606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f60a:	2304      	movs	r3, #4
 800f60c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f60e:	e009      	b.n	800f624 <audio_out_fill_samples+0x128>
      {
        audio_out_buffer[index + slot] = 0;
 800f610:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f614:	4413      	add	r3, r2
 800f616:	4a32      	ldr	r2, [pc, #200]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f618:	2100      	movs	r1, #0
 800f61a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f620:	3301      	adds	r3, #1
 800f622:	633b      	str	r3, [r7, #48]	@ 0x30
 800f624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f626:	2b07      	cmp	r3, #7
 800f628:	d9f2      	bls.n	800f610 <audio_out_fill_samples+0x114>
      }

      audio_out_phase += audio_out_phase_inc;
 800f62a:	4b2f      	ldr	r3, [pc, #188]	@ (800f6e8 <audio_out_fill_samples+0x1ec>)
 800f62c:	681a      	ldr	r2, [r3, #0]
 800f62e:	4b30      	ldr	r3, [pc, #192]	@ (800f6f0 <audio_out_fill_samples+0x1f4>)
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	4413      	add	r3, r2
 800f634:	4a2c      	ldr	r2, [pc, #176]	@ (800f6e8 <audio_out_fill_samples+0x1ec>)
 800f636:	6013      	str	r3, [r2, #0]
 800f638:	e040      	b.n	800f6bc <audio_out_fill_samples+0x1c0>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 800f63a:	4b2e      	ldr	r3, [pc, #184]	@ (800f6f4 <audio_out_fill_samples+0x1f8>)
 800f63c:	781b      	ldrb	r3, [r3, #0]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d02c      	beq.n	800f69c <audio_out_fill_samples+0x1a0>
 800f642:	6a3b      	ldr	r3, [r7, #32]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d029      	beq.n	800f69c <audio_out_fill_samples+0x1a0>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 800f648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f64a:	00db      	lsls	r3, r3, #3
 800f64c:	61fb      	str	r3, [r7, #28]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800f64e:	2300      	movs	r3, #0
 800f650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f652:	e00f      	b.n	800f674 <audio_out_fill_samples+0x178>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 800f654:	69fa      	ldr	r2, [r7, #28]
 800f656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f658:	4413      	add	r3, r2
 800f65a:	009b      	lsls	r3, r3, #2
 800f65c:	6a3a      	ldr	r2, [r7, #32]
 800f65e:	441a      	add	r2, r3
 800f660:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f664:	440b      	add	r3, r1
 800f666:	6812      	ldr	r2, [r2, #0]
 800f668:	491d      	ldr	r1, [pc, #116]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f66a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800f66e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f670:	3301      	adds	r3, #1
 800f672:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f676:	2b03      	cmp	r3, #3
 800f678:	d9ec      	bls.n	800f654 <audio_out_fill_samples+0x158>
      }

      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f67a:	2304      	movs	r3, #4
 800f67c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f67e:	e009      	b.n	800f694 <audio_out_fill_samples+0x198>
      {
        audio_out_buffer[index + slot] = 0;
 800f680:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f684:	4413      	add	r3, r2
 800f686:	4a16      	ldr	r2, [pc, #88]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f688:	2100      	movs	r1, #0
 800f68a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = AUDIO_OUT_DAC_CHANNELS; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f690:	3301      	adds	r3, #1
 800f692:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f696:	2b07      	cmp	r3, #7
 800f698:	d9f2      	bls.n	800f680 <audio_out_fill_samples+0x184>
    {
 800f69a:	e00f      	b.n	800f6bc <audio_out_fill_samples+0x1c0>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f69c:	2300      	movs	r3, #0
 800f69e:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6a0:	e009      	b.n	800f6b6 <audio_out_fill_samples+0x1ba>
      {
        audio_out_buffer[index + slot] = 0;
 800f6a2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6a6:	4413      	add	r3, r2
 800f6a8:	4a0d      	ldr	r2, [pc, #52]	@ (800f6e0 <audio_out_fill_samples+0x1e4>)
 800f6aa:	2100      	movs	r1, #0
 800f6ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800f6b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b8:	2b07      	cmp	r3, #7
 800f6ba:	d9f2      	bls.n	800f6a2 <audio_out_fill_samples+0x1a6>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 800f6bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f6be:	3308      	adds	r3, #8
 800f6c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800f6c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f6c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	429a      	cmp	r2, r3
 800f6ce:	f4ff af23 	bcc.w	800f518 <audio_out_fill_samples+0x1c>
  }
}
 800f6d2:	bf00      	nop
 800f6d4:	bf00      	nop
 800f6d6:	3740      	adds	r7, #64	@ 0x40
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	bd80      	pop	{r7, pc}
 800f6dc:	240081d1 	.word	0x240081d1
 800f6e0:	240041bc 	.word	0x240041bc
 800f6e4:	240000bb 	.word	0x240000bb
 800f6e8:	240081c4 	.word	0x240081c4
 800f6ec:	08011cf8 	.word	0x08011cf8
 800f6f0:	240081c8 	.word	0x240081c8
 800f6f4:	240081d0 	.word	0x240081d0

0800f6f8 <AudioOut_DebugDump>:

void AudioOut_DebugDump(void)
{
 800f6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f6fa:	b0b9      	sub	sp, #228	@ 0xe4
 800f6fc:	af08      	add	r7, sp, #32
  char buf[160];

  const char *header = "\r\n--- TDM8 TX DUMP ---\r\n";
 800f6fe:	4b3e      	ldr	r3, [pc, #248]	@ (800f7f8 <AudioOut_DebugDump+0x100>)
 800f700:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800f704:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800f708:	f7f0 fdea 	bl	80002e0 <strlen>
 800f70c:	4603      	mov	r3, r0
 800f70e:	b29a      	uxth	r2, r3
 800f710:	2364      	movs	r3, #100	@ 0x64
 800f712:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800f716:	4839      	ldr	r0, [pc, #228]	@ (800f7fc <AudioOut_DebugDump+0x104>)
 800f718:	f7fb f934 	bl	800a984 <HAL_UART_Transmit>

  for (int frame = 0; frame < 8; frame++)
 800f71c:	2300      	movs	r3, #0
 800f71e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f722:	e05f      	b.n	800f7e4 <AudioOut_DebugDump+0xec>
  {
    int idx = frame * (int)AUDIO_OUT_WORDS_PER_FRAME;
 800f724:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f728:	00db      	lsls	r3, r3, #3
 800f72a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    snprintf(buf, sizeof(buf),
             "F%02d: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             frame,
             (unsigned long)audio_out_buffer[idx + 0],
 800f72e:	4a34      	ldr	r2, [pc, #208]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f730:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f738:	4619      	mov	r1, r3
             (unsigned long)audio_out_buffer[idx + 1],
 800f73a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f73e:	3301      	adds	r3, #1
 800f740:	4a2f      	ldr	r2, [pc, #188]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f746:	461c      	mov	r4, r3
             (unsigned long)audio_out_buffer[idx + 2],
 800f748:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f74c:	3302      	adds	r3, #2
 800f74e:	4a2c      	ldr	r2, [pc, #176]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f754:	461d      	mov	r5, r3
             (unsigned long)audio_out_buffer[idx + 3],
 800f756:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f75a:	3303      	adds	r3, #3
 800f75c:	4a28      	ldr	r2, [pc, #160]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f75e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f762:	461e      	mov	r6, r3
             (unsigned long)audio_out_buffer[idx + 4],
 800f764:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f768:	3304      	adds	r3, #4
 800f76a:	4a25      	ldr	r2, [pc, #148]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f76c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f770:	60fb      	str	r3, [r7, #12]
             (unsigned long)audio_out_buffer[idx + 5],
 800f772:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f776:	3305      	adds	r3, #5
 800f778:	4a21      	ldr	r2, [pc, #132]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f77a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f77e:	60bb      	str	r3, [r7, #8]
             (unsigned long)audio_out_buffer[idx + 6],
 800f780:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f784:	3306      	adds	r3, #6
 800f786:	4a1e      	ldr	r2, [pc, #120]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f78c:	607b      	str	r3, [r7, #4]
             (unsigned long)audio_out_buffer[idx + 7]);
 800f78e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800f792:	3307      	adds	r3, #7
 800f794:	4a1a      	ldr	r2, [pc, #104]	@ (800f800 <AudioOut_DebugDump+0x108>)
 800f796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800f79a:	f107 0014 	add.w	r0, r7, #20
 800f79e:	9307      	str	r3, [sp, #28]
 800f7a0:	687a      	ldr	r2, [r7, #4]
 800f7a2:	9206      	str	r2, [sp, #24]
 800f7a4:	68ba      	ldr	r2, [r7, #8]
 800f7a6:	9205      	str	r2, [sp, #20]
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	9304      	str	r3, [sp, #16]
 800f7ac:	9603      	str	r6, [sp, #12]
 800f7ae:	9502      	str	r5, [sp, #8]
 800f7b0:	9401      	str	r4, [sp, #4]
 800f7b2:	9100      	str	r1, [sp, #0]
 800f7b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f7b8:	4a12      	ldr	r2, [pc, #72]	@ (800f804 <AudioOut_DebugDump+0x10c>)
 800f7ba:	21a0      	movs	r1, #160	@ 0xa0
 800f7bc:	f001 fce0 	bl	8011180 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800f7c0:	f107 0314 	add.w	r3, r7, #20
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	f7f0 fd8b 	bl	80002e0 <strlen>
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	b29a      	uxth	r2, r3
 800f7ce:	f107 0114 	add.w	r1, r7, #20
 800f7d2:	2364      	movs	r3, #100	@ 0x64
 800f7d4:	4809      	ldr	r0, [pc, #36]	@ (800f7fc <AudioOut_DebugDump+0x104>)
 800f7d6:	f7fb f8d5 	bl	800a984 <HAL_UART_Transmit>
  for (int frame = 0; frame < 8; frame++)
 800f7da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f7de:	3301      	adds	r3, #1
 800f7e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f7e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800f7e8:	2b07      	cmp	r3, #7
 800f7ea:	dd9b      	ble.n	800f724 <AudioOut_DebugDump+0x2c>
  }
}
 800f7ec:	bf00      	nop
 800f7ee:	bf00      	nop
 800f7f0:	37c4      	adds	r7, #196	@ 0xc4
 800f7f2:	46bd      	mov	sp, r7
 800f7f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7f6:	bf00      	nop
 800f7f8:	08011b7c 	.word	0x08011b7c
 800f7fc:	240083e4 	.word	0x240083e4
 800f800:	240041bc 	.word	0x240041bc
 800f804:	08011b98 	.word	0x08011b98

0800f808 <AudioOut_Init>:

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b082      	sub	sp, #8
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 800f810:	4a0b      	ldr	r2, [pc, #44]	@ (800f840 <AudioOut_Init+0x38>)
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 800f816:	4b0b      	ldr	r3, [pc, #44]	@ (800f844 <AudioOut_Init+0x3c>)
 800f818:	2200      	movs	r2, #0
 800f81a:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 800f81c:	4b0a      	ldr	r3, [pc, #40]	@ (800f848 <AudioOut_Init+0x40>)
 800f81e:	4a0b      	ldr	r2, [pc, #44]	@ (800f84c <AudioOut_Init+0x44>)
 800f820:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 800f822:	4b0b      	ldr	r3, [pc, #44]	@ (800f850 <AudioOut_Init+0x48>)
 800f824:	2200      	movs	r2, #0
 800f826:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 800f828:	4b0a      	ldr	r3, [pc, #40]	@ (800f854 <AudioOut_Init+0x4c>)
 800f82a:	2200      	movs	r2, #0
 800f82c:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 800f82e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f832:	2000      	movs	r0, #0
 800f834:	f7ff fe62 	bl	800f4fc <audio_out_fill_samples>
}
 800f838:	bf00      	nop
 800f83a:	3708      	adds	r7, #8
 800f83c:	46bd      	mov	sp, r7
 800f83e:	bd80      	pop	{r7, pc}
 800f840:	240081cc 	.word	0x240081cc
 800f844:	240081c4 	.word	0x240081c4
 800f848:	240081c8 	.word	0x240081c8
 800f84c:	00013cc1 	.word	0x00013cc1
 800f850:	240081bc 	.word	0x240081bc
 800f854:	240081c0 	.word	0x240081c0

0800f858 <AudioOut_Start>:

void AudioOut_Start(void)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 800f85c:	4b07      	ldr	r3, [pc, #28]	@ (800f87c <AudioOut_Start+0x24>)
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d008      	beq.n	800f876 <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 800f864:	4b05      	ldr	r3, [pc, #20]	@ (800f87c <AudioOut_Start+0x24>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f86c:	4904      	ldr	r1, [pc, #16]	@ (800f880 <AudioOut_Start+0x28>)
 800f86e:	4618      	mov	r0, r3
 800f870:	f7fa fbcc 	bl	800a00c <HAL_SAI_Transmit_DMA>
 800f874:	e000      	b.n	800f878 <AudioOut_Start+0x20>
    return;
 800f876:	bf00      	nop
}
 800f878:	bd80      	pop	{r7, pc}
 800f87a:	bf00      	nop
 800f87c:	240081cc 	.word	0x240081cc
 800f880:	240041bc 	.word	0x240041bc

0800f884 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 800f888:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f88c:	2000      	movs	r0, #0
 800f88e:	f7ff fe35 	bl	800f4fc <audio_out_fill_samples>
  audio_out_half_events++;
 800f892:	4b03      	ldr	r3, [pc, #12]	@ (800f8a0 <AudioOut_ProcessHalf+0x1c>)
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	3301      	adds	r3, #1
 800f898:	4a01      	ldr	r2, [pc, #4]	@ (800f8a0 <AudioOut_ProcessHalf+0x1c>)
 800f89a:	6013      	str	r3, [r2, #0]
}
 800f89c:	bf00      	nop
 800f89e:	bd80      	pop	{r7, pc}
 800f8a0:	240081bc 	.word	0x240081bc

0800f8a4 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 800f8a4:	b580      	push	{r7, lr}
 800f8a6:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 800f8a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f8ac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f8b0:	f7ff fe24 	bl	800f4fc <audio_out_fill_samples>
  audio_out_full_events++;
 800f8b4:	4b03      	ldr	r3, [pc, #12]	@ (800f8c4 <AudioOut_ProcessFull+0x20>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	3301      	adds	r3, #1
 800f8ba:	4a02      	ldr	r2, [pc, #8]	@ (800f8c4 <AudioOut_ProcessFull+0x20>)
 800f8bc:	6013      	str	r3, [r2, #0]
}
 800f8be:	bf00      	nop
 800f8c0:	bd80      	pop	{r7, pc}
 800f8c2:	bf00      	nop
 800f8c4:	240081c0 	.word	0x240081c0

0800f8c8 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 800f8c8:	b480      	push	{r7}
 800f8ca:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 800f8cc:	4b03      	ldr	r3, [pc, #12]	@ (800f8dc <AudioOut_GetHalfEvents+0x14>)
 800f8ce:	681b      	ldr	r3, [r3, #0]
}
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d8:	4770      	bx	lr
 800f8da:	bf00      	nop
 800f8dc:	240081bc 	.word	0x240081bc

0800f8e0 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 800f8e0:	b480      	push	{r7}
 800f8e2:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 800f8e4:	4b03      	ldr	r3, [pc, #12]	@ (800f8f4 <AudioOut_GetFullEvents+0x14>)
 800f8e6:	681b      	ldr	r3, [r3, #0]
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8f0:	4770      	bx	lr
 800f8f2:	bf00      	nop
 800f8f4:	240081c0 	.word	0x240081c0

0800f8f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b082      	sub	sp, #8
 800f8fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800f8fe:	4b0d      	ldr	r3, [pc, #52]	@ (800f934 <MX_DMA_Init+0x3c>)
 800f900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f904:	4a0b      	ldr	r2, [pc, #44]	@ (800f934 <MX_DMA_Init+0x3c>)
 800f906:	f043 0301 	orr.w	r3, r3, #1
 800f90a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800f90e:	4b09      	ldr	r3, [pc, #36]	@ (800f934 <MX_DMA_Init+0x3c>)
 800f910:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800f914:	f003 0301 	and.w	r3, r3, #1
 800f918:	607b      	str	r3, [r7, #4]
 800f91a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800f91c:	2200      	movs	r2, #0
 800f91e:	2100      	movs	r1, #0
 800f920:	200b      	movs	r0, #11
 800f922:	f7f1 f868 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800f926:	200b      	movs	r0, #11
 800f928:	f7f1 f87f 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 800f92c:	bf00      	nop
 800f92e:	3708      	adds	r7, #8
 800f930:	46bd      	mov	sp, r7
 800f932:	bd80      	pop	{r7, pc}
 800f934:	58024400 	.word	0x58024400

0800f938 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b08a      	sub	sp, #40	@ 0x28
 800f93c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f93e:	f107 0314 	add.w	r3, r7, #20
 800f942:	2200      	movs	r2, #0
 800f944:	601a      	str	r2, [r3, #0]
 800f946:	605a      	str	r2, [r3, #4]
 800f948:	609a      	str	r2, [r3, #8]
 800f94a:	60da      	str	r2, [r3, #12]
 800f94c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800f94e:	4b29      	ldr	r3, [pc, #164]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f954:	4a27      	ldr	r2, [pc, #156]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f956:	f043 0310 	orr.w	r3, r3, #16
 800f95a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f95e:	4b25      	ldr	r3, [pc, #148]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f964:	f003 0310 	and.w	r3, r3, #16
 800f968:	613b      	str	r3, [r7, #16]
 800f96a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800f96c:	4b21      	ldr	r3, [pc, #132]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f96e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f972:	4a20      	ldr	r2, [pc, #128]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f97c:	4b1d      	ldr	r3, [pc, #116]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f97e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f986:	60fb      	str	r3, [r7, #12]
 800f988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f98a:	4b1a      	ldr	r3, [pc, #104]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f98c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f990:	4a18      	ldr	r2, [pc, #96]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f992:	f043 0301 	orr.w	r3, r3, #1
 800f996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f99a:	4b16      	ldr	r3, [pc, #88]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f99c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f9a0:	f003 0301 	and.w	r3, r3, #1
 800f9a4:	60bb      	str	r3, [r7, #8]
 800f9a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f9a8:	4b12      	ldr	r3, [pc, #72]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f9aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f9ae:	4a11      	ldr	r2, [pc, #68]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f9b0:	f043 0302 	orr.w	r3, r3, #2
 800f9b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f9b8:	4b0e      	ldr	r3, [pc, #56]	@ (800f9f4 <MX_GPIO_Init+0xbc>)
 800f9ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f9be:	f003 0302 	and.w	r3, r3, #2
 800f9c2:	607b      	str	r3, [r7, #4]
 800f9c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	2180      	movs	r1, #128	@ 0x80
 800f9ca:	480b      	ldr	r0, [pc, #44]	@ (800f9f8 <MX_GPIO_Init+0xc0>)
 800f9cc:	f7f4 f8b8 	bl	8003b40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 800f9d0:	2380      	movs	r3, #128	@ 0x80
 800f9d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f9d4:	2301      	movs	r3, #1
 800f9d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9d8:	2300      	movs	r3, #0
 800f9da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f9dc:	2300      	movs	r3, #0
 800f9de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 800f9e0:	f107 0314 	add.w	r3, r7, #20
 800f9e4:	4619      	mov	r1, r3
 800f9e6:	4804      	ldr	r0, [pc, #16]	@ (800f9f8 <MX_GPIO_Init+0xc0>)
 800f9e8:	f7f3 fefa 	bl	80037e0 <HAL_GPIO_Init>

}
 800f9ec:	bf00      	nop
 800f9ee:	3728      	adds	r7, #40	@ 0x28
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	bd80      	pop	{r7, pc}
 800f9f4:	58024400 	.word	0x58024400
 800f9f8:	58021c00 	.word	0x58021c00

0800f9fc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800fa00:	4b1b      	ldr	r3, [pc, #108]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa02:	4a1c      	ldr	r2, [pc, #112]	@ (800fa74 <MX_I2C1_Init+0x78>)
 800fa04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 800fa06:	4b1a      	ldr	r3, [pc, #104]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa08:	4a1b      	ldr	r2, [pc, #108]	@ (800fa78 <MX_I2C1_Init+0x7c>)
 800fa0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800fa0c:	4b18      	ldr	r3, [pc, #96]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa0e:	2200      	movs	r2, #0
 800fa10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800fa12:	4b17      	ldr	r3, [pc, #92]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa14:	2201      	movs	r2, #1
 800fa16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800fa18:	4b15      	ldr	r3, [pc, #84]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800fa1e:	4b14      	ldr	r3, [pc, #80]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa20:	2200      	movs	r2, #0
 800fa22:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800fa24:	4b12      	ldr	r3, [pc, #72]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa26:	2200      	movs	r2, #0
 800fa28:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800fa2a:	4b11      	ldr	r3, [pc, #68]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800fa30:	4b0f      	ldr	r3, [pc, #60]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa32:	2200      	movs	r2, #0
 800fa34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800fa36:	480e      	ldr	r0, [pc, #56]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa38:	f7f4 f8b6 	bl	8003ba8 <HAL_I2C_Init>
 800fa3c:	4603      	mov	r3, r0
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d001      	beq.n	800fa46 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800fa42:	f000 fa7d 	bl	800ff40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800fa46:	2100      	movs	r1, #0
 800fa48:	4809      	ldr	r0, [pc, #36]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa4a:	f7f4 ff3f 	bl	80048cc <HAL_I2CEx_ConfigAnalogFilter>
 800fa4e:	4603      	mov	r3, r0
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d001      	beq.n	800fa58 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800fa54:	f000 fa74 	bl	800ff40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800fa58:	2100      	movs	r1, #0
 800fa5a:	4805      	ldr	r0, [pc, #20]	@ (800fa70 <MX_I2C1_Init+0x74>)
 800fa5c:	f7f4 ff81 	bl	8004962 <HAL_I2CEx_ConfigDigitalFilter>
 800fa60:	4603      	mov	r3, r0
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d001      	beq.n	800fa6a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800fa66:	f000 fa6b 	bl	800ff40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800fa6a:	bf00      	nop
 800fa6c:	bd80      	pop	{r7, pc}
 800fa6e:	bf00      	nop
 800fa70:	240081d4 	.word	0x240081d4
 800fa74:	40005400 	.word	0x40005400
 800fa78:	10c0ecff 	.word	0x10c0ecff

0800fa7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b0ba      	sub	sp, #232	@ 0xe8
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fa84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800fa88:	2200      	movs	r2, #0
 800fa8a:	601a      	str	r2, [r3, #0]
 800fa8c:	605a      	str	r2, [r3, #4]
 800fa8e:	609a      	str	r2, [r3, #8]
 800fa90:	60da      	str	r2, [r3, #12]
 800fa92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800fa94:	f107 0310 	add.w	r3, r7, #16
 800fa98:	22c0      	movs	r2, #192	@ 0xc0
 800fa9a:	2100      	movs	r1, #0
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	f001 fba5 	bl	80111ec <memset>
  if(i2cHandle->Instance==I2C1)
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	4a26      	ldr	r2, [pc, #152]	@ (800fb40 <HAL_I2C_MspInit+0xc4>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d145      	bne.n	800fb38 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800faac:	f04f 0208 	mov.w	r2, #8
 800fab0:	f04f 0300 	mov.w	r3, #0
 800fab4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800fab8:	2300      	movs	r3, #0
 800faba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800fabe:	f107 0310 	add.w	r3, r7, #16
 800fac2:	4618      	mov	r0, r3
 800fac4:	f7f7 fa6a 	bl	8006f9c <HAL_RCCEx_PeriphCLKConfig>
 800fac8:	4603      	mov	r3, r0
 800faca:	2b00      	cmp	r3, #0
 800facc:	d001      	beq.n	800fad2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800face:	f000 fa37 	bl	800ff40 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fad2:	4b1c      	ldr	r3, [pc, #112]	@ (800fb44 <HAL_I2C_MspInit+0xc8>)
 800fad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fad8:	4a1a      	ldr	r2, [pc, #104]	@ (800fb44 <HAL_I2C_MspInit+0xc8>)
 800fada:	f043 0302 	orr.w	r3, r3, #2
 800fade:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800fae2:	4b18      	ldr	r3, [pc, #96]	@ (800fb44 <HAL_I2C_MspInit+0xc8>)
 800fae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800fae8:	f003 0302 	and.w	r3, r3, #2
 800faec:	60fb      	str	r3, [r7, #12]
 800faee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800faf0:	23c0      	movs	r3, #192	@ 0xc0
 800faf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800faf6:	2312      	movs	r3, #18
 800faf8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fafc:	2300      	movs	r3, #0
 800fafe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fb02:	2300      	movs	r3, #0
 800fb04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800fb08:	2304      	movs	r3, #4
 800fb0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fb0e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800fb12:	4619      	mov	r1, r3
 800fb14:	480c      	ldr	r0, [pc, #48]	@ (800fb48 <HAL_I2C_MspInit+0xcc>)
 800fb16:	f7f3 fe63 	bl	80037e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800fb1a:	4b0a      	ldr	r3, [pc, #40]	@ (800fb44 <HAL_I2C_MspInit+0xc8>)
 800fb1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800fb20:	4a08      	ldr	r2, [pc, #32]	@ (800fb44 <HAL_I2C_MspInit+0xc8>)
 800fb22:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fb26:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800fb2a:	4b06      	ldr	r3, [pc, #24]	@ (800fb44 <HAL_I2C_MspInit+0xc8>)
 800fb2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800fb30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800fb34:	60bb      	str	r3, [r7, #8]
 800fb36:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800fb38:	bf00      	nop
 800fb3a:	37e8      	adds	r7, #232	@ 0xe8
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	bd80      	pop	{r7, pc}
 800fb40:	40005400 	.word	0x40005400
 800fb44:	58024400 	.word	0x58024400
 800fb48:	58020400 	.word	0x58020400

0800fb4c <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 800fb4c:	b580      	push	{r7, lr}
 800fb4e:	b082      	sub	sp, #8
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 800fb54:	6878      	ldr	r0, [r7, #4]
 800fb56:	f7f0 fbc3 	bl	80002e0 <strlen>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	b29a      	uxth	r2, r3
 800fb5e:	230a      	movs	r3, #10
 800fb60:	6879      	ldr	r1, [r7, #4]
 800fb62:	4803      	ldr	r0, [pc, #12]	@ (800fb70 <uart_log+0x24>)
 800fb64:	f7fa ff0e 	bl	800a984 <HAL_UART_Transmit>
}
 800fb68:	bf00      	nop
 800fb6a:	3708      	adds	r7, #8
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}
 800fb70:	240083e4 	.word	0x240083e4

0800fb74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800fb74:	b590      	push	{r4, r7, lr}
 800fb76:	b0af      	sub	sp, #188	@ 0xbc
 800fb78:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800fb7a:	f000 f9b5 	bl	800fee8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800fb7e:	f7f0 fd9d 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800fb82:	f000 f8bf 	bl	800fd04 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800fb86:	f000 f937 	bl	800fdf8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800fb8a:	f7ff fed5 	bl	800f938 <MX_GPIO_Init>
  MX_DMA_Init();
 800fb8e:	f7ff feb3 	bl	800f8f8 <MX_DMA_Init>
  MX_SAI1_Init();
 800fb92:	f000 f9db 	bl	800ff4c <MX_SAI1_Init>
  MX_USART1_UART_Init();
 800fb96:	f000 fcbb 	bl	8010510 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800fb9a:	f7ff ff2f 	bl	800f9fc <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800fb9e:	f000 fddf 	bl	8010760 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  AudioOut_Init(&hsai_BlockA1);
 800fba2:	484e      	ldr	r0, [pc, #312]	@ (800fcdc <main+0x168>)
 800fba4:	f7ff fe30 	bl	800f808 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 800fba8:	484d      	ldr	r0, [pc, #308]	@ (800fce0 <main+0x16c>)
 800fbaa:	f7ff fb41 	bl	800f230 <AudioIn_Init>
  adau1979_init_all();
 800fbae:	f7ff fb33 	bl	800f218 <adau1979_init_all>

  uart_log("SAI1 PCM4104 audio start\r\n");
 800fbb2:	484c      	ldr	r0, [pc, #304]	@ (800fce4 <main+0x170>)
 800fbb4:	f7ff ffca 	bl	800fb4c <uart_log>
  AudioOut_Start();
 800fbb8:	f7ff fe4e 	bl	800f858 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 800fbbc:	f7ff fc50 	bl	800f460 <AudioIn_GetBuffer>
 800fbc0:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 800fbc2:	f7ff fc79 	bl	800f4b8 <AudioIn_GetBufferSamples>
 800fbc6:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 800fbc8:	b29b      	uxth	r3, r3
 800fbca:	461a      	mov	r2, r3
 800fbcc:	4621      	mov	r1, r4
 800fbce:	4844      	ldr	r0, [pc, #272]	@ (800fce0 <main+0x16c>)
 800fbd0:	f7fa fad2 	bl	800a178 <HAL_SAI_Receive_DMA>
  uart_log("SAI1 DMA started\r\n");
 800fbd4:	4844      	ldr	r0, [pc, #272]	@ (800fce8 <main+0x174>)
 800fbd6:	f7ff ffb9 	bl	800fb4c <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 800fbda:	20c8      	movs	r0, #200	@ 0xc8
 800fbdc:	f7f0 fe00 	bl	80007e0 <HAL_Delay>
  AudioOut_DebugDump();
 800fbe0:	f7ff fd8a 	bl	800f6f8 <AudioOut_DebugDump>
  AudioIn_DebugDump();
 800fbe4:	f7ff fb8e 	bl	800f304 <AudioIn_DebugDump>

    /* USER CODE BEGIN 3 */
    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    uint32_t now = HAL_GetTick();
 800fbe8:	f7f0 fdee 	bl	80007c8 <HAL_GetTick>
 800fbec:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    if ((now - last_led_tick) >= 500U)
 800fbf0:	4b3e      	ldr	r3, [pc, #248]	@ (800fcec <main+0x178>)
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800fbf8:	1ad3      	subs	r3, r2, r3
 800fbfa:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800fbfe:	d307      	bcc.n	800fc10 <main+0x9c>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800fc00:	2180      	movs	r1, #128	@ 0x80
 800fc02:	483b      	ldr	r0, [pc, #236]	@ (800fcf0 <main+0x17c>)
 800fc04:	f7f3 ffb5 	bl	8003b72 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 800fc08:	4a38      	ldr	r2, [pc, #224]	@ (800fcec <main+0x178>)
 800fc0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fc0e:	6013      	str	r3, [r2, #0]
    }

    if ((now - last_log_tick) >= 1000U)
 800fc10:	4b38      	ldr	r3, [pc, #224]	@ (800fcf4 <main+0x180>)
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800fc18:	1ad3      	subs	r3, r2, r3
 800fc1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800fc1e:	d3e3      	bcc.n	800fbe8 <main+0x74>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 800fc20:	482e      	ldr	r0, [pc, #184]	@ (800fcdc <main+0x168>)
 800fc22:	f7fa fcff 	bl	800a624 <HAL_SAI_GetError>
 800fc26:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
      uint32_t half = AudioOut_GetHalfEvents();
 800fc2a:	f7ff fe4d 	bl	800f8c8 <AudioOut_GetHalfEvents>
 800fc2e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t full = AudioOut_GetFullEvents();
 800fc32:	f7ff fe55 	bl	800f8e0 <AudioOut_GetFullEvents>
 800fc36:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t rx_half = AudioIn_GetHalfEvents();
 800fc3a:	f7ff fc47 	bl	800f4cc <AudioIn_GetHalfEvents>
 800fc3e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_full = AudioIn_GetFullEvents();
 800fc42:	f7ff fc4f 	bl	800f4e4 <AudioIn_GetFullEvents>
 800fc46:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 800fc4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fc4e:	025b      	lsls	r3, r3, #9
 800fc50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 800fc54:	4b21      	ldr	r3, [pc, #132]	@ (800fcdc <main+0x168>)
 800fc56:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fc5a:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 800fc5c:	461a      	mov	r2, r3
 800fc5e:	1d38      	adds	r0, r7, #4
 800fc60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fc64:	9305      	str	r3, [sp, #20]
 800fc66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fc6a:	9304      	str	r3, [sp, #16]
 800fc6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fc70:	9303      	str	r3, [sp, #12]
 800fc72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800fc76:	9302      	str	r3, [sp, #8]
 800fc78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fc7c:	9301      	str	r3, [sp, #4]
 800fc7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fc82:	9300      	str	r3, [sp, #0]
 800fc84:	4613      	mov	r3, r2
 800fc86:	4a1c      	ldr	r2, [pc, #112]	@ (800fcf8 <main+0x184>)
 800fc88:	2180      	movs	r1, #128	@ 0x80
 800fc8a:	f001 fa79 	bl	8011180 <sniprintf>
               (unsigned long)full,
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);

      uart_log(log_buffer);
 800fc8e:	1d3b      	adds	r3, r7, #4
 800fc90:	4618      	mov	r0, r3
 800fc92:	f7ff ff5b 	bl	800fb4c <uart_log>

      uart_log(log_buffer);
 800fc96:	1d3b      	adds	r3, r7, #4
 800fc98:	4618      	mov	r0, r3
 800fc9a:	f7ff ff57 	bl	800fb4c <uart_log>

      if (error != 0U && error != last_error)
 800fc9e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d014      	beq.n	800fcd0 <main+0x15c>
 800fca6:	4b15      	ldr	r3, [pc, #84]	@ (800fcfc <main+0x188>)
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d00e      	beq.n	800fcd0 <main+0x15c>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 800fcb2:	1d38      	adds	r0, r7, #4
 800fcb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fcb8:	4a11      	ldr	r2, [pc, #68]	@ (800fd00 <main+0x18c>)
 800fcba:	2180      	movs	r1, #128	@ 0x80
 800fcbc:	f001 fa60 	bl	8011180 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 800fcc0:	1d3b      	adds	r3, r7, #4
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f7ff ff42 	bl	800fb4c <uart_log>
        last_error = error;
 800fcc8:	4a0c      	ldr	r2, [pc, #48]	@ (800fcfc <main+0x188>)
 800fcca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fcce:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 800fcd0:	4a08      	ldr	r2, [pc, #32]	@ (800fcf4 <main+0x180>)
 800fcd2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fcd6:	6013      	str	r3, [r2, #0]
  {
 800fcd8:	e786      	b.n	800fbe8 <main+0x74>
 800fcda:	bf00      	nop
 800fcdc:	24008234 	.word	0x24008234
 800fce0:	240082cc 	.word	0x240082cc
 800fce4:	08011bd4 	.word	0x08011bd4
 800fce8:	08011bf0 	.word	0x08011bf0
 800fcec:	24008228 	.word	0x24008228
 800fcf0:	58021c00 	.word	0x58021c00
 800fcf4:	2400822c 	.word	0x2400822c
 800fcf8:	08011c04 	.word	0x08011c04
 800fcfc:	24008230 	.word	0x24008230
 800fd00:	08011c60 	.word	0x08011c60

0800fd04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b09c      	sub	sp, #112	@ 0x70
 800fd08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800fd0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fd0e:	224c      	movs	r2, #76	@ 0x4c
 800fd10:	2100      	movs	r1, #0
 800fd12:	4618      	mov	r0, r3
 800fd14:	f001 fa6a 	bl	80111ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800fd18:	1d3b      	adds	r3, r7, #4
 800fd1a:	2220      	movs	r2, #32
 800fd1c:	2100      	movs	r1, #0
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f001 fa64 	bl	80111ec <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800fd24:	2002      	movs	r0, #2
 800fd26:	f7f6 f909 	bl	8005f3c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	603b      	str	r3, [r7, #0]
 800fd2e:	4b30      	ldr	r3, [pc, #192]	@ (800fdf0 <SystemClock_Config+0xec>)
 800fd30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd32:	4a2f      	ldr	r2, [pc, #188]	@ (800fdf0 <SystemClock_Config+0xec>)
 800fd34:	f023 0301 	bic.w	r3, r3, #1
 800fd38:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fd3a:	4b2d      	ldr	r3, [pc, #180]	@ (800fdf0 <SystemClock_Config+0xec>)
 800fd3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd3e:	f003 0301 	and.w	r3, r3, #1
 800fd42:	603b      	str	r3, [r7, #0]
 800fd44:	4b2b      	ldr	r3, [pc, #172]	@ (800fdf4 <SystemClock_Config+0xf0>)
 800fd46:	699b      	ldr	r3, [r3, #24]
 800fd48:	4a2a      	ldr	r2, [pc, #168]	@ (800fdf4 <SystemClock_Config+0xf0>)
 800fd4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800fd4e:	6193      	str	r3, [r2, #24]
 800fd50:	4b28      	ldr	r3, [pc, #160]	@ (800fdf4 <SystemClock_Config+0xf0>)
 800fd52:	699b      	ldr	r3, [r3, #24]
 800fd54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800fd58:	603b      	str	r3, [r7, #0]
 800fd5a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800fd5c:	bf00      	nop
 800fd5e:	4b25      	ldr	r3, [pc, #148]	@ (800fdf4 <SystemClock_Config+0xf0>)
 800fd60:	699b      	ldr	r3, [r3, #24]
 800fd62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800fd66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fd6a:	d1f8      	bne.n	800fd5e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800fd6c:	2301      	movs	r3, #1
 800fd6e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800fd70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800fd74:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800fd76:	2302      	movs	r3, #2
 800fd78:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800fd7a:	2302      	movs	r3, #2
 800fd7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800fd7e:	2305      	movs	r3, #5
 800fd80:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800fd82:	23a0      	movs	r3, #160	@ 0xa0
 800fd84:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800fd86:	2302      	movs	r3, #2
 800fd88:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800fd8a:	2304      	movs	r3, #4
 800fd8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800fd8e:	2302      	movs	r3, #2
 800fd90:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800fd92:	2308      	movs	r3, #8
 800fd94:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800fd96:	2300      	movs	r3, #0
 800fd98:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800fd9a:	2300      	movs	r3, #0
 800fd9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800fd9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fda2:	4618      	mov	r0, r3
 800fda4:	f7f6 f914 	bl	8005fd0 <HAL_RCC_OscConfig>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d001      	beq.n	800fdb2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800fdae:	f000 f8c7 	bl	800ff40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800fdb2:	233f      	movs	r3, #63	@ 0x3f
 800fdb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800fdb6:	2303      	movs	r3, #3
 800fdb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800fdba:	2300      	movs	r3, #0
 800fdbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800fdbe:	2308      	movs	r3, #8
 800fdc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800fdc2:	2340      	movs	r3, #64	@ 0x40
 800fdc4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800fdc6:	2340      	movs	r3, #64	@ 0x40
 800fdc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800fdca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fdce:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800fdd0:	2340      	movs	r3, #64	@ 0x40
 800fdd2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800fdd4:	1d3b      	adds	r3, r7, #4
 800fdd6:	2102      	movs	r1, #2
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f7f6 fd53 	bl	8006884 <HAL_RCC_ClockConfig>
 800fdde:	4603      	mov	r3, r0
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d001      	beq.n	800fde8 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800fde4:	f000 f8ac 	bl	800ff40 <Error_Handler>
  }
}
 800fde8:	bf00      	nop
 800fdea:	3770      	adds	r7, #112	@ 0x70
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	58000400 	.word	0x58000400
 800fdf4:	58024800 	.word	0x58024800

0800fdf8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b0b0      	sub	sp, #192	@ 0xc0
 800fdfc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800fdfe:	463b      	mov	r3, r7
 800fe00:	22c0      	movs	r2, #192	@ 0xc0
 800fe02:	2100      	movs	r1, #0
 800fe04:	4618      	mov	r0, r3
 800fe06:	f001 f9f1 	bl	80111ec <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800fe0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fe0e:	f04f 0300 	mov.w	r3, #0
 800fe12:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 800fe16:	2319      	movs	r3, #25
 800fe18:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 491;
 800fe1a:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800fe1e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 40;
 800fe20:	2328      	movs	r3, #40	@ 0x28
 800fe22:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800fe24:	2302      	movs	r3, #2
 800fe26:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800fe28:	2302      	movs	r3, #2
 800fe2a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800fe30:	2300      	movs	r3, #0
 800fe32:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 4260;
 800fe34:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 800fe38:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 800fe3a:	2301      	movs	r3, #1
 800fe3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800fe3e:	463b      	mov	r3, r7
 800fe40:	4618      	mov	r0, r3
 800fe42:	f7f7 f8ab 	bl	8006f9c <HAL_RCCEx_PeriphCLKConfig>
 800fe46:	4603      	mov	r3, r0
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d001      	beq.n	800fe50 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 800fe4c:	f000 f878 	bl	800ff40 <Error_Handler>
  }
}
 800fe50:	bf00      	nop
 800fe52:	37c0      	adds	r7, #192	@ 0xc0
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}

0800fe58 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b082      	sub	sp, #8
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	4a04      	ldr	r2, [pc, #16]	@ (800fe78 <HAL_SAI_TxHalfCpltCallback+0x20>)
 800fe66:	4293      	cmp	r3, r2
 800fe68:	d101      	bne.n	800fe6e <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 800fe6a:	f7ff fd0b 	bl	800f884 <AudioOut_ProcessHalf>
  }
}
 800fe6e:	bf00      	nop
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	40015804 	.word	0x40015804

0800fe7c <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b082      	sub	sp, #8
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	4a04      	ldr	r2, [pc, #16]	@ (800fe9c <HAL_SAI_TxCpltCallback+0x20>)
 800fe8a:	4293      	cmp	r3, r2
 800fe8c:	d101      	bne.n	800fe92 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 800fe8e:	f7ff fd09 	bl	800f8a4 <AudioOut_ProcessFull>
  }
}
 800fe92:	bf00      	nop
 800fe94:	3708      	adds	r7, #8
 800fe96:	46bd      	mov	sp, r7
 800fe98:	bd80      	pop	{r7, pc}
 800fe9a:	bf00      	nop
 800fe9c:	40015804 	.word	0x40015804

0800fea0 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800fea0:	b580      	push	{r7, lr}
 800fea2:	b082      	sub	sp, #8
 800fea4:	af00      	add	r7, sp, #0
 800fea6:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	4a04      	ldr	r2, [pc, #16]	@ (800fec0 <HAL_SAI_RxHalfCpltCallback+0x20>)
 800feae:	4293      	cmp	r3, r2
 800feb0:	d101      	bne.n	800feb6 <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 800feb2:	f7ff f9e7 	bl	800f284 <AudioIn_ProcessHalf>
  }
}
 800feb6:	bf00      	nop
 800feb8:	3708      	adds	r7, #8
 800feba:	46bd      	mov	sp, r7
 800febc:	bd80      	pop	{r7, pc}
 800febe:	bf00      	nop
 800fec0:	40015824 	.word	0x40015824

0800fec4 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800fec4:	b580      	push	{r7, lr}
 800fec6:	b082      	sub	sp, #8
 800fec8:	af00      	add	r7, sp, #0
 800feca:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	4a04      	ldr	r2, [pc, #16]	@ (800fee4 <HAL_SAI_RxCpltCallback+0x20>)
 800fed2:	4293      	cmp	r3, r2
 800fed4:	d101      	bne.n	800feda <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 800fed6:	f7ff f9f5 	bl	800f2c4 <AudioIn_ProcessFull>
  }
}
 800feda:	bf00      	nop
 800fedc:	3708      	adds	r7, #8
 800fede:	46bd      	mov	sp, r7
 800fee0:	bd80      	pop	{r7, pc}
 800fee2:	bf00      	nop
 800fee4:	40015824 	.word	0x40015824

0800fee8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800fee8:	b580      	push	{r7, lr}
 800feea:	b084      	sub	sp, #16
 800feec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800feee:	463b      	mov	r3, r7
 800fef0:	2200      	movs	r2, #0
 800fef2:	601a      	str	r2, [r3, #0]
 800fef4:	605a      	str	r2, [r3, #4]
 800fef6:	609a      	str	r2, [r3, #8]
 800fef8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800fefa:	f7f0 fdb1 	bl	8000a60 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800fefe:	2301      	movs	r3, #1
 800ff00:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800ff02:	2300      	movs	r3, #0
 800ff04:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800ff06:	2300      	movs	r3, #0
 800ff08:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800ff0a:	231f      	movs	r3, #31
 800ff0c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800ff0e:	2387      	movs	r3, #135	@ 0x87
 800ff10:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800ff12:	2300      	movs	r3, #0
 800ff14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800ff16:	2300      	movs	r3, #0
 800ff18:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800ff1a:	2301      	movs	r3, #1
 800ff1c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800ff1e:	2301      	movs	r3, #1
 800ff20:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800ff22:	2300      	movs	r3, #0
 800ff24:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800ff26:	2300      	movs	r3, #0
 800ff28:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800ff2a:	463b      	mov	r3, r7
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	f7f0 fdcf 	bl	8000ad0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800ff32:	2004      	movs	r0, #4
 800ff34:	f7f0 fdac 	bl	8000a90 <HAL_MPU_Enable>

}
 800ff38:	bf00      	nop
 800ff3a:	3710      	adds	r7, #16
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	bd80      	pop	{r7, pc}

0800ff40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ff40:	b480      	push	{r7}
 800ff42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ff44:	b672      	cpsid	i
}
 800ff46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ff48:	bf00      	nop
 800ff4a:	e7fd      	b.n	800ff48 <Error_Handler+0x8>

0800ff4c <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockB1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 800ff50:	4b5d      	ldr	r3, [pc, #372]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff52:	4a5e      	ldr	r2, [pc, #376]	@ (80100cc <MX_SAI1_Init+0x180>)
 800ff54:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800ff56:	4b5c      	ldr	r3, [pc, #368]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff58:	2200      	movs	r2, #0
 800ff5a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 800ff5c:	4b5a      	ldr	r3, [pc, #360]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff5e:	2200      	movs	r2, #0
 800ff60:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 800ff62:	4b59      	ldr	r3, [pc, #356]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff64:	22c0      	movs	r2, #192	@ 0xc0
 800ff66:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800ff68:	4b57      	ldr	r3, [pc, #348]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800ff6e:	4b56      	ldr	r3, [pc, #344]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff70:	2200      	movs	r2, #0
 800ff72:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800ff74:	4b54      	ldr	r3, [pc, #336]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff76:	2200      	movs	r2, #0
 800ff78:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800ff7a:	4b53      	ldr	r3, [pc, #332]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 800ff80:	4b51      	ldr	r3, [pc, #324]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff82:	2200      	movs	r2, #0
 800ff84:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800ff86:	4b50      	ldr	r3, [pc, #320]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff88:	2200      	movs	r2, #0
 800ff8a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800ff8c:	4b4e      	ldr	r3, [pc, #312]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff8e:	2201      	movs	r2, #1
 800ff90:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 800ff92:	4b4d      	ldr	r3, [pc, #308]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff94:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800ff98:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 800ff9a:	4b4b      	ldr	r3, [pc, #300]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ff9c:	2201      	movs	r2, #1
 800ff9e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800ffa0:	4b49      	ldr	r3, [pc, #292]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800ffa6:	4b48      	ldr	r3, [pc, #288]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800ffac:	4b46      	ldr	r3, [pc, #280]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffae:	2200      	movs	r2, #0
 800ffb0:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 800ffb2:	4b45      	ldr	r3, [pc, #276]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 800ffba:	4b43      	ldr	r3, [pc, #268]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffbc:	2201      	movs	r2, #1
 800ffbe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800ffc0:	4b41      	ldr	r3, [pc, #260]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ffc6:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 800ffc8:	4b3f      	ldr	r3, [pc, #252]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ffce:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800ffd0:	4b3d      	ldr	r3, [pc, #244]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffd2:	2201      	movs	r2, #1
 800ffd4:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800ffd6:	4b3c      	ldr	r3, [pc, #240]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffd8:	2200      	movs	r2, #0
 800ffda:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800ffdc:	4b3a      	ldr	r3, [pc, #232]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffde:	2200      	movs	r2, #0
 800ffe0:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800ffe2:	4b39      	ldr	r3, [pc, #228]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800ffe8:	4b37      	ldr	r3, [pc, #220]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800ffea:	2200      	movs	r2, #0
 800ffec:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800ffee:	4b36      	ldr	r3, [pc, #216]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800fff0:	2280      	movs	r2, #128	@ 0x80
 800fff2:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 800fff4:	4b34      	ldr	r3, [pc, #208]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800fff6:	2208      	movs	r2, #8
 800fff8:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x0000000F;
 800fffa:	4b33      	ldr	r3, [pc, #204]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 800fffc:	220f      	movs	r2, #15
 800fffe:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8010000:	4831      	ldr	r0, [pc, #196]	@ (80100c8 <MX_SAI1_Init+0x17c>)
 8010002:	f7f9 fcc9 	bl	8009998 <HAL_SAI_Init>
 8010006:	4603      	mov	r3, r0
 8010008:	2b00      	cmp	r3, #0
 801000a:	d001      	beq.n	8010010 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 801000c:	f7ff ff98 	bl	800ff40 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8010010:	4b2f      	ldr	r3, [pc, #188]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010012:	4a30      	ldr	r2, [pc, #192]	@ (80100d4 <MX_SAI1_Init+0x188>)
 8010014:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8010016:	4b2e      	ldr	r3, [pc, #184]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010018:	2200      	movs	r2, #0
 801001a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 801001c:	4b2c      	ldr	r3, [pc, #176]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801001e:	2203      	movs	r2, #3
 8010020:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 8010022:	4b2b      	ldr	r3, [pc, #172]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010024:	22c0      	movs	r2, #192	@ 0xc0
 8010026:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8010028:	4b29      	ldr	r3, [pc, #164]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801002a:	2200      	movs	r2, #0
 801002c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 801002e:	4b28      	ldr	r3, [pc, #160]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010030:	2200      	movs	r2, #0
 8010032:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8010034:	4b26      	ldr	r3, [pc, #152]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010036:	2201      	movs	r2, #1
 8010038:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 801003a:	4b25      	ldr	r3, [pc, #148]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801003c:	2200      	movs	r2, #0
 801003e:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8010040:	4b23      	ldr	r3, [pc, #140]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010042:	2200      	movs	r2, #0
 8010044:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8010046:	4b22      	ldr	r3, [pc, #136]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010048:	2200      	movs	r2, #0
 801004a:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 801004c:	4b20      	ldr	r3, [pc, #128]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801004e:	2201      	movs	r2, #1
 8010050:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8010052:	4b1f      	ldr	r3, [pc, #124]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010054:	2200      	movs	r2, #0
 8010056:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8010058:	4b1d      	ldr	r3, [pc, #116]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801005a:	2200      	movs	r2, #0
 801005c:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 801005e:	4b1c      	ldr	r3, [pc, #112]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010060:	2200      	movs	r2, #0
 8010062:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8010064:	4b1a      	ldr	r3, [pc, #104]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010066:	2200      	movs	r2, #0
 8010068:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 801006c:	4b18      	ldr	r3, [pc, #96]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801006e:	2201      	movs	r2, #1
 8010070:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8010072:	4b17      	ldr	r3, [pc, #92]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010074:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010078:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 801007a:	4b15      	ldr	r3, [pc, #84]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801007c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010080:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8010082:	4b13      	ldr	r3, [pc, #76]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010084:	2201      	movs	r2, #1
 8010086:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8010088:	4b11      	ldr	r3, [pc, #68]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801008a:	2200      	movs	r2, #0
 801008c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 801008e:	4b10      	ldr	r3, [pc, #64]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010090:	2200      	movs	r2, #0
 8010092:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8010094:	4b0e      	ldr	r3, [pc, #56]	@ (80100d0 <MX_SAI1_Init+0x184>)
 8010096:	2200      	movs	r2, #0
 8010098:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 801009a:	4b0d      	ldr	r3, [pc, #52]	@ (80100d0 <MX_SAI1_Init+0x184>)
 801009c:	2200      	movs	r2, #0
 801009e:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80100a0:	4b0b      	ldr	r3, [pc, #44]	@ (80100d0 <MX_SAI1_Init+0x184>)
 80100a2:	2280      	movs	r2, #128	@ 0x80
 80100a4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 80100a6:	4b0a      	ldr	r3, [pc, #40]	@ (80100d0 <MX_SAI1_Init+0x184>)
 80100a8:	2208      	movs	r2, #8
 80100aa:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000FFFF;
 80100ac:	4b08      	ldr	r3, [pc, #32]	@ (80100d0 <MX_SAI1_Init+0x184>)
 80100ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80100b2:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80100b4:	4806      	ldr	r0, [pc, #24]	@ (80100d0 <MX_SAI1_Init+0x184>)
 80100b6:	f7f9 fc6f 	bl	8009998 <HAL_SAI_Init>
 80100ba:	4603      	mov	r3, r0
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d001      	beq.n	80100c4 <MX_SAI1_Init+0x178>
  {
    Error_Handler();
 80100c0:	f7ff ff3e 	bl	800ff40 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80100c4:	bf00      	nop
 80100c6:	bd80      	pop	{r7, pc}
 80100c8:	24008234 	.word	0x24008234
 80100cc:	40015804 	.word	0x40015804
 80100d0:	240082cc 	.word	0x240082cc
 80100d4:	40015824 	.word	0x40015824

080100d8 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	b08a      	sub	sp, #40	@ 0x28
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	4a56      	ldr	r2, [pc, #344]	@ (8010240 <HAL_SAI_MspInit+0x168>)
 80100e6:	4293      	cmp	r3, r2
 80100e8:	d171      	bne.n	80101ce <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80100ea:	4b56      	ldr	r3, [pc, #344]	@ (8010244 <HAL_SAI_MspInit+0x16c>)
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d116      	bne.n	8010120 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80100f2:	4b55      	ldr	r3, [pc, #340]	@ (8010248 <HAL_SAI_MspInit+0x170>)
 80100f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80100f8:	4a53      	ldr	r2, [pc, #332]	@ (8010248 <HAL_SAI_MspInit+0x170>)
 80100fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80100fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8010102:	4b51      	ldr	r3, [pc, #324]	@ (8010248 <HAL_SAI_MspInit+0x170>)
 8010104:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010108:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801010c:	613b      	str	r3, [r7, #16]
 801010e:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8010110:	2200      	movs	r2, #0
 8010112:	2105      	movs	r1, #5
 8010114:	2057      	movs	r0, #87	@ 0x57
 8010116:	f7f0 fc6e 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 801011a:	2057      	movs	r0, #87	@ 0x57
 801011c:	f7f0 fc85 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8010120:	4b48      	ldr	r3, [pc, #288]	@ (8010244 <HAL_SAI_MspInit+0x16c>)
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	3301      	adds	r3, #1
 8010126:	4a47      	ldr	r2, [pc, #284]	@ (8010244 <HAL_SAI_MspInit+0x16c>)
 8010128:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 801012a:	2374      	movs	r3, #116	@ 0x74
 801012c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801012e:	2302      	movs	r3, #2
 8010130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010132:	2300      	movs	r3, #0
 8010134:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010136:	2300      	movs	r3, #0
 8010138:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 801013a:	2306      	movs	r3, #6
 801013c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801013e:	f107 0314 	add.w	r3, r7, #20
 8010142:	4619      	mov	r1, r3
 8010144:	4841      	ldr	r0, [pc, #260]	@ (801024c <HAL_SAI_MspInit+0x174>)
 8010146:	f7f3 fb4b 	bl	80037e0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 801014a:	4b41      	ldr	r3, [pc, #260]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 801014c:	4a41      	ldr	r2, [pc, #260]	@ (8010254 <HAL_SAI_MspInit+0x17c>)
 801014e:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8010150:	4b3f      	ldr	r3, [pc, #252]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010152:	2257      	movs	r2, #87	@ 0x57
 8010154:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8010156:	4b3e      	ldr	r3, [pc, #248]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010158:	2240      	movs	r2, #64	@ 0x40
 801015a:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 801015c:	4b3c      	ldr	r3, [pc, #240]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 801015e:	2200      	movs	r2, #0
 8010160:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8010162:	4b3b      	ldr	r3, [pc, #236]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010164:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010168:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 801016a:	4b39      	ldr	r3, [pc, #228]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 801016c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010170:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8010172:	4b37      	ldr	r3, [pc, #220]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010174:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8010178:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 801017a:	4b35      	ldr	r3, [pc, #212]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 801017c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010180:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8010182:	4b33      	ldr	r3, [pc, #204]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010184:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8010188:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801018a:	4b31      	ldr	r3, [pc, #196]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 801018c:	2204      	movs	r2, #4
 801018e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8010190:	4b2f      	ldr	r3, [pc, #188]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010192:	2200      	movs	r2, #0
 8010194:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8010196:	4b2e      	ldr	r3, [pc, #184]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 8010198:	2200      	movs	r2, #0
 801019a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801019c:	4b2c      	ldr	r3, [pc, #176]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 801019e:	2200      	movs	r2, #0
 80101a0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 80101a2:	482b      	ldr	r0, [pc, #172]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 80101a4:	f7f0 fcd4 	bl	8000b50 <HAL_DMA_Init>
 80101a8:	4603      	mov	r3, r0
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d001      	beq.n	80101b2 <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 80101ae:	f7ff fec7 	bl	800ff40 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	4a26      	ldr	r2, [pc, #152]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 80101b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80101ba:	4a25      	ldr	r2, [pc, #148]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	4a23      	ldr	r2, [pc, #140]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 80101c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80101c8:	4a21      	ldr	r2, [pc, #132]	@ (8010250 <HAL_SAI_MspInit+0x178>)
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	4a21      	ldr	r2, [pc, #132]	@ (8010258 <HAL_SAI_MspInit+0x180>)
 80101d4:	4293      	cmp	r3, r2
 80101d6:	d12f      	bne.n	8010238 <HAL_SAI_MspInit+0x160>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 80101d8:	4b1a      	ldr	r3, [pc, #104]	@ (8010244 <HAL_SAI_MspInit+0x16c>)
 80101da:	681b      	ldr	r3, [r3, #0]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d116      	bne.n	801020e <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80101e0:	4b19      	ldr	r3, [pc, #100]	@ (8010248 <HAL_SAI_MspInit+0x170>)
 80101e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80101e6:	4a18      	ldr	r2, [pc, #96]	@ (8010248 <HAL_SAI_MspInit+0x170>)
 80101e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80101ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80101f0:	4b15      	ldr	r3, [pc, #84]	@ (8010248 <HAL_SAI_MspInit+0x170>)
 80101f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80101f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80101fa:	60fb      	str	r3, [r7, #12]
 80101fc:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80101fe:	2200      	movs	r2, #0
 8010200:	2105      	movs	r1, #5
 8010202:	2057      	movs	r0, #87	@ 0x57
 8010204:	f7f0 fbf7 	bl	80009f6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8010208:	2057      	movs	r0, #87	@ 0x57
 801020a:	f7f0 fc0e 	bl	8000a2a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 801020e:	4b0d      	ldr	r3, [pc, #52]	@ (8010244 <HAL_SAI_MspInit+0x16c>)
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	3301      	adds	r3, #1
 8010214:	4a0b      	ldr	r2, [pc, #44]	@ (8010244 <HAL_SAI_MspInit+0x16c>)
 8010216:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8010218:	2308      	movs	r3, #8
 801021a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801021c:	2302      	movs	r3, #2
 801021e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010220:	2300      	movs	r3, #0
 8010222:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010224:	2300      	movs	r3, #0
 8010226:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8010228:	2306      	movs	r3, #6
 801022a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801022c:	f107 0314 	add.w	r3, r7, #20
 8010230:	4619      	mov	r1, r3
 8010232:	4806      	ldr	r0, [pc, #24]	@ (801024c <HAL_SAI_MspInit+0x174>)
 8010234:	f7f3 fad4 	bl	80037e0 <HAL_GPIO_Init>

    }
}
 8010238:	bf00      	nop
 801023a:	3728      	adds	r7, #40	@ 0x28
 801023c:	46bd      	mov	sp, r7
 801023e:	bd80      	pop	{r7, pc}
 8010240:	40015804 	.word	0x40015804
 8010244:	240083dc 	.word	0x240083dc
 8010248:	58024400 	.word	0x58024400
 801024c:	58021000 	.word	0x58021000
 8010250:	24008364 	.word	0x24008364
 8010254:	40020010 	.word	0x40020010
 8010258:	40015824 	.word	0x40015824

0801025c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801025c:	b480      	push	{r7}
 801025e:	b083      	sub	sp, #12
 8010260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010262:	4b0a      	ldr	r3, [pc, #40]	@ (801028c <HAL_MspInit+0x30>)
 8010264:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010268:	4a08      	ldr	r2, [pc, #32]	@ (801028c <HAL_MspInit+0x30>)
 801026a:	f043 0302 	orr.w	r3, r3, #2
 801026e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8010272:	4b06      	ldr	r3, [pc, #24]	@ (801028c <HAL_MspInit+0x30>)
 8010274:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8010278:	f003 0302 	and.w	r3, r3, #2
 801027c:	607b      	str	r3, [r7, #4]
 801027e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010280:	bf00      	nop
 8010282:	370c      	adds	r7, #12
 8010284:	46bd      	mov	sp, r7
 8010286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028a:	4770      	bx	lr
 801028c:	58024400 	.word	0x58024400

08010290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010290:	b480      	push	{r7}
 8010292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8010294:	bf00      	nop
 8010296:	e7fd      	b.n	8010294 <NMI_Handler+0x4>

08010298 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8010298:	b480      	push	{r7}
 801029a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 801029c:	bf00      	nop
 801029e:	e7fd      	b.n	801029c <HardFault_Handler+0x4>

080102a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80102a0:	b480      	push	{r7}
 80102a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80102a4:	bf00      	nop
 80102a6:	e7fd      	b.n	80102a4 <MemManage_Handler+0x4>

080102a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80102a8:	b480      	push	{r7}
 80102aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80102ac:	bf00      	nop
 80102ae:	e7fd      	b.n	80102ac <BusFault_Handler+0x4>

080102b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80102b0:	b480      	push	{r7}
 80102b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80102b4:	bf00      	nop
 80102b6:	e7fd      	b.n	80102b4 <UsageFault_Handler+0x4>

080102b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80102b8:	b480      	push	{r7}
 80102ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80102bc:	bf00      	nop
 80102be:	46bd      	mov	sp, r7
 80102c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c4:	4770      	bx	lr

080102c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80102c6:	b480      	push	{r7}
 80102c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80102ca:	bf00      	nop
 80102cc:	46bd      	mov	sp, r7
 80102ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d2:	4770      	bx	lr

080102d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80102d4:	b480      	push	{r7}
 80102d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80102d8:	bf00      	nop
 80102da:	46bd      	mov	sp, r7
 80102dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e0:	4770      	bx	lr

080102e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80102e2:	b580      	push	{r7, lr}
 80102e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80102e6:	f7f0 fa5b 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80102ea:	bf00      	nop
 80102ec:	bd80      	pop	{r7, pc}
	...

080102f0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 80102f4:	4802      	ldr	r0, [pc, #8]	@ (8010300 <DMA1_Stream0_IRQHandler+0x10>)
 80102f6:	f7f1 ff55 	bl	80021a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80102fa:	bf00      	nop
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	24008364 	.word	0x24008364

08010304 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8010308:	4803      	ldr	r0, [pc, #12]	@ (8010318 <SAI1_IRQHandler+0x14>)
 801030a:	f7f9 ffc9 	bl	800a2a0 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 801030e:	4803      	ldr	r0, [pc, #12]	@ (801031c <SAI1_IRQHandler+0x18>)
 8010310:	f7f9 ffc6 	bl	800a2a0 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8010314:	bf00      	nop
 8010316:	bd80      	pop	{r7, pc}
 8010318:	24008234 	.word	0x24008234
 801031c:	240082cc 	.word	0x240082cc

08010320 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8010324:	4802      	ldr	r0, [pc, #8]	@ (8010330 <OTG_FS_IRQHandler+0x10>)
 8010326:	f7f4 fca9 	bl	8004c7c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 801032a:	bf00      	nop
 801032c:	bd80      	pop	{r7, pc}
 801032e:	bf00      	nop
 8010330:	2400a75c 	.word	0x2400a75c

08010334 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b086      	sub	sp, #24
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 801033c:	4a14      	ldr	r2, [pc, #80]	@ (8010390 <_sbrk+0x5c>)
 801033e:	4b15      	ldr	r3, [pc, #84]	@ (8010394 <_sbrk+0x60>)
 8010340:	1ad3      	subs	r3, r2, r3
 8010342:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8010344:	697b      	ldr	r3, [r7, #20]
 8010346:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8010348:	4b13      	ldr	r3, [pc, #76]	@ (8010398 <_sbrk+0x64>)
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d102      	bne.n	8010356 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8010350:	4b11      	ldr	r3, [pc, #68]	@ (8010398 <_sbrk+0x64>)
 8010352:	4a12      	ldr	r2, [pc, #72]	@ (801039c <_sbrk+0x68>)
 8010354:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8010356:	4b10      	ldr	r3, [pc, #64]	@ (8010398 <_sbrk+0x64>)
 8010358:	681a      	ldr	r2, [r3, #0]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	4413      	add	r3, r2
 801035e:	693a      	ldr	r2, [r7, #16]
 8010360:	429a      	cmp	r2, r3
 8010362:	d207      	bcs.n	8010374 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8010364:	f000 ff4a 	bl	80111fc <__errno>
 8010368:	4603      	mov	r3, r0
 801036a:	220c      	movs	r2, #12
 801036c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 801036e:	f04f 33ff 	mov.w	r3, #4294967295
 8010372:	e009      	b.n	8010388 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8010374:	4b08      	ldr	r3, [pc, #32]	@ (8010398 <_sbrk+0x64>)
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 801037a:	4b07      	ldr	r3, [pc, #28]	@ (8010398 <_sbrk+0x64>)
 801037c:	681a      	ldr	r2, [r3, #0]
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	4413      	add	r3, r2
 8010382:	4a05      	ldr	r2, [pc, #20]	@ (8010398 <_sbrk+0x64>)
 8010384:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8010386:	68fb      	ldr	r3, [r7, #12]
}
 8010388:	4618      	mov	r0, r3
 801038a:	3718      	adds	r7, #24
 801038c:	46bd      	mov	sp, r7
 801038e:	bd80      	pop	{r7, pc}
 8010390:	24080000 	.word	0x24080000
 8010394:	00000400 	.word	0x00000400
 8010398:	240083e0 	.word	0x240083e0
 801039c:	2400ebe0 	.word	0x2400ebe0

080103a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80103a0:	b480      	push	{r7}
 80103a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80103a4:	4b43      	ldr	r3, [pc, #268]	@ (80104b4 <SystemInit+0x114>)
 80103a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103aa:	4a42      	ldr	r2, [pc, #264]	@ (80104b4 <SystemInit+0x114>)
 80103ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80103b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80103b4:	4b40      	ldr	r3, [pc, #256]	@ (80104b8 <SystemInit+0x118>)
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	f003 030f 	and.w	r3, r3, #15
 80103bc:	2b06      	cmp	r3, #6
 80103be:	d807      	bhi.n	80103d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80103c0:	4b3d      	ldr	r3, [pc, #244]	@ (80104b8 <SystemInit+0x118>)
 80103c2:	681b      	ldr	r3, [r3, #0]
 80103c4:	f023 030f 	bic.w	r3, r3, #15
 80103c8:	4a3b      	ldr	r2, [pc, #236]	@ (80104b8 <SystemInit+0x118>)
 80103ca:	f043 0307 	orr.w	r3, r3, #7
 80103ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80103d0:	4b3a      	ldr	r3, [pc, #232]	@ (80104bc <SystemInit+0x11c>)
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	4a39      	ldr	r2, [pc, #228]	@ (80104bc <SystemInit+0x11c>)
 80103d6:	f043 0301 	orr.w	r3, r3, #1
 80103da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80103dc:	4b37      	ldr	r3, [pc, #220]	@ (80104bc <SystemInit+0x11c>)
 80103de:	2200      	movs	r2, #0
 80103e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80103e2:	4b36      	ldr	r3, [pc, #216]	@ (80104bc <SystemInit+0x11c>)
 80103e4:	681a      	ldr	r2, [r3, #0]
 80103e6:	4935      	ldr	r1, [pc, #212]	@ (80104bc <SystemInit+0x11c>)
 80103e8:	4b35      	ldr	r3, [pc, #212]	@ (80104c0 <SystemInit+0x120>)
 80103ea:	4013      	ands	r3, r2
 80103ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80103ee:	4b32      	ldr	r3, [pc, #200]	@ (80104b8 <SystemInit+0x118>)
 80103f0:	681b      	ldr	r3, [r3, #0]
 80103f2:	f003 0308 	and.w	r3, r3, #8
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d007      	beq.n	801040a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80103fa:	4b2f      	ldr	r3, [pc, #188]	@ (80104b8 <SystemInit+0x118>)
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	f023 030f 	bic.w	r3, r3, #15
 8010402:	4a2d      	ldr	r2, [pc, #180]	@ (80104b8 <SystemInit+0x118>)
 8010404:	f043 0307 	orr.w	r3, r3, #7
 8010408:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 801040a:	4b2c      	ldr	r3, [pc, #176]	@ (80104bc <SystemInit+0x11c>)
 801040c:	2200      	movs	r2, #0
 801040e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8010410:	4b2a      	ldr	r3, [pc, #168]	@ (80104bc <SystemInit+0x11c>)
 8010412:	2200      	movs	r2, #0
 8010414:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8010416:	4b29      	ldr	r3, [pc, #164]	@ (80104bc <SystemInit+0x11c>)
 8010418:	2200      	movs	r2, #0
 801041a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 801041c:	4b27      	ldr	r3, [pc, #156]	@ (80104bc <SystemInit+0x11c>)
 801041e:	4a29      	ldr	r2, [pc, #164]	@ (80104c4 <SystemInit+0x124>)
 8010420:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8010422:	4b26      	ldr	r3, [pc, #152]	@ (80104bc <SystemInit+0x11c>)
 8010424:	4a28      	ldr	r2, [pc, #160]	@ (80104c8 <SystemInit+0x128>)
 8010426:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8010428:	4b24      	ldr	r3, [pc, #144]	@ (80104bc <SystemInit+0x11c>)
 801042a:	4a28      	ldr	r2, [pc, #160]	@ (80104cc <SystemInit+0x12c>)
 801042c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 801042e:	4b23      	ldr	r3, [pc, #140]	@ (80104bc <SystemInit+0x11c>)
 8010430:	2200      	movs	r2, #0
 8010432:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8010434:	4b21      	ldr	r3, [pc, #132]	@ (80104bc <SystemInit+0x11c>)
 8010436:	4a25      	ldr	r2, [pc, #148]	@ (80104cc <SystemInit+0x12c>)
 8010438:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 801043a:	4b20      	ldr	r3, [pc, #128]	@ (80104bc <SystemInit+0x11c>)
 801043c:	2200      	movs	r2, #0
 801043e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8010440:	4b1e      	ldr	r3, [pc, #120]	@ (80104bc <SystemInit+0x11c>)
 8010442:	4a22      	ldr	r2, [pc, #136]	@ (80104cc <SystemInit+0x12c>)
 8010444:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8010446:	4b1d      	ldr	r3, [pc, #116]	@ (80104bc <SystemInit+0x11c>)
 8010448:	2200      	movs	r2, #0
 801044a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 801044c:	4b1b      	ldr	r3, [pc, #108]	@ (80104bc <SystemInit+0x11c>)
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	4a1a      	ldr	r2, [pc, #104]	@ (80104bc <SystemInit+0x11c>)
 8010452:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010456:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8010458:	4b18      	ldr	r3, [pc, #96]	@ (80104bc <SystemInit+0x11c>)
 801045a:	2200      	movs	r2, #0
 801045c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 801045e:	4b1c      	ldr	r3, [pc, #112]	@ (80104d0 <SystemInit+0x130>)
 8010460:	681a      	ldr	r2, [r3, #0]
 8010462:	4b1c      	ldr	r3, [pc, #112]	@ (80104d4 <SystemInit+0x134>)
 8010464:	4013      	ands	r3, r2
 8010466:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801046a:	d202      	bcs.n	8010472 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 801046c:	4b1a      	ldr	r3, [pc, #104]	@ (80104d8 <SystemInit+0x138>)
 801046e:	2201      	movs	r2, #1
 8010470:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8010472:	4b12      	ldr	r3, [pc, #72]	@ (80104bc <SystemInit+0x11c>)
 8010474:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8010478:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801047c:	2b00      	cmp	r3, #0
 801047e:	d113      	bne.n	80104a8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8010480:	4b0e      	ldr	r3, [pc, #56]	@ (80104bc <SystemInit+0x11c>)
 8010482:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8010486:	4a0d      	ldr	r2, [pc, #52]	@ (80104bc <SystemInit+0x11c>)
 8010488:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801048c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8010490:	4b12      	ldr	r3, [pc, #72]	@ (80104dc <SystemInit+0x13c>)
 8010492:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8010496:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8010498:	4b08      	ldr	r3, [pc, #32]	@ (80104bc <SystemInit+0x11c>)
 801049a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 801049e:	4a07      	ldr	r2, [pc, #28]	@ (80104bc <SystemInit+0x11c>)
 80104a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80104a4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80104a8:	bf00      	nop
 80104aa:	46bd      	mov	sp, r7
 80104ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b0:	4770      	bx	lr
 80104b2:	bf00      	nop
 80104b4:	e000ed00 	.word	0xe000ed00
 80104b8:	52002000 	.word	0x52002000
 80104bc:	58024400 	.word	0x58024400
 80104c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80104c4:	02020200 	.word	0x02020200
 80104c8:	01ff0000 	.word	0x01ff0000
 80104cc:	01010280 	.word	0x01010280
 80104d0:	5c001000 	.word	0x5c001000
 80104d4:	ffff0000 	.word	0xffff0000
 80104d8:	51008108 	.word	0x51008108
 80104dc:	52004000 	.word	0x52004000

080104e0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80104e0:	b480      	push	{r7}
 80104e2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80104e4:	4b09      	ldr	r3, [pc, #36]	@ (801050c <ExitRun0Mode+0x2c>)
 80104e6:	68db      	ldr	r3, [r3, #12]
 80104e8:	4a08      	ldr	r2, [pc, #32]	@ (801050c <ExitRun0Mode+0x2c>)
 80104ea:	f043 0302 	orr.w	r3, r3, #2
 80104ee:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80104f0:	bf00      	nop
 80104f2:	4b06      	ldr	r3, [pc, #24]	@ (801050c <ExitRun0Mode+0x2c>)
 80104f4:	685b      	ldr	r3, [r3, #4]
 80104f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d0f9      	beq.n	80104f2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80104fe:	bf00      	nop
 8010500:	bf00      	nop
 8010502:	46bd      	mov	sp, r7
 8010504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010508:	4770      	bx	lr
 801050a:	bf00      	nop
 801050c:	58024800 	.word	0x58024800

08010510 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8010510:	b580      	push	{r7, lr}
 8010512:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8010514:	4b22      	ldr	r3, [pc, #136]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010516:	4a23      	ldr	r2, [pc, #140]	@ (80105a4 <MX_USART1_UART_Init+0x94>)
 8010518:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 801051a:	4b21      	ldr	r3, [pc, #132]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801051c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8010520:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8010522:	4b1f      	ldr	r3, [pc, #124]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010524:	2200      	movs	r2, #0
 8010526:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8010528:	4b1d      	ldr	r3, [pc, #116]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801052a:	2200      	movs	r2, #0
 801052c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 801052e:	4b1c      	ldr	r3, [pc, #112]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010530:	2200      	movs	r2, #0
 8010532:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8010534:	4b1a      	ldr	r3, [pc, #104]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010536:	220c      	movs	r2, #12
 8010538:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801053a:	4b19      	ldr	r3, [pc, #100]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801053c:	2200      	movs	r2, #0
 801053e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8010540:	4b17      	ldr	r3, [pc, #92]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010542:	2200      	movs	r2, #0
 8010544:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8010546:	4b16      	ldr	r3, [pc, #88]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010548:	2200      	movs	r2, #0
 801054a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 801054c:	4b14      	ldr	r3, [pc, #80]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801054e:	2200      	movs	r2, #0
 8010550:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8010552:	4b13      	ldr	r3, [pc, #76]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 8010554:	2200      	movs	r2, #0
 8010556:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8010558:	4811      	ldr	r0, [pc, #68]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801055a:	f7fa f9c3 	bl	800a8e4 <HAL_UART_Init>
 801055e:	4603      	mov	r3, r0
 8010560:	2b00      	cmp	r3, #0
 8010562:	d001      	beq.n	8010568 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8010564:	f7ff fcec 	bl	800ff40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8010568:	2100      	movs	r1, #0
 801056a:	480d      	ldr	r0, [pc, #52]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801056c:	f7fb fa59 	bl	800ba22 <HAL_UARTEx_SetTxFifoThreshold>
 8010570:	4603      	mov	r3, r0
 8010572:	2b00      	cmp	r3, #0
 8010574:	d001      	beq.n	801057a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8010576:	f7ff fce3 	bl	800ff40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 801057a:	2100      	movs	r1, #0
 801057c:	4808      	ldr	r0, [pc, #32]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801057e:	f7fb fa8e 	bl	800ba9e <HAL_UARTEx_SetRxFifoThreshold>
 8010582:	4603      	mov	r3, r0
 8010584:	2b00      	cmp	r3, #0
 8010586:	d001      	beq.n	801058c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8010588:	f7ff fcda 	bl	800ff40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 801058c:	4804      	ldr	r0, [pc, #16]	@ (80105a0 <MX_USART1_UART_Init+0x90>)
 801058e:	f7fb fa0f 	bl	800b9b0 <HAL_UARTEx_DisableFifoMode>
 8010592:	4603      	mov	r3, r0
 8010594:	2b00      	cmp	r3, #0
 8010596:	d001      	beq.n	801059c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8010598:	f7ff fcd2 	bl	800ff40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 801059c:	bf00      	nop
 801059e:	bd80      	pop	{r7, pc}
 80105a0:	240083e4 	.word	0x240083e4
 80105a4:	40011000 	.word	0x40011000

080105a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b0ba      	sub	sp, #232	@ 0xe8
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80105b0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80105b4:	2200      	movs	r2, #0
 80105b6:	601a      	str	r2, [r3, #0]
 80105b8:	605a      	str	r2, [r3, #4]
 80105ba:	609a      	str	r2, [r3, #8]
 80105bc:	60da      	str	r2, [r3, #12]
 80105be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80105c0:	f107 0310 	add.w	r3, r7, #16
 80105c4:	22c0      	movs	r2, #192	@ 0xc0
 80105c6:	2100      	movs	r1, #0
 80105c8:	4618      	mov	r0, r3
 80105ca:	f000 fe0f 	bl	80111ec <memset>
  if(uartHandle->Instance==USART1)
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	4a27      	ldr	r2, [pc, #156]	@ (8010670 <HAL_UART_MspInit+0xc8>)
 80105d4:	4293      	cmp	r3, r2
 80105d6:	d146      	bne.n	8010666 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80105d8:	f04f 0201 	mov.w	r2, #1
 80105dc:	f04f 0300 	mov.w	r3, #0
 80105e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80105e4:	2300      	movs	r3, #0
 80105e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80105ea:	f107 0310 	add.w	r3, r7, #16
 80105ee:	4618      	mov	r0, r3
 80105f0:	f7f6 fcd4 	bl	8006f9c <HAL_RCCEx_PeriphCLKConfig>
 80105f4:	4603      	mov	r3, r0
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d001      	beq.n	80105fe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80105fa:	f7ff fca1 	bl	800ff40 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80105fe:	4b1d      	ldr	r3, [pc, #116]	@ (8010674 <HAL_UART_MspInit+0xcc>)
 8010600:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010604:	4a1b      	ldr	r2, [pc, #108]	@ (8010674 <HAL_UART_MspInit+0xcc>)
 8010606:	f043 0310 	orr.w	r3, r3, #16
 801060a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801060e:	4b19      	ldr	r3, [pc, #100]	@ (8010674 <HAL_UART_MspInit+0xcc>)
 8010610:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010614:	f003 0310 	and.w	r3, r3, #16
 8010618:	60fb      	str	r3, [r7, #12]
 801061a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801061c:	4b15      	ldr	r3, [pc, #84]	@ (8010674 <HAL_UART_MspInit+0xcc>)
 801061e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010622:	4a14      	ldr	r2, [pc, #80]	@ (8010674 <HAL_UART_MspInit+0xcc>)
 8010624:	f043 0301 	orr.w	r3, r3, #1
 8010628:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801062c:	4b11      	ldr	r3, [pc, #68]	@ (8010674 <HAL_UART_MspInit+0xcc>)
 801062e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010632:	f003 0301 	and.w	r3, r3, #1
 8010636:	60bb      	str	r3, [r7, #8]
 8010638:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 801063a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 801063e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010642:	2302      	movs	r3, #2
 8010644:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010648:	2300      	movs	r3, #0
 801064a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801064e:	2300      	movs	r3, #0
 8010650:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010654:	2307      	movs	r3, #7
 8010656:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801065a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801065e:	4619      	mov	r1, r3
 8010660:	4805      	ldr	r0, [pc, #20]	@ (8010678 <HAL_UART_MspInit+0xd0>)
 8010662:	f7f3 f8bd 	bl	80037e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8010666:	bf00      	nop
 8010668:	37e8      	adds	r7, #232	@ 0xe8
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}
 801066e:	bf00      	nop
 8010670:	40011000 	.word	0x40011000
 8010674:	58024400 	.word	0x58024400
 8010678:	58020000 	.word	0x58020000

0801067c <usb_audio_enter_critical>:
static volatile uint32_t usb_audio_head = 0;
static volatile uint32_t usb_audio_tail = 0;
static volatile uint32_t usb_audio_count = 0;

static void usb_audio_enter_critical(uint32_t *primask)
{
 801067c:	b480      	push	{r7}
 801067e:	b085      	sub	sp, #20
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010684:	f3ef 8310 	mrs	r3, PRIMASK
 8010688:	60fb      	str	r3, [r7, #12]
  return(result);
 801068a:	68fa      	ldr	r2, [r7, #12]
  *primask = __get_PRIMASK();
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8010690:	b672      	cpsid	i
}
 8010692:	bf00      	nop
  __disable_irq();
}
 8010694:	bf00      	nop
 8010696:	3714      	adds	r7, #20
 8010698:	46bd      	mov	sp, r7
 801069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069e:	4770      	bx	lr

080106a0 <usb_audio_exit_critical>:

static void usb_audio_exit_critical(uint32_t primask)
{
 80106a0:	b480      	push	{r7}
 80106a2:	b083      	sub	sp, #12
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	6078      	str	r0, [r7, #4]
  if (primask == 0U)
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d101      	bne.n	80106b2 <usb_audio_exit_critical+0x12>
  __ASM volatile ("cpsie i" : : : "memory");
 80106ae:	b662      	cpsie	i
}
 80106b0:	bf00      	nop
  {
    __enable_irq();
  }
}
 80106b2:	bf00      	nop
 80106b4:	370c      	adds	r7, #12
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr
	...

080106c0 <USBAudio_PopFrame>:

bool USBAudio_PopFrame(int32_t *left, int32_t *right)
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b084      	sub	sp, #16
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
 80106c8:	6039      	str	r1, [r7, #0]
  if (left == NULL || right == NULL)
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d002      	beq.n	80106d6 <USBAudio_PopFrame+0x16>
 80106d0:	683b      	ldr	r3, [r7, #0]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d101      	bne.n	80106da <USBAudio_PopFrame+0x1a>
  {
    return false;
 80106d6:	2300      	movs	r3, #0
 80106d8:	e038      	b.n	801074c <USBAudio_PopFrame+0x8c>
  }

  uint32_t primask = 0;
 80106da:	2300      	movs	r3, #0
 80106dc:	60bb      	str	r3, [r7, #8]
  usb_audio_enter_critical(&primask);
 80106de:	f107 0308 	add.w	r3, r7, #8
 80106e2:	4618      	mov	r0, r3
 80106e4:	f7ff ffca 	bl	801067c <usb_audio_enter_critical>

  if (usb_audio_count == 0U)
 80106e8:	4b1a      	ldr	r3, [pc, #104]	@ (8010754 <USBAudio_PopFrame+0x94>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d10b      	bne.n	8010708 <USBAudio_PopFrame+0x48>
  {
    usb_audio_exit_critical(primask);
 80106f0:	68bb      	ldr	r3, [r7, #8]
 80106f2:	4618      	mov	r0, r3
 80106f4:	f7ff ffd4 	bl	80106a0 <usb_audio_exit_critical>
    *left = 0;
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	2200      	movs	r2, #0
 80106fc:	601a      	str	r2, [r3, #0]
    *right = 0;
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	2200      	movs	r2, #0
 8010702:	601a      	str	r2, [r3, #0]
    return false;
 8010704:	2300      	movs	r3, #0
 8010706:	e021      	b.n	801074c <USBAudio_PopFrame+0x8c>
  }

  uint32_t index = usb_audio_tail * USB_AUDIO_CHANNELS;
 8010708:	4b13      	ldr	r3, [pc, #76]	@ (8010758 <USBAudio_PopFrame+0x98>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	005b      	lsls	r3, r3, #1
 801070e:	60fb      	str	r3, [r7, #12]
  *left = usb_audio_fifo[index];
 8010710:	4a12      	ldr	r2, [pc, #72]	@ (801075c <USBAudio_PopFrame+0x9c>)
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	601a      	str	r2, [r3, #0]
  *right = usb_audio_fifo[index + 1U];
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	3301      	adds	r3, #1
 8010720:	4a0e      	ldr	r2, [pc, #56]	@ (801075c <USBAudio_PopFrame+0x9c>)
 8010722:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010726:	683b      	ldr	r3, [r7, #0]
 8010728:	601a      	str	r2, [r3, #0]

  usb_audio_tail = (usb_audio_tail + 1U) % USB_AUDIO_FIFO_FRAMES;
 801072a:	4b0b      	ldr	r3, [pc, #44]	@ (8010758 <USBAudio_PopFrame+0x98>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	3301      	adds	r3, #1
 8010730:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010734:	4a08      	ldr	r2, [pc, #32]	@ (8010758 <USBAudio_PopFrame+0x98>)
 8010736:	6013      	str	r3, [r2, #0]
  usb_audio_count--;
 8010738:	4b06      	ldr	r3, [pc, #24]	@ (8010754 <USBAudio_PopFrame+0x94>)
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	3b01      	subs	r3, #1
 801073e:	4a05      	ldr	r2, [pc, #20]	@ (8010754 <USBAudio_PopFrame+0x94>)
 8010740:	6013      	str	r3, [r2, #0]

  usb_audio_exit_critical(primask);
 8010742:	68bb      	ldr	r3, [r7, #8]
 8010744:	4618      	mov	r0, r3
 8010746:	f7ff ffab 	bl	80106a0 <usb_audio_exit_critical>
  return true;
 801074a:	2301      	movs	r3, #1
}
 801074c:	4618      	mov	r0, r3
 801074e:	3710      	adds	r7, #16
 8010750:	46bd      	mov	sp, r7
 8010752:	bd80      	pop	{r7, pc}
 8010754:	2400a47c 	.word	0x2400a47c
 8010758:	2400a478 	.word	0x2400a478
 801075c:	24008478 	.word	0x24008478

08010760 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010764:	2200      	movs	r2, #0
 8010766:	4913      	ldr	r1, [pc, #76]	@ (80107b4 <MX_USB_DEVICE_Init+0x54>)
 8010768:	4813      	ldr	r0, [pc, #76]	@ (80107b8 <MX_USB_DEVICE_Init+0x58>)
 801076a:	f7fd f95f 	bl	800da2c <USBD_Init>
 801076e:	4603      	mov	r3, r0
 8010770:	2b00      	cmp	r3, #0
 8010772:	d001      	beq.n	8010778 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010774:	f7ff fbe4 	bl	800ff40 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 8010778:	4910      	ldr	r1, [pc, #64]	@ (80107bc <MX_USB_DEVICE_Init+0x5c>)
 801077a:	480f      	ldr	r0, [pc, #60]	@ (80107b8 <MX_USB_DEVICE_Init+0x58>)
 801077c:	f7fd f986 	bl	800da8c <USBD_RegisterClass>
 8010780:	4603      	mov	r3, r0
 8010782:	2b00      	cmp	r3, #0
 8010784:	d001      	beq.n	801078a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010786:	f7ff fbdb 	bl	800ff40 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 801078a:	490d      	ldr	r1, [pc, #52]	@ (80107c0 <MX_USB_DEVICE_Init+0x60>)
 801078c:	480a      	ldr	r0, [pc, #40]	@ (80107b8 <MX_USB_DEVICE_Init+0x58>)
 801078e:	f7fd f901 	bl	800d994 <USBD_AUDIO_RegisterInterface>
 8010792:	4603      	mov	r3, r0
 8010794:	2b00      	cmp	r3, #0
 8010796:	d001      	beq.n	801079c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010798:	f7ff fbd2 	bl	800ff40 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801079c:	4806      	ldr	r0, [pc, #24]	@ (80107b8 <MX_USB_DEVICE_Init+0x58>)
 801079e:	f7fd f9ab 	bl	800daf8 <USBD_Start>
 80107a2:	4603      	mov	r3, r0
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d001      	beq.n	80107ac <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80107a8:	f7ff fbca 	bl	800ff40 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80107ac:	f7f5 fc00 	bl	8005fb0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80107b0:	bf00      	nop
 80107b2:	bd80      	pop	{r7, pc}
 80107b4:	240000e0 	.word	0x240000e0
 80107b8:	2400a480 	.word	0x2400a480
 80107bc:	24000008 	.word	0x24000008
 80107c0:	240000c4 	.word	0x240000c4

080107c4 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 80107c4:	b480      	push	{r7}
 80107c6:	b085      	sub	sp, #20
 80107c8:	af00      	add	r7, sp, #0
 80107ca:	60f8      	str	r0, [r7, #12]
 80107cc:	60b9      	str	r1, [r7, #8]
 80107ce:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
 80107d0:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 80107d2:	4618      	mov	r0, r3
 80107d4:	3714      	adds	r7, #20
 80107d6:	46bd      	mov	sp, r7
 80107d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107dc:	4770      	bx	lr

080107de <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 80107de:	b480      	push	{r7}
 80107e0:	b083      	sub	sp, #12
 80107e2:	af00      	add	r7, sp, #0
 80107e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 80107e6:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 80107e8:	4618      	mov	r0, r3
 80107ea:	370c      	adds	r7, #12
 80107ec:	46bd      	mov	sp, r7
 80107ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107f2:	4770      	bx	lr

080107f4 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 80107f4:	b480      	push	{r7}
 80107f6:	b085      	sub	sp, #20
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	60f8      	str	r0, [r7, #12]
 80107fc:	60b9      	str	r1, [r7, #8]
 80107fe:	4613      	mov	r3, r2
 8010800:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  switch(cmd)
 8010802:	79fb      	ldrb	r3, [r7, #7]
 8010804:	2b01      	cmp	r3, #1
 8010806:	d001      	beq.n	801080c <AUDIO_AudioCmd_FS+0x18>
 8010808:	2b02      	cmp	r3, #2
  {
    case AUDIO_CMD_START:
    break;

    case AUDIO_CMD_PLAY:
    break;
 801080a:	e000      	b.n	801080e <AUDIO_AudioCmd_FS+0x1a>
    break;
 801080c:	bf00      	nop
  }
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 801080e:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8010810:	4618      	mov	r0, r3
 8010812:	3714      	adds	r7, #20
 8010814:	46bd      	mov	sp, r7
 8010816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081a:	4770      	bx	lr

0801081c <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 801081c:	b480      	push	{r7}
 801081e:	b083      	sub	sp, #12
 8010820:	af00      	add	r7, sp, #0
 8010822:	4603      	mov	r3, r0
 8010824:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 8010826:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010828:	4618      	mov	r0, r3
 801082a:	370c      	adds	r7, #12
 801082c:	46bd      	mov	sp, r7
 801082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010832:	4770      	bx	lr

08010834 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 8010834:	b480      	push	{r7}
 8010836:	b083      	sub	sp, #12
 8010838:	af00      	add	r7, sp, #0
 801083a:	4603      	mov	r3, r0
 801083c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 801083e:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010840:	4618      	mov	r0, r3
 8010842:	370c      	adds	r7, #12
 8010844:	46bd      	mov	sp, r7
 8010846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084a:	4770      	bx	lr

0801084c <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 801084c:	b480      	push	{r7}
 801084e:	b085      	sub	sp, #20
 8010850:	af00      	add	r7, sp, #0
 8010852:	60f8      	str	r0, [r7, #12]
 8010854:	60b9      	str	r1, [r7, #8]
 8010856:	4613      	mov	r3, r2
 8010858:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 801085a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801085c:	4618      	mov	r0, r3
 801085e:	3714      	adds	r7, #20
 8010860:	46bd      	mov	sp, r7
 8010862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010866:	4770      	bx	lr

08010868 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 8010868:	b480      	push	{r7}
 801086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 801086c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801086e:	4618      	mov	r0, r3
 8010870:	46bd      	mov	sp, r7
 8010872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010876:	4770      	bx	lr

08010878 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b0ba      	sub	sp, #232	@ 0xe8
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010880:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010884:	2200      	movs	r2, #0
 8010886:	601a      	str	r2, [r3, #0]
 8010888:	605a      	str	r2, [r3, #4]
 801088a:	609a      	str	r2, [r3, #8]
 801088c:	60da      	str	r2, [r3, #12]
 801088e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010890:	f107 0310 	add.w	r3, r7, #16
 8010894:	22c0      	movs	r2, #192	@ 0xc0
 8010896:	2100      	movs	r1, #0
 8010898:	4618      	mov	r0, r3
 801089a:	f000 fca7 	bl	80111ec <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	4a34      	ldr	r2, [pc, #208]	@ (8010974 <HAL_PCD_MspInit+0xfc>)
 80108a4:	4293      	cmp	r3, r2
 80108a6:	d160      	bne.n	801096a <HAL_PCD_MspInit+0xf2>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80108a8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80108ac:	f04f 0300 	mov.w	r3, #0
 80108b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 25;
 80108b4:	2319      	movs	r3, #25
 80108b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL3.PLL3N = 336;
 80108b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80108bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80108be:	2302      	movs	r3, #2
 80108c0:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL3.PLL3Q = 7;
 80108c2:	2307      	movs	r3, #7
 80108c4:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80108c6:	2302      	movs	r3, #2
 80108c8:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 80108ca:	2300      	movs	r3, #0
 80108cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80108ce:	2300      	movs	r3, #0
 80108d0:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80108d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80108d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80108da:	f107 0310 	add.w	r3, r7, #16
 80108de:	4618      	mov	r0, r3
 80108e0:	f7f6 fb5c 	bl	8006f9c <HAL_RCCEx_PeriphCLKConfig>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d001      	beq.n	80108ee <HAL_PCD_MspInit+0x76>
    {
      Error_Handler();
 80108ea:	f7ff fb29 	bl	800ff40 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80108ee:	f7f5 fb5f 	bl	8005fb0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80108f2:	4b21      	ldr	r3, [pc, #132]	@ (8010978 <HAL_PCD_MspInit+0x100>)
 80108f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80108f8:	4a1f      	ldr	r2, [pc, #124]	@ (8010978 <HAL_PCD_MspInit+0x100>)
 80108fa:	f043 0301 	orr.w	r3, r3, #1
 80108fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010902:	4b1d      	ldr	r3, [pc, #116]	@ (8010978 <HAL_PCD_MspInit+0x100>)
 8010904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010908:	f003 0301 	and.w	r3, r3, #1
 801090c:	60fb      	str	r3, [r7, #12]
 801090e:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010910:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8010914:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010918:	2302      	movs	r3, #2
 801091a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801091e:	2300      	movs	r3, #0
 8010920:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010924:	2300      	movs	r3, #0
 8010926:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801092a:	230a      	movs	r3, #10
 801092c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010930:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010934:	4619      	mov	r1, r3
 8010936:	4811      	ldr	r0, [pc, #68]	@ (801097c <HAL_PCD_MspInit+0x104>)
 8010938:	f7f2 ff52 	bl	80037e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801093c:	4b0e      	ldr	r3, [pc, #56]	@ (8010978 <HAL_PCD_MspInit+0x100>)
 801093e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010942:	4a0d      	ldr	r2, [pc, #52]	@ (8010978 <HAL_PCD_MspInit+0x100>)
 8010944:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010948:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801094c:	4b0a      	ldr	r3, [pc, #40]	@ (8010978 <HAL_PCD_MspInit+0x100>)
 801094e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010952:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010956:	60bb      	str	r3, [r7, #8]
 8010958:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801095a:	2200      	movs	r2, #0
 801095c:	2105      	movs	r1, #5
 801095e:	2065      	movs	r0, #101	@ 0x65
 8010960:	f7f0 f849 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010964:	2065      	movs	r0, #101	@ 0x65
 8010966:	f7f0 f860 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801096a:	bf00      	nop
 801096c:	37e8      	adds	r7, #232	@ 0xe8
 801096e:	46bd      	mov	sp, r7
 8010970:	bd80      	pop	{r7, pc}
 8010972:	bf00      	nop
 8010974:	40080000 	.word	0x40080000
 8010978:	58024400 	.word	0x58024400
 801097c:	58020000 	.word	0x58020000

08010980 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010980:	b580      	push	{r7, lr}
 8010982:	b082      	sub	sp, #8
 8010984:	af00      	add	r7, sp, #0
 8010986:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010994:	4619      	mov	r1, r3
 8010996:	4610      	mov	r0, r2
 8010998:	f7fd f8fb 	bl	800db92 <USBD_LL_SetupStage>
}
 801099c:	bf00      	nop
 801099e:	3708      	adds	r7, #8
 80109a0:	46bd      	mov	sp, r7
 80109a2:	bd80      	pop	{r7, pc}

080109a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109a4:	b580      	push	{r7, lr}
 80109a6:	b082      	sub	sp, #8
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
 80109ac:	460b      	mov	r3, r1
 80109ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80109b6:	78fa      	ldrb	r2, [r7, #3]
 80109b8:	6879      	ldr	r1, [r7, #4]
 80109ba:	4613      	mov	r3, r2
 80109bc:	00db      	lsls	r3, r3, #3
 80109be:	4413      	add	r3, r2
 80109c0:	009b      	lsls	r3, r3, #2
 80109c2:	440b      	add	r3, r1
 80109c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80109c8:	681a      	ldr	r2, [r3, #0]
 80109ca:	78fb      	ldrb	r3, [r7, #3]
 80109cc:	4619      	mov	r1, r3
 80109ce:	f7fd f935 	bl	800dc3c <USBD_LL_DataOutStage>
}
 80109d2:	bf00      	nop
 80109d4:	3708      	adds	r7, #8
 80109d6:	46bd      	mov	sp, r7
 80109d8:	bd80      	pop	{r7, pc}

080109da <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109da:	b580      	push	{r7, lr}
 80109dc:	b082      	sub	sp, #8
 80109de:	af00      	add	r7, sp, #0
 80109e0:	6078      	str	r0, [r7, #4]
 80109e2:	460b      	mov	r3, r1
 80109e4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80109ec:	78fa      	ldrb	r2, [r7, #3]
 80109ee:	6879      	ldr	r1, [r7, #4]
 80109f0:	4613      	mov	r3, r2
 80109f2:	00db      	lsls	r3, r3, #3
 80109f4:	4413      	add	r3, r2
 80109f6:	009b      	lsls	r3, r3, #2
 80109f8:	440b      	add	r3, r1
 80109fa:	3320      	adds	r3, #32
 80109fc:	681a      	ldr	r2, [r3, #0]
 80109fe:	78fb      	ldrb	r3, [r7, #3]
 8010a00:	4619      	mov	r1, r3
 8010a02:	f7fd f9ce 	bl	800dda2 <USBD_LL_DataInStage>
}
 8010a06:	bf00      	nop
 8010a08:	3708      	adds	r7, #8
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	bd80      	pop	{r7, pc}

08010a0e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a0e:	b580      	push	{r7, lr}
 8010a10:	b082      	sub	sp, #8
 8010a12:	af00      	add	r7, sp, #0
 8010a14:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	f7fd fb08 	bl	800e032 <USBD_LL_SOF>
}
 8010a22:	bf00      	nop
 8010a24:	3708      	adds	r7, #8
 8010a26:	46bd      	mov	sp, r7
 8010a28:	bd80      	pop	{r7, pc}

08010a2a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a2a:	b580      	push	{r7, lr}
 8010a2c:	b084      	sub	sp, #16
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010a32:	2301      	movs	r3, #1
 8010a34:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	79db      	ldrb	r3, [r3, #7]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d102      	bne.n	8010a44 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010a3e:	2300      	movs	r3, #0
 8010a40:	73fb      	strb	r3, [r7, #15]
 8010a42:	e008      	b.n	8010a56 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	79db      	ldrb	r3, [r3, #7]
 8010a48:	2b02      	cmp	r3, #2
 8010a4a:	d102      	bne.n	8010a52 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010a4c:	2301      	movs	r3, #1
 8010a4e:	73fb      	strb	r3, [r7, #15]
 8010a50:	e001      	b.n	8010a56 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010a52:	f7ff fa75 	bl	800ff40 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010a5c:	7bfa      	ldrb	r2, [r7, #15]
 8010a5e:	4611      	mov	r1, r2
 8010a60:	4618      	mov	r0, r3
 8010a62:	f7fd faa2 	bl	800dfaa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f7fd fa4a 	bl	800df06 <USBD_LL_Reset>
}
 8010a72:	bf00      	nop
 8010a74:	3710      	adds	r7, #16
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}
	...

08010a7c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a7c:	b580      	push	{r7, lr}
 8010a7e:	b082      	sub	sp, #8
 8010a80:	af00      	add	r7, sp, #0
 8010a82:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	f7fd fa9d 	bl	800dfca <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	687a      	ldr	r2, [r7, #4]
 8010a9c:	6812      	ldr	r2, [r2, #0]
 8010a9e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010aa2:	f043 0301 	orr.w	r3, r3, #1
 8010aa6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	7adb      	ldrb	r3, [r3, #11]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d005      	beq.n	8010abc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010ab0:	4b04      	ldr	r3, [pc, #16]	@ (8010ac4 <HAL_PCD_SuspendCallback+0x48>)
 8010ab2:	691b      	ldr	r3, [r3, #16]
 8010ab4:	4a03      	ldr	r2, [pc, #12]	@ (8010ac4 <HAL_PCD_SuspendCallback+0x48>)
 8010ab6:	f043 0306 	orr.w	r3, r3, #6
 8010aba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010abc:	bf00      	nop
 8010abe:	3708      	adds	r7, #8
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bd80      	pop	{r7, pc}
 8010ac4:	e000ed00 	.word	0xe000ed00

08010ac8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b082      	sub	sp, #8
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7fd fa93 	bl	800e002 <USBD_LL_Resume>
}
 8010adc:	bf00      	nop
 8010ade:	3708      	adds	r7, #8
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}

08010ae4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b082      	sub	sp, #8
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
 8010aec:	460b      	mov	r3, r1
 8010aee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010af6:	78fa      	ldrb	r2, [r7, #3]
 8010af8:	4611      	mov	r1, r2
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7fd faeb 	bl	800e0d6 <USBD_LL_IsoOUTIncomplete>
}
 8010b00:	bf00      	nop
 8010b02:	3708      	adds	r7, #8
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd80      	pop	{r7, pc}

08010b08 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b082      	sub	sp, #8
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	6078      	str	r0, [r7, #4]
 8010b10:	460b      	mov	r3, r1
 8010b12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010b1a:	78fa      	ldrb	r2, [r7, #3]
 8010b1c:	4611      	mov	r1, r2
 8010b1e:	4618      	mov	r0, r3
 8010b20:	f7fd faa7 	bl	800e072 <USBD_LL_IsoINIncomplete>
}
 8010b24:	bf00      	nop
 8010b26:	3708      	adds	r7, #8
 8010b28:	46bd      	mov	sp, r7
 8010b2a:	bd80      	pop	{r7, pc}

08010b2c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b082      	sub	sp, #8
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	f7fd fafd 	bl	800e13a <USBD_LL_DevConnected>
}
 8010b40:	bf00      	nop
 8010b42:	3708      	adds	r7, #8
 8010b44:	46bd      	mov	sp, r7
 8010b46:	bd80      	pop	{r7, pc}

08010b48 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b082      	sub	sp, #8
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010b56:	4618      	mov	r0, r3
 8010b58:	f7fd fafa 	bl	800e150 <USBD_LL_DevDisconnected>
}
 8010b5c:	bf00      	nop
 8010b5e:	3708      	adds	r7, #8
 8010b60:	46bd      	mov	sp, r7
 8010b62:	bd80      	pop	{r7, pc}

08010b64 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b082      	sub	sp, #8
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	781b      	ldrb	r3, [r3, #0]
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d13e      	bne.n	8010bf2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010b74:	4a21      	ldr	r2, [pc, #132]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b80:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010b84:	4b1d      	ldr	r3, [pc, #116]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b86:	4a1e      	ldr	r2, [pc, #120]	@ (8010c00 <USBD_LL_Init+0x9c>)
 8010b88:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010b8a:	4b1c      	ldr	r3, [pc, #112]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b8c:	2209      	movs	r2, #9
 8010b8e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010b90:	4b1a      	ldr	r3, [pc, #104]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b92:	2202      	movs	r2, #2
 8010b94:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010b96:	4b19      	ldr	r3, [pc, #100]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b98:	2200      	movs	r2, #0
 8010b9a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010b9c:	4b17      	ldr	r3, [pc, #92]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010b9e:	2202      	movs	r2, #2
 8010ba0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010ba2:	4b16      	ldr	r3, [pc, #88]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010ba8:	4b14      	ldr	r3, [pc, #80]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010baa:	2200      	movs	r2, #0
 8010bac:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010bae:	4b13      	ldr	r3, [pc, #76]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bb0:	2200      	movs	r2, #0
 8010bb2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010bb4:	4b11      	ldr	r3, [pc, #68]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8010bba:	4b10      	ldr	r3, [pc, #64]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010bc6:	480d      	ldr	r0, [pc, #52]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bc8:	f7f3 ff17 	bl	80049fa <HAL_PCD_Init>
 8010bcc:	4603      	mov	r3, r0
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d001      	beq.n	8010bd6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8010bd2:	f7ff f9b5 	bl	800ff40 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010bd6:	2180      	movs	r1, #128	@ 0x80
 8010bd8:	4808      	ldr	r0, [pc, #32]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bda:	f7f5 f96e 	bl	8005eba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010bde:	2240      	movs	r2, #64	@ 0x40
 8010be0:	2100      	movs	r1, #0
 8010be2:	4806      	ldr	r0, [pc, #24]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010be4:	f7f5 f922 	bl	8005e2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010be8:	2280      	movs	r2, #128	@ 0x80
 8010bea:	2101      	movs	r1, #1
 8010bec:	4803      	ldr	r0, [pc, #12]	@ (8010bfc <USBD_LL_Init+0x98>)
 8010bee:	f7f5 f91d 	bl	8005e2c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8010bf2:	2300      	movs	r3, #0
}
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	3708      	adds	r7, #8
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	bd80      	pop	{r7, pc}
 8010bfc:	2400a75c 	.word	0x2400a75c
 8010c00:	40080000 	.word	0x40080000

08010c04 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	b084      	sub	sp, #16
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c10:	2300      	movs	r3, #0
 8010c12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f7f3 fff9 	bl	8004c12 <HAL_PCD_Start>
 8010c20:	4603      	mov	r3, r0
 8010c22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c24:	7bfb      	ldrb	r3, [r7, #15]
 8010c26:	4618      	mov	r0, r3
 8010c28:	f000 f942 	bl	8010eb0 <USBD_Get_USB_Status>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c30:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3710      	adds	r7, #16
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}

08010c3a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010c3a:	b580      	push	{r7, lr}
 8010c3c:	b084      	sub	sp, #16
 8010c3e:	af00      	add	r7, sp, #0
 8010c40:	6078      	str	r0, [r7, #4]
 8010c42:	4608      	mov	r0, r1
 8010c44:	4611      	mov	r1, r2
 8010c46:	461a      	mov	r2, r3
 8010c48:	4603      	mov	r3, r0
 8010c4a:	70fb      	strb	r3, [r7, #3]
 8010c4c:	460b      	mov	r3, r1
 8010c4e:	70bb      	strb	r3, [r7, #2]
 8010c50:	4613      	mov	r3, r2
 8010c52:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c54:	2300      	movs	r3, #0
 8010c56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010c62:	78bb      	ldrb	r3, [r7, #2]
 8010c64:	883a      	ldrh	r2, [r7, #0]
 8010c66:	78f9      	ldrb	r1, [r7, #3]
 8010c68:	f7f4 fcfa 	bl	8005660 <HAL_PCD_EP_Open>
 8010c6c:	4603      	mov	r3, r0
 8010c6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c70:	7bfb      	ldrb	r3, [r7, #15]
 8010c72:	4618      	mov	r0, r3
 8010c74:	f000 f91c 	bl	8010eb0 <USBD_Get_USB_Status>
 8010c78:	4603      	mov	r3, r0
 8010c7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3710      	adds	r7, #16
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}

08010c86 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010c86:	b580      	push	{r7, lr}
 8010c88:	b084      	sub	sp, #16
 8010c8a:	af00      	add	r7, sp, #0
 8010c8c:	6078      	str	r0, [r7, #4]
 8010c8e:	460b      	mov	r3, r1
 8010c90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c92:	2300      	movs	r3, #0
 8010c94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c96:	2300      	movs	r3, #0
 8010c98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010ca0:	78fa      	ldrb	r2, [r7, #3]
 8010ca2:	4611      	mov	r1, r2
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	f7f4 fd45 	bl	8005734 <HAL_PCD_EP_Close>
 8010caa:	4603      	mov	r3, r0
 8010cac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cae:	7bfb      	ldrb	r3, [r7, #15]
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	f000 f8fd 	bl	8010eb0 <USBD_Get_USB_Status>
 8010cb6:	4603      	mov	r3, r0
 8010cb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cba:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cbc:	4618      	mov	r0, r3
 8010cbe:	3710      	adds	r7, #16
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	bd80      	pop	{r7, pc}

08010cc4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b084      	sub	sp, #16
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
 8010ccc:	460b      	mov	r3, r1
 8010cce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010cd4:	2300      	movs	r3, #0
 8010cd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010cde:	78fa      	ldrb	r2, [r7, #3]
 8010ce0:	4611      	mov	r1, r2
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	f7f4 fdfd 	bl	80058e2 <HAL_PCD_EP_SetStall>
 8010ce8:	4603      	mov	r3, r0
 8010cea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cec:	7bfb      	ldrb	r3, [r7, #15]
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f000 f8de 	bl	8010eb0 <USBD_Get_USB_Status>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cf8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	3710      	adds	r7, #16
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	bd80      	pop	{r7, pc}

08010d02 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d02:	b580      	push	{r7, lr}
 8010d04:	b084      	sub	sp, #16
 8010d06:	af00      	add	r7, sp, #0
 8010d08:	6078      	str	r0, [r7, #4]
 8010d0a:	460b      	mov	r3, r1
 8010d0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d0e:	2300      	movs	r3, #0
 8010d10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d12:	2300      	movs	r3, #0
 8010d14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010d1c:	78fa      	ldrb	r2, [r7, #3]
 8010d1e:	4611      	mov	r1, r2
 8010d20:	4618      	mov	r0, r3
 8010d22:	f7f4 fe41 	bl	80059a8 <HAL_PCD_EP_ClrStall>
 8010d26:	4603      	mov	r3, r0
 8010d28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d2a:	7bfb      	ldrb	r3, [r7, #15]
 8010d2c:	4618      	mov	r0, r3
 8010d2e:	f000 f8bf 	bl	8010eb0 <USBD_Get_USB_Status>
 8010d32:	4603      	mov	r3, r0
 8010d34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d36:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d38:	4618      	mov	r0, r3
 8010d3a:	3710      	adds	r7, #16
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	bd80      	pop	{r7, pc}

08010d40 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d40:	b480      	push	{r7}
 8010d42:	b085      	sub	sp, #20
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
 8010d48:	460b      	mov	r3, r1
 8010d4a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010d52:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010d54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	da0b      	bge.n	8010d74 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010d5c:	78fb      	ldrb	r3, [r7, #3]
 8010d5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d62:	68f9      	ldr	r1, [r7, #12]
 8010d64:	4613      	mov	r3, r2
 8010d66:	00db      	lsls	r3, r3, #3
 8010d68:	4413      	add	r3, r2
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	440b      	add	r3, r1
 8010d6e:	3316      	adds	r3, #22
 8010d70:	781b      	ldrb	r3, [r3, #0]
 8010d72:	e00b      	b.n	8010d8c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010d74:	78fb      	ldrb	r3, [r7, #3]
 8010d76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010d7a:	68f9      	ldr	r1, [r7, #12]
 8010d7c:	4613      	mov	r3, r2
 8010d7e:	00db      	lsls	r3, r3, #3
 8010d80:	4413      	add	r3, r2
 8010d82:	009b      	lsls	r3, r3, #2
 8010d84:	440b      	add	r3, r1
 8010d86:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010d8a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	3714      	adds	r7, #20
 8010d90:	46bd      	mov	sp, r7
 8010d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d96:	4770      	bx	lr

08010d98 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b084      	sub	sp, #16
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
 8010da0:	460b      	mov	r3, r1
 8010da2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010da4:	2300      	movs	r3, #0
 8010da6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010da8:	2300      	movs	r3, #0
 8010daa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010db2:	78fa      	ldrb	r2, [r7, #3]
 8010db4:	4611      	mov	r1, r2
 8010db6:	4618      	mov	r0, r3
 8010db8:	f7f4 fc2e 	bl	8005618 <HAL_PCD_SetAddress>
 8010dbc:	4603      	mov	r3, r0
 8010dbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010dc0:	7bfb      	ldrb	r3, [r7, #15]
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f000 f874 	bl	8010eb0 <USBD_Get_USB_Status>
 8010dc8:	4603      	mov	r3, r0
 8010dca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010dcc:	7bbb      	ldrb	r3, [r7, #14]
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	3710      	adds	r7, #16
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}

08010dd6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010dd6:	b580      	push	{r7, lr}
 8010dd8:	b086      	sub	sp, #24
 8010dda:	af00      	add	r7, sp, #0
 8010ddc:	60f8      	str	r0, [r7, #12]
 8010dde:	607a      	str	r2, [r7, #4]
 8010de0:	603b      	str	r3, [r7, #0]
 8010de2:	460b      	mov	r3, r1
 8010de4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010de6:	2300      	movs	r3, #0
 8010de8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010dea:	2300      	movs	r3, #0
 8010dec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010dee:	68fb      	ldr	r3, [r7, #12]
 8010df0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010df4:	7af9      	ldrb	r1, [r7, #11]
 8010df6:	683b      	ldr	r3, [r7, #0]
 8010df8:	687a      	ldr	r2, [r7, #4]
 8010dfa:	f7f4 fd38 	bl	800586e <HAL_PCD_EP_Transmit>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e02:	7dfb      	ldrb	r3, [r7, #23]
 8010e04:	4618      	mov	r0, r3
 8010e06:	f000 f853 	bl	8010eb0 <USBD_Get_USB_Status>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e0e:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e10:	4618      	mov	r0, r3
 8010e12:	3718      	adds	r7, #24
 8010e14:	46bd      	mov	sp, r7
 8010e16:	bd80      	pop	{r7, pc}

08010e18 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b086      	sub	sp, #24
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	60f8      	str	r0, [r7, #12]
 8010e20:	607a      	str	r2, [r7, #4]
 8010e22:	603b      	str	r3, [r7, #0]
 8010e24:	460b      	mov	r3, r1
 8010e26:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e28:	2300      	movs	r3, #0
 8010e2a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010e36:	7af9      	ldrb	r1, [r7, #11]
 8010e38:	683b      	ldr	r3, [r7, #0]
 8010e3a:	687a      	ldr	r2, [r7, #4]
 8010e3c:	f7f4 fcc4 	bl	80057c8 <HAL_PCD_EP_Receive>
 8010e40:	4603      	mov	r3, r0
 8010e42:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e44:	7dfb      	ldrb	r3, [r7, #23]
 8010e46:	4618      	mov	r0, r3
 8010e48:	f000 f832 	bl	8010eb0 <USBD_Get_USB_Status>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e50:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3718      	adds	r7, #24
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}

08010e5a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010e5a:	b580      	push	{r7, lr}
 8010e5c:	b082      	sub	sp, #8
 8010e5e:	af00      	add	r7, sp, #0
 8010e60:	6078      	str	r0, [r7, #4]
 8010e62:	460b      	mov	r3, r1
 8010e64:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010e6c:	78fa      	ldrb	r2, [r7, #3]
 8010e6e:	4611      	mov	r1, r2
 8010e70:	4618      	mov	r0, r3
 8010e72:	f7f4 fce4 	bl	800583e <HAL_PCD_EP_GetRxCount>
 8010e76:	4603      	mov	r3, r0
}
 8010e78:	4618      	mov	r0, r3
 8010e7a:	3708      	adds	r7, #8
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	bd80      	pop	{r7, pc}

08010e80 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010e80:	b480      	push	{r7}
 8010e82:	b083      	sub	sp, #12
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010e88:	4b03      	ldr	r3, [pc, #12]	@ (8010e98 <USBD_static_malloc+0x18>)
}
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	370c      	adds	r7, #12
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e94:	4770      	bx	lr
 8010e96:	bf00      	nop
 8010e98:	2400ac40 	.word	0x2400ac40

08010e9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010e9c:	b480      	push	{r7}
 8010e9e:	b083      	sub	sp, #12
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8010ea4:	bf00      	nop
 8010ea6:	370c      	adds	r7, #12
 8010ea8:	46bd      	mov	sp, r7
 8010eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eae:	4770      	bx	lr

08010eb0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010eb0:	b480      	push	{r7}
 8010eb2:	b085      	sub	sp, #20
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010ebe:	79fb      	ldrb	r3, [r7, #7]
 8010ec0:	2b03      	cmp	r3, #3
 8010ec2:	d817      	bhi.n	8010ef4 <USBD_Get_USB_Status+0x44>
 8010ec4:	a201      	add	r2, pc, #4	@ (adr r2, 8010ecc <USBD_Get_USB_Status+0x1c>)
 8010ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eca:	bf00      	nop
 8010ecc:	08010edd 	.word	0x08010edd
 8010ed0:	08010ee3 	.word	0x08010ee3
 8010ed4:	08010ee9 	.word	0x08010ee9
 8010ed8:	08010eef 	.word	0x08010eef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010edc:	2300      	movs	r3, #0
 8010ede:	73fb      	strb	r3, [r7, #15]
    break;
 8010ee0:	e00b      	b.n	8010efa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010ee2:	2303      	movs	r3, #3
 8010ee4:	73fb      	strb	r3, [r7, #15]
    break;
 8010ee6:	e008      	b.n	8010efa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010ee8:	2301      	movs	r3, #1
 8010eea:	73fb      	strb	r3, [r7, #15]
    break;
 8010eec:	e005      	b.n	8010efa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010eee:	2303      	movs	r3, #3
 8010ef0:	73fb      	strb	r3, [r7, #15]
    break;
 8010ef2:	e002      	b.n	8010efa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010ef4:	2303      	movs	r3, #3
 8010ef6:	73fb      	strb	r3, [r7, #15]
    break;
 8010ef8:	bf00      	nop
  }
  return usb_status;
 8010efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8010efc:	4618      	mov	r0, r3
 8010efe:	3714      	adds	r7, #20
 8010f00:	46bd      	mov	sp, r7
 8010f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f06:	4770      	bx	lr

08010f08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b083      	sub	sp, #12
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	4603      	mov	r3, r0
 8010f10:	6039      	str	r1, [r7, #0]
 8010f12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f14:	683b      	ldr	r3, [r7, #0]
 8010f16:	2212      	movs	r2, #18
 8010f18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010f1a:	4b03      	ldr	r3, [pc, #12]	@ (8010f28 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	370c      	adds	r7, #12
 8010f20:	46bd      	mov	sp, r7
 8010f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f26:	4770      	bx	lr
 8010f28:	24000100 	.word	0x24000100

08010f2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f2c:	b480      	push	{r7}
 8010f2e:	b083      	sub	sp, #12
 8010f30:	af00      	add	r7, sp, #0
 8010f32:	4603      	mov	r3, r0
 8010f34:	6039      	str	r1, [r7, #0]
 8010f36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010f38:	683b      	ldr	r3, [r7, #0]
 8010f3a:	2204      	movs	r2, #4
 8010f3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010f3e:	4b03      	ldr	r3, [pc, #12]	@ (8010f4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010f40:	4618      	mov	r0, r3
 8010f42:	370c      	adds	r7, #12
 8010f44:	46bd      	mov	sp, r7
 8010f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f4a:	4770      	bx	lr
 8010f4c:	24000114 	.word	0x24000114

08010f50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b082      	sub	sp, #8
 8010f54:	af00      	add	r7, sp, #0
 8010f56:	4603      	mov	r3, r0
 8010f58:	6039      	str	r1, [r7, #0]
 8010f5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010f5c:	79fb      	ldrb	r3, [r7, #7]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d105      	bne.n	8010f6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010f62:	683a      	ldr	r2, [r7, #0]
 8010f64:	4907      	ldr	r1, [pc, #28]	@ (8010f84 <USBD_FS_ProductStrDescriptor+0x34>)
 8010f66:	4808      	ldr	r0, [pc, #32]	@ (8010f88 <USBD_FS_ProductStrDescriptor+0x38>)
 8010f68:	f7fd ff68 	bl	800ee3c <USBD_GetString>
 8010f6c:	e004      	b.n	8010f78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010f6e:	683a      	ldr	r2, [r7, #0]
 8010f70:	4904      	ldr	r1, [pc, #16]	@ (8010f84 <USBD_FS_ProductStrDescriptor+0x34>)
 8010f72:	4805      	ldr	r0, [pc, #20]	@ (8010f88 <USBD_FS_ProductStrDescriptor+0x38>)
 8010f74:	f7fd ff62 	bl	800ee3c <USBD_GetString>
  }
  return USBD_StrDesc;
 8010f78:	4b02      	ldr	r3, [pc, #8]	@ (8010f84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3708      	adds	r7, #8
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}
 8010f82:	bf00      	nop
 8010f84:	2400e894 	.word	0x2400e894
 8010f88:	08011c80 	.word	0x08011c80

08010f8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b082      	sub	sp, #8
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	4603      	mov	r3, r0
 8010f94:	6039      	str	r1, [r7, #0]
 8010f96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010f98:	683a      	ldr	r2, [r7, #0]
 8010f9a:	4904      	ldr	r1, [pc, #16]	@ (8010fac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010f9c:	4804      	ldr	r0, [pc, #16]	@ (8010fb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010f9e:	f7fd ff4d 	bl	800ee3c <USBD_GetString>
  return USBD_StrDesc;
 8010fa2:	4b02      	ldr	r3, [pc, #8]	@ (8010fac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	3708      	adds	r7, #8
 8010fa8:	46bd      	mov	sp, r7
 8010faa:	bd80      	pop	{r7, pc}
 8010fac:	2400e894 	.word	0x2400e894
 8010fb0:	08011c94 	.word	0x08011c94

08010fb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	b082      	sub	sp, #8
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	4603      	mov	r3, r0
 8010fbc:	6039      	str	r1, [r7, #0]
 8010fbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	221a      	movs	r2, #26
 8010fc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010fc6:	f000 f843 	bl	8011050 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010fca:	4b02      	ldr	r3, [pc, #8]	@ (8010fd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010fcc:	4618      	mov	r0, r3
 8010fce:	3708      	adds	r7, #8
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}
 8010fd4:	24000118 	.word	0x24000118

08010fd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fd8:	b580      	push	{r7, lr}
 8010fda:	b082      	sub	sp, #8
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	4603      	mov	r3, r0
 8010fe0:	6039      	str	r1, [r7, #0]
 8010fe2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010fe4:	79fb      	ldrb	r3, [r7, #7]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d105      	bne.n	8010ff6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010fea:	683a      	ldr	r2, [r7, #0]
 8010fec:	4907      	ldr	r1, [pc, #28]	@ (801100c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010fee:	4808      	ldr	r0, [pc, #32]	@ (8011010 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010ff0:	f7fd ff24 	bl	800ee3c <USBD_GetString>
 8010ff4:	e004      	b.n	8011000 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010ff6:	683a      	ldr	r2, [r7, #0]
 8010ff8:	4904      	ldr	r1, [pc, #16]	@ (801100c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010ffa:	4805      	ldr	r0, [pc, #20]	@ (8011010 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010ffc:	f7fd ff1e 	bl	800ee3c <USBD_GetString>
  }
  return USBD_StrDesc;
 8011000:	4b02      	ldr	r3, [pc, #8]	@ (801100c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011002:	4618      	mov	r0, r3
 8011004:	3708      	adds	r7, #8
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	2400e894 	.word	0x2400e894
 8011010:	08011ca8 	.word	0x08011ca8

08011014 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b082      	sub	sp, #8
 8011018:	af00      	add	r7, sp, #0
 801101a:	4603      	mov	r3, r0
 801101c:	6039      	str	r1, [r7, #0]
 801101e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011020:	79fb      	ldrb	r3, [r7, #7]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d105      	bne.n	8011032 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011026:	683a      	ldr	r2, [r7, #0]
 8011028:	4907      	ldr	r1, [pc, #28]	@ (8011048 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801102a:	4808      	ldr	r0, [pc, #32]	@ (801104c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801102c:	f7fd ff06 	bl	800ee3c <USBD_GetString>
 8011030:	e004      	b.n	801103c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011032:	683a      	ldr	r2, [r7, #0]
 8011034:	4904      	ldr	r1, [pc, #16]	@ (8011048 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011036:	4805      	ldr	r0, [pc, #20]	@ (801104c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011038:	f7fd ff00 	bl	800ee3c <USBD_GetString>
  }
  return USBD_StrDesc;
 801103c:	4b02      	ldr	r3, [pc, #8]	@ (8011048 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801103e:	4618      	mov	r0, r3
 8011040:	3708      	adds	r7, #8
 8011042:	46bd      	mov	sp, r7
 8011044:	bd80      	pop	{r7, pc}
 8011046:	bf00      	nop
 8011048:	2400e894 	.word	0x2400e894
 801104c:	08011cb8 	.word	0x08011cb8

08011050 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011050:	b580      	push	{r7, lr}
 8011052:	b084      	sub	sp, #16
 8011054:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011056:	4b0f      	ldr	r3, [pc, #60]	@ (8011094 <Get_SerialNum+0x44>)
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801105c:	4b0e      	ldr	r3, [pc, #56]	@ (8011098 <Get_SerialNum+0x48>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011062:	4b0e      	ldr	r3, [pc, #56]	@ (801109c <Get_SerialNum+0x4c>)
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011068:	68fa      	ldr	r2, [r7, #12]
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	4413      	add	r3, r2
 801106e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	2b00      	cmp	r3, #0
 8011074:	d009      	beq.n	801108a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011076:	2208      	movs	r2, #8
 8011078:	4909      	ldr	r1, [pc, #36]	@ (80110a0 <Get_SerialNum+0x50>)
 801107a:	68f8      	ldr	r0, [r7, #12]
 801107c:	f000 f814 	bl	80110a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011080:	2204      	movs	r2, #4
 8011082:	4908      	ldr	r1, [pc, #32]	@ (80110a4 <Get_SerialNum+0x54>)
 8011084:	68b8      	ldr	r0, [r7, #8]
 8011086:	f000 f80f 	bl	80110a8 <IntToUnicode>
  }
}
 801108a:	bf00      	nop
 801108c:	3710      	adds	r7, #16
 801108e:	46bd      	mov	sp, r7
 8011090:	bd80      	pop	{r7, pc}
 8011092:	bf00      	nop
 8011094:	1ff1e800 	.word	0x1ff1e800
 8011098:	1ff1e804 	.word	0x1ff1e804
 801109c:	1ff1e808 	.word	0x1ff1e808
 80110a0:	2400011a 	.word	0x2400011a
 80110a4:	2400012a 	.word	0x2400012a

080110a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80110a8:	b480      	push	{r7}
 80110aa:	b087      	sub	sp, #28
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	60f8      	str	r0, [r7, #12]
 80110b0:	60b9      	str	r1, [r7, #8]
 80110b2:	4613      	mov	r3, r2
 80110b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80110b6:	2300      	movs	r3, #0
 80110b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80110ba:	2300      	movs	r3, #0
 80110bc:	75fb      	strb	r3, [r7, #23]
 80110be:	e027      	b.n	8011110 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	0f1b      	lsrs	r3, r3, #28
 80110c4:	2b09      	cmp	r3, #9
 80110c6:	d80b      	bhi.n	80110e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80110c8:	68fb      	ldr	r3, [r7, #12]
 80110ca:	0f1b      	lsrs	r3, r3, #28
 80110cc:	b2da      	uxtb	r2, r3
 80110ce:	7dfb      	ldrb	r3, [r7, #23]
 80110d0:	005b      	lsls	r3, r3, #1
 80110d2:	4619      	mov	r1, r3
 80110d4:	68bb      	ldr	r3, [r7, #8]
 80110d6:	440b      	add	r3, r1
 80110d8:	3230      	adds	r2, #48	@ 0x30
 80110da:	b2d2      	uxtb	r2, r2
 80110dc:	701a      	strb	r2, [r3, #0]
 80110de:	e00a      	b.n	80110f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	0f1b      	lsrs	r3, r3, #28
 80110e4:	b2da      	uxtb	r2, r3
 80110e6:	7dfb      	ldrb	r3, [r7, #23]
 80110e8:	005b      	lsls	r3, r3, #1
 80110ea:	4619      	mov	r1, r3
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	440b      	add	r3, r1
 80110f0:	3237      	adds	r2, #55	@ 0x37
 80110f2:	b2d2      	uxtb	r2, r2
 80110f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	011b      	lsls	r3, r3, #4
 80110fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80110fc:	7dfb      	ldrb	r3, [r7, #23]
 80110fe:	005b      	lsls	r3, r3, #1
 8011100:	3301      	adds	r3, #1
 8011102:	68ba      	ldr	r2, [r7, #8]
 8011104:	4413      	add	r3, r2
 8011106:	2200      	movs	r2, #0
 8011108:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801110a:	7dfb      	ldrb	r3, [r7, #23]
 801110c:	3301      	adds	r3, #1
 801110e:	75fb      	strb	r3, [r7, #23]
 8011110:	7dfa      	ldrb	r2, [r7, #23]
 8011112:	79fb      	ldrb	r3, [r7, #7]
 8011114:	429a      	cmp	r2, r3
 8011116:	d3d3      	bcc.n	80110c0 <IntToUnicode+0x18>
  }
}
 8011118:	bf00      	nop
 801111a:	bf00      	nop
 801111c:	371c      	adds	r7, #28
 801111e:	46bd      	mov	sp, r7
 8011120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011124:	4770      	bx	lr
	...

08011128 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8011128:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8011164 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 801112c:	f7ff f9d8 	bl	80104e0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8011130:	f7ff f936 	bl	80103a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8011134:	480c      	ldr	r0, [pc, #48]	@ (8011168 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8011136:	490d      	ldr	r1, [pc, #52]	@ (801116c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8011138:	4a0d      	ldr	r2, [pc, #52]	@ (8011170 <LoopFillZerobss+0x1a>)
  movs r3, #0
 801113a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801113c:	e002      	b.n	8011144 <LoopCopyDataInit>

0801113e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801113e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8011140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8011142:	3304      	adds	r3, #4

08011144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8011144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8011146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8011148:	d3f9      	bcc.n	801113e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801114a:	4a0a      	ldr	r2, [pc, #40]	@ (8011174 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 801114c:	4c0a      	ldr	r4, [pc, #40]	@ (8011178 <LoopFillZerobss+0x22>)
  movs r3, #0
 801114e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8011150:	e001      	b.n	8011156 <LoopFillZerobss>

08011152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8011152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8011154:	3204      	adds	r2, #4

08011156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8011156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8011158:	d3fb      	bcc.n	8011152 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 801115a:	f000 f855 	bl	8011208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801115e:	f7fe fd09 	bl	800fb74 <main>
  bx  lr
 8011162:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8011164:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8011168:	24000000 	.word	0x24000000
  ldr r1, =_edata
 801116c:	24000184 	.word	0x24000184
  ldr r2, =_sidata
 8011170:	08011f4c 	.word	0x08011f4c
  ldr r2, =_sbss
 8011174:	24000184 	.word	0x24000184
  ldr r4, =_ebss
 8011178:	2400ebdc 	.word	0x2400ebdc

0801117c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801117c:	e7fe      	b.n	801117c <ADC3_IRQHandler>
	...

08011180 <sniprintf>:
 8011180:	b40c      	push	{r2, r3}
 8011182:	b530      	push	{r4, r5, lr}
 8011184:	4b18      	ldr	r3, [pc, #96]	@ (80111e8 <sniprintf+0x68>)
 8011186:	1e0c      	subs	r4, r1, #0
 8011188:	681d      	ldr	r5, [r3, #0]
 801118a:	b09d      	sub	sp, #116	@ 0x74
 801118c:	da08      	bge.n	80111a0 <sniprintf+0x20>
 801118e:	238b      	movs	r3, #139	@ 0x8b
 8011190:	602b      	str	r3, [r5, #0]
 8011192:	f04f 30ff 	mov.w	r0, #4294967295
 8011196:	b01d      	add	sp, #116	@ 0x74
 8011198:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801119c:	b002      	add	sp, #8
 801119e:	4770      	bx	lr
 80111a0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80111a4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80111a8:	f04f 0300 	mov.w	r3, #0
 80111ac:	931b      	str	r3, [sp, #108]	@ 0x6c
 80111ae:	bf14      	ite	ne
 80111b0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80111b4:	4623      	moveq	r3, r4
 80111b6:	9304      	str	r3, [sp, #16]
 80111b8:	9307      	str	r3, [sp, #28]
 80111ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80111be:	9002      	str	r0, [sp, #8]
 80111c0:	9006      	str	r0, [sp, #24]
 80111c2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80111c6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80111c8:	ab21      	add	r3, sp, #132	@ 0x84
 80111ca:	a902      	add	r1, sp, #8
 80111cc:	4628      	mov	r0, r5
 80111ce:	9301      	str	r3, [sp, #4]
 80111d0:	f000 f994 	bl	80114fc <_svfiprintf_r>
 80111d4:	1c43      	adds	r3, r0, #1
 80111d6:	bfbc      	itt	lt
 80111d8:	238b      	movlt	r3, #139	@ 0x8b
 80111da:	602b      	strlt	r3, [r5, #0]
 80111dc:	2c00      	cmp	r4, #0
 80111de:	d0da      	beq.n	8011196 <sniprintf+0x16>
 80111e0:	9b02      	ldr	r3, [sp, #8]
 80111e2:	2200      	movs	r2, #0
 80111e4:	701a      	strb	r2, [r3, #0]
 80111e6:	e7d6      	b.n	8011196 <sniprintf+0x16>
 80111e8:	24000134 	.word	0x24000134

080111ec <memset>:
 80111ec:	4402      	add	r2, r0
 80111ee:	4603      	mov	r3, r0
 80111f0:	4293      	cmp	r3, r2
 80111f2:	d100      	bne.n	80111f6 <memset+0xa>
 80111f4:	4770      	bx	lr
 80111f6:	f803 1b01 	strb.w	r1, [r3], #1
 80111fa:	e7f9      	b.n	80111f0 <memset+0x4>

080111fc <__errno>:
 80111fc:	4b01      	ldr	r3, [pc, #4]	@ (8011204 <__errno+0x8>)
 80111fe:	6818      	ldr	r0, [r3, #0]
 8011200:	4770      	bx	lr
 8011202:	bf00      	nop
 8011204:	24000134 	.word	0x24000134

08011208 <__libc_init_array>:
 8011208:	b570      	push	{r4, r5, r6, lr}
 801120a:	4d0d      	ldr	r5, [pc, #52]	@ (8011240 <__libc_init_array+0x38>)
 801120c:	4c0d      	ldr	r4, [pc, #52]	@ (8011244 <__libc_init_array+0x3c>)
 801120e:	1b64      	subs	r4, r4, r5
 8011210:	10a4      	asrs	r4, r4, #2
 8011212:	2600      	movs	r6, #0
 8011214:	42a6      	cmp	r6, r4
 8011216:	d109      	bne.n	801122c <__libc_init_array+0x24>
 8011218:	4d0b      	ldr	r5, [pc, #44]	@ (8011248 <__libc_init_array+0x40>)
 801121a:	4c0c      	ldr	r4, [pc, #48]	@ (801124c <__libc_init_array+0x44>)
 801121c:	f000 fc64 	bl	8011ae8 <_init>
 8011220:	1b64      	subs	r4, r4, r5
 8011222:	10a4      	asrs	r4, r4, #2
 8011224:	2600      	movs	r6, #0
 8011226:	42a6      	cmp	r6, r4
 8011228:	d105      	bne.n	8011236 <__libc_init_array+0x2e>
 801122a:	bd70      	pop	{r4, r5, r6, pc}
 801122c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011230:	4798      	blx	r3
 8011232:	3601      	adds	r6, #1
 8011234:	e7ee      	b.n	8011214 <__libc_init_array+0xc>
 8011236:	f855 3b04 	ldr.w	r3, [r5], #4
 801123a:	4798      	blx	r3
 801123c:	3601      	adds	r6, #1
 801123e:	e7f2      	b.n	8011226 <__libc_init_array+0x1e>
 8011240:	08011f44 	.word	0x08011f44
 8011244:	08011f44 	.word	0x08011f44
 8011248:	08011f44 	.word	0x08011f44
 801124c:	08011f48 	.word	0x08011f48

08011250 <__retarget_lock_acquire_recursive>:
 8011250:	4770      	bx	lr

08011252 <__retarget_lock_release_recursive>:
 8011252:	4770      	bx	lr

08011254 <_free_r>:
 8011254:	b538      	push	{r3, r4, r5, lr}
 8011256:	4605      	mov	r5, r0
 8011258:	2900      	cmp	r1, #0
 801125a:	d041      	beq.n	80112e0 <_free_r+0x8c>
 801125c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011260:	1f0c      	subs	r4, r1, #4
 8011262:	2b00      	cmp	r3, #0
 8011264:	bfb8      	it	lt
 8011266:	18e4      	addlt	r4, r4, r3
 8011268:	f000 f8e0 	bl	801142c <__malloc_lock>
 801126c:	4a1d      	ldr	r2, [pc, #116]	@ (80112e4 <_free_r+0x90>)
 801126e:	6813      	ldr	r3, [r2, #0]
 8011270:	b933      	cbnz	r3, 8011280 <_free_r+0x2c>
 8011272:	6063      	str	r3, [r4, #4]
 8011274:	6014      	str	r4, [r2, #0]
 8011276:	4628      	mov	r0, r5
 8011278:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801127c:	f000 b8dc 	b.w	8011438 <__malloc_unlock>
 8011280:	42a3      	cmp	r3, r4
 8011282:	d908      	bls.n	8011296 <_free_r+0x42>
 8011284:	6820      	ldr	r0, [r4, #0]
 8011286:	1821      	adds	r1, r4, r0
 8011288:	428b      	cmp	r3, r1
 801128a:	bf01      	itttt	eq
 801128c:	6819      	ldreq	r1, [r3, #0]
 801128e:	685b      	ldreq	r3, [r3, #4]
 8011290:	1809      	addeq	r1, r1, r0
 8011292:	6021      	streq	r1, [r4, #0]
 8011294:	e7ed      	b.n	8011272 <_free_r+0x1e>
 8011296:	461a      	mov	r2, r3
 8011298:	685b      	ldr	r3, [r3, #4]
 801129a:	b10b      	cbz	r3, 80112a0 <_free_r+0x4c>
 801129c:	42a3      	cmp	r3, r4
 801129e:	d9fa      	bls.n	8011296 <_free_r+0x42>
 80112a0:	6811      	ldr	r1, [r2, #0]
 80112a2:	1850      	adds	r0, r2, r1
 80112a4:	42a0      	cmp	r0, r4
 80112a6:	d10b      	bne.n	80112c0 <_free_r+0x6c>
 80112a8:	6820      	ldr	r0, [r4, #0]
 80112aa:	4401      	add	r1, r0
 80112ac:	1850      	adds	r0, r2, r1
 80112ae:	4283      	cmp	r3, r0
 80112b0:	6011      	str	r1, [r2, #0]
 80112b2:	d1e0      	bne.n	8011276 <_free_r+0x22>
 80112b4:	6818      	ldr	r0, [r3, #0]
 80112b6:	685b      	ldr	r3, [r3, #4]
 80112b8:	6053      	str	r3, [r2, #4]
 80112ba:	4408      	add	r0, r1
 80112bc:	6010      	str	r0, [r2, #0]
 80112be:	e7da      	b.n	8011276 <_free_r+0x22>
 80112c0:	d902      	bls.n	80112c8 <_free_r+0x74>
 80112c2:	230c      	movs	r3, #12
 80112c4:	602b      	str	r3, [r5, #0]
 80112c6:	e7d6      	b.n	8011276 <_free_r+0x22>
 80112c8:	6820      	ldr	r0, [r4, #0]
 80112ca:	1821      	adds	r1, r4, r0
 80112cc:	428b      	cmp	r3, r1
 80112ce:	bf04      	itt	eq
 80112d0:	6819      	ldreq	r1, [r3, #0]
 80112d2:	685b      	ldreq	r3, [r3, #4]
 80112d4:	6063      	str	r3, [r4, #4]
 80112d6:	bf04      	itt	eq
 80112d8:	1809      	addeq	r1, r1, r0
 80112da:	6021      	streq	r1, [r4, #0]
 80112dc:	6054      	str	r4, [r2, #4]
 80112de:	e7ca      	b.n	8011276 <_free_r+0x22>
 80112e0:	bd38      	pop	{r3, r4, r5, pc}
 80112e2:	bf00      	nop
 80112e4:	2400ebd8 	.word	0x2400ebd8

080112e8 <sbrk_aligned>:
 80112e8:	b570      	push	{r4, r5, r6, lr}
 80112ea:	4e0f      	ldr	r6, [pc, #60]	@ (8011328 <sbrk_aligned+0x40>)
 80112ec:	460c      	mov	r4, r1
 80112ee:	6831      	ldr	r1, [r6, #0]
 80112f0:	4605      	mov	r5, r0
 80112f2:	b911      	cbnz	r1, 80112fa <sbrk_aligned+0x12>
 80112f4:	f000 fba4 	bl	8011a40 <_sbrk_r>
 80112f8:	6030      	str	r0, [r6, #0]
 80112fa:	4621      	mov	r1, r4
 80112fc:	4628      	mov	r0, r5
 80112fe:	f000 fb9f 	bl	8011a40 <_sbrk_r>
 8011302:	1c43      	adds	r3, r0, #1
 8011304:	d103      	bne.n	801130e <sbrk_aligned+0x26>
 8011306:	f04f 34ff 	mov.w	r4, #4294967295
 801130a:	4620      	mov	r0, r4
 801130c:	bd70      	pop	{r4, r5, r6, pc}
 801130e:	1cc4      	adds	r4, r0, #3
 8011310:	f024 0403 	bic.w	r4, r4, #3
 8011314:	42a0      	cmp	r0, r4
 8011316:	d0f8      	beq.n	801130a <sbrk_aligned+0x22>
 8011318:	1a21      	subs	r1, r4, r0
 801131a:	4628      	mov	r0, r5
 801131c:	f000 fb90 	bl	8011a40 <_sbrk_r>
 8011320:	3001      	adds	r0, #1
 8011322:	d1f2      	bne.n	801130a <sbrk_aligned+0x22>
 8011324:	e7ef      	b.n	8011306 <sbrk_aligned+0x1e>
 8011326:	bf00      	nop
 8011328:	2400ebd4 	.word	0x2400ebd4

0801132c <_malloc_r>:
 801132c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011330:	1ccd      	adds	r5, r1, #3
 8011332:	f025 0503 	bic.w	r5, r5, #3
 8011336:	3508      	adds	r5, #8
 8011338:	2d0c      	cmp	r5, #12
 801133a:	bf38      	it	cc
 801133c:	250c      	movcc	r5, #12
 801133e:	2d00      	cmp	r5, #0
 8011340:	4606      	mov	r6, r0
 8011342:	db01      	blt.n	8011348 <_malloc_r+0x1c>
 8011344:	42a9      	cmp	r1, r5
 8011346:	d904      	bls.n	8011352 <_malloc_r+0x26>
 8011348:	230c      	movs	r3, #12
 801134a:	6033      	str	r3, [r6, #0]
 801134c:	2000      	movs	r0, #0
 801134e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011352:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011428 <_malloc_r+0xfc>
 8011356:	f000 f869 	bl	801142c <__malloc_lock>
 801135a:	f8d8 3000 	ldr.w	r3, [r8]
 801135e:	461c      	mov	r4, r3
 8011360:	bb44      	cbnz	r4, 80113b4 <_malloc_r+0x88>
 8011362:	4629      	mov	r1, r5
 8011364:	4630      	mov	r0, r6
 8011366:	f7ff ffbf 	bl	80112e8 <sbrk_aligned>
 801136a:	1c43      	adds	r3, r0, #1
 801136c:	4604      	mov	r4, r0
 801136e:	d158      	bne.n	8011422 <_malloc_r+0xf6>
 8011370:	f8d8 4000 	ldr.w	r4, [r8]
 8011374:	4627      	mov	r7, r4
 8011376:	2f00      	cmp	r7, #0
 8011378:	d143      	bne.n	8011402 <_malloc_r+0xd6>
 801137a:	2c00      	cmp	r4, #0
 801137c:	d04b      	beq.n	8011416 <_malloc_r+0xea>
 801137e:	6823      	ldr	r3, [r4, #0]
 8011380:	4639      	mov	r1, r7
 8011382:	4630      	mov	r0, r6
 8011384:	eb04 0903 	add.w	r9, r4, r3
 8011388:	f000 fb5a 	bl	8011a40 <_sbrk_r>
 801138c:	4581      	cmp	r9, r0
 801138e:	d142      	bne.n	8011416 <_malloc_r+0xea>
 8011390:	6821      	ldr	r1, [r4, #0]
 8011392:	1a6d      	subs	r5, r5, r1
 8011394:	4629      	mov	r1, r5
 8011396:	4630      	mov	r0, r6
 8011398:	f7ff ffa6 	bl	80112e8 <sbrk_aligned>
 801139c:	3001      	adds	r0, #1
 801139e:	d03a      	beq.n	8011416 <_malloc_r+0xea>
 80113a0:	6823      	ldr	r3, [r4, #0]
 80113a2:	442b      	add	r3, r5
 80113a4:	6023      	str	r3, [r4, #0]
 80113a6:	f8d8 3000 	ldr.w	r3, [r8]
 80113aa:	685a      	ldr	r2, [r3, #4]
 80113ac:	bb62      	cbnz	r2, 8011408 <_malloc_r+0xdc>
 80113ae:	f8c8 7000 	str.w	r7, [r8]
 80113b2:	e00f      	b.n	80113d4 <_malloc_r+0xa8>
 80113b4:	6822      	ldr	r2, [r4, #0]
 80113b6:	1b52      	subs	r2, r2, r5
 80113b8:	d420      	bmi.n	80113fc <_malloc_r+0xd0>
 80113ba:	2a0b      	cmp	r2, #11
 80113bc:	d917      	bls.n	80113ee <_malloc_r+0xc2>
 80113be:	1961      	adds	r1, r4, r5
 80113c0:	42a3      	cmp	r3, r4
 80113c2:	6025      	str	r5, [r4, #0]
 80113c4:	bf18      	it	ne
 80113c6:	6059      	strne	r1, [r3, #4]
 80113c8:	6863      	ldr	r3, [r4, #4]
 80113ca:	bf08      	it	eq
 80113cc:	f8c8 1000 	streq.w	r1, [r8]
 80113d0:	5162      	str	r2, [r4, r5]
 80113d2:	604b      	str	r3, [r1, #4]
 80113d4:	4630      	mov	r0, r6
 80113d6:	f000 f82f 	bl	8011438 <__malloc_unlock>
 80113da:	f104 000b 	add.w	r0, r4, #11
 80113de:	1d23      	adds	r3, r4, #4
 80113e0:	f020 0007 	bic.w	r0, r0, #7
 80113e4:	1ac2      	subs	r2, r0, r3
 80113e6:	bf1c      	itt	ne
 80113e8:	1a1b      	subne	r3, r3, r0
 80113ea:	50a3      	strne	r3, [r4, r2]
 80113ec:	e7af      	b.n	801134e <_malloc_r+0x22>
 80113ee:	6862      	ldr	r2, [r4, #4]
 80113f0:	42a3      	cmp	r3, r4
 80113f2:	bf0c      	ite	eq
 80113f4:	f8c8 2000 	streq.w	r2, [r8]
 80113f8:	605a      	strne	r2, [r3, #4]
 80113fa:	e7eb      	b.n	80113d4 <_malloc_r+0xa8>
 80113fc:	4623      	mov	r3, r4
 80113fe:	6864      	ldr	r4, [r4, #4]
 8011400:	e7ae      	b.n	8011360 <_malloc_r+0x34>
 8011402:	463c      	mov	r4, r7
 8011404:	687f      	ldr	r7, [r7, #4]
 8011406:	e7b6      	b.n	8011376 <_malloc_r+0x4a>
 8011408:	461a      	mov	r2, r3
 801140a:	685b      	ldr	r3, [r3, #4]
 801140c:	42a3      	cmp	r3, r4
 801140e:	d1fb      	bne.n	8011408 <_malloc_r+0xdc>
 8011410:	2300      	movs	r3, #0
 8011412:	6053      	str	r3, [r2, #4]
 8011414:	e7de      	b.n	80113d4 <_malloc_r+0xa8>
 8011416:	230c      	movs	r3, #12
 8011418:	6033      	str	r3, [r6, #0]
 801141a:	4630      	mov	r0, r6
 801141c:	f000 f80c 	bl	8011438 <__malloc_unlock>
 8011420:	e794      	b.n	801134c <_malloc_r+0x20>
 8011422:	6005      	str	r5, [r0, #0]
 8011424:	e7d6      	b.n	80113d4 <_malloc_r+0xa8>
 8011426:	bf00      	nop
 8011428:	2400ebd8 	.word	0x2400ebd8

0801142c <__malloc_lock>:
 801142c:	4801      	ldr	r0, [pc, #4]	@ (8011434 <__malloc_lock+0x8>)
 801142e:	f7ff bf0f 	b.w	8011250 <__retarget_lock_acquire_recursive>
 8011432:	bf00      	nop
 8011434:	2400ebd0 	.word	0x2400ebd0

08011438 <__malloc_unlock>:
 8011438:	4801      	ldr	r0, [pc, #4]	@ (8011440 <__malloc_unlock+0x8>)
 801143a:	f7ff bf0a 	b.w	8011252 <__retarget_lock_release_recursive>
 801143e:	bf00      	nop
 8011440:	2400ebd0 	.word	0x2400ebd0

08011444 <__ssputs_r>:
 8011444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011448:	688e      	ldr	r6, [r1, #8]
 801144a:	461f      	mov	r7, r3
 801144c:	42be      	cmp	r6, r7
 801144e:	680b      	ldr	r3, [r1, #0]
 8011450:	4682      	mov	sl, r0
 8011452:	460c      	mov	r4, r1
 8011454:	4690      	mov	r8, r2
 8011456:	d82d      	bhi.n	80114b4 <__ssputs_r+0x70>
 8011458:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801145c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011460:	d026      	beq.n	80114b0 <__ssputs_r+0x6c>
 8011462:	6965      	ldr	r5, [r4, #20]
 8011464:	6909      	ldr	r1, [r1, #16]
 8011466:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801146a:	eba3 0901 	sub.w	r9, r3, r1
 801146e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011472:	1c7b      	adds	r3, r7, #1
 8011474:	444b      	add	r3, r9
 8011476:	106d      	asrs	r5, r5, #1
 8011478:	429d      	cmp	r5, r3
 801147a:	bf38      	it	cc
 801147c:	461d      	movcc	r5, r3
 801147e:	0553      	lsls	r3, r2, #21
 8011480:	d527      	bpl.n	80114d2 <__ssputs_r+0x8e>
 8011482:	4629      	mov	r1, r5
 8011484:	f7ff ff52 	bl	801132c <_malloc_r>
 8011488:	4606      	mov	r6, r0
 801148a:	b360      	cbz	r0, 80114e6 <__ssputs_r+0xa2>
 801148c:	6921      	ldr	r1, [r4, #16]
 801148e:	464a      	mov	r2, r9
 8011490:	f000 fae6 	bl	8011a60 <memcpy>
 8011494:	89a3      	ldrh	r3, [r4, #12]
 8011496:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801149a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801149e:	81a3      	strh	r3, [r4, #12]
 80114a0:	6126      	str	r6, [r4, #16]
 80114a2:	6165      	str	r5, [r4, #20]
 80114a4:	444e      	add	r6, r9
 80114a6:	eba5 0509 	sub.w	r5, r5, r9
 80114aa:	6026      	str	r6, [r4, #0]
 80114ac:	60a5      	str	r5, [r4, #8]
 80114ae:	463e      	mov	r6, r7
 80114b0:	42be      	cmp	r6, r7
 80114b2:	d900      	bls.n	80114b6 <__ssputs_r+0x72>
 80114b4:	463e      	mov	r6, r7
 80114b6:	6820      	ldr	r0, [r4, #0]
 80114b8:	4632      	mov	r2, r6
 80114ba:	4641      	mov	r1, r8
 80114bc:	f000 faa6 	bl	8011a0c <memmove>
 80114c0:	68a3      	ldr	r3, [r4, #8]
 80114c2:	1b9b      	subs	r3, r3, r6
 80114c4:	60a3      	str	r3, [r4, #8]
 80114c6:	6823      	ldr	r3, [r4, #0]
 80114c8:	4433      	add	r3, r6
 80114ca:	6023      	str	r3, [r4, #0]
 80114cc:	2000      	movs	r0, #0
 80114ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114d2:	462a      	mov	r2, r5
 80114d4:	f000 fad2 	bl	8011a7c <_realloc_r>
 80114d8:	4606      	mov	r6, r0
 80114da:	2800      	cmp	r0, #0
 80114dc:	d1e0      	bne.n	80114a0 <__ssputs_r+0x5c>
 80114de:	6921      	ldr	r1, [r4, #16]
 80114e0:	4650      	mov	r0, sl
 80114e2:	f7ff feb7 	bl	8011254 <_free_r>
 80114e6:	230c      	movs	r3, #12
 80114e8:	f8ca 3000 	str.w	r3, [sl]
 80114ec:	89a3      	ldrh	r3, [r4, #12]
 80114ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114f2:	81a3      	strh	r3, [r4, #12]
 80114f4:	f04f 30ff 	mov.w	r0, #4294967295
 80114f8:	e7e9      	b.n	80114ce <__ssputs_r+0x8a>
	...

080114fc <_svfiprintf_r>:
 80114fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011500:	4698      	mov	r8, r3
 8011502:	898b      	ldrh	r3, [r1, #12]
 8011504:	061b      	lsls	r3, r3, #24
 8011506:	b09d      	sub	sp, #116	@ 0x74
 8011508:	4607      	mov	r7, r0
 801150a:	460d      	mov	r5, r1
 801150c:	4614      	mov	r4, r2
 801150e:	d510      	bpl.n	8011532 <_svfiprintf_r+0x36>
 8011510:	690b      	ldr	r3, [r1, #16]
 8011512:	b973      	cbnz	r3, 8011532 <_svfiprintf_r+0x36>
 8011514:	2140      	movs	r1, #64	@ 0x40
 8011516:	f7ff ff09 	bl	801132c <_malloc_r>
 801151a:	6028      	str	r0, [r5, #0]
 801151c:	6128      	str	r0, [r5, #16]
 801151e:	b930      	cbnz	r0, 801152e <_svfiprintf_r+0x32>
 8011520:	230c      	movs	r3, #12
 8011522:	603b      	str	r3, [r7, #0]
 8011524:	f04f 30ff 	mov.w	r0, #4294967295
 8011528:	b01d      	add	sp, #116	@ 0x74
 801152a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801152e:	2340      	movs	r3, #64	@ 0x40
 8011530:	616b      	str	r3, [r5, #20]
 8011532:	2300      	movs	r3, #0
 8011534:	9309      	str	r3, [sp, #36]	@ 0x24
 8011536:	2320      	movs	r3, #32
 8011538:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801153c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011540:	2330      	movs	r3, #48	@ 0x30
 8011542:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80116e0 <_svfiprintf_r+0x1e4>
 8011546:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801154a:	f04f 0901 	mov.w	r9, #1
 801154e:	4623      	mov	r3, r4
 8011550:	469a      	mov	sl, r3
 8011552:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011556:	b10a      	cbz	r2, 801155c <_svfiprintf_r+0x60>
 8011558:	2a25      	cmp	r2, #37	@ 0x25
 801155a:	d1f9      	bne.n	8011550 <_svfiprintf_r+0x54>
 801155c:	ebba 0b04 	subs.w	fp, sl, r4
 8011560:	d00b      	beq.n	801157a <_svfiprintf_r+0x7e>
 8011562:	465b      	mov	r3, fp
 8011564:	4622      	mov	r2, r4
 8011566:	4629      	mov	r1, r5
 8011568:	4638      	mov	r0, r7
 801156a:	f7ff ff6b 	bl	8011444 <__ssputs_r>
 801156e:	3001      	adds	r0, #1
 8011570:	f000 80a7 	beq.w	80116c2 <_svfiprintf_r+0x1c6>
 8011574:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011576:	445a      	add	r2, fp
 8011578:	9209      	str	r2, [sp, #36]	@ 0x24
 801157a:	f89a 3000 	ldrb.w	r3, [sl]
 801157e:	2b00      	cmp	r3, #0
 8011580:	f000 809f 	beq.w	80116c2 <_svfiprintf_r+0x1c6>
 8011584:	2300      	movs	r3, #0
 8011586:	f04f 32ff 	mov.w	r2, #4294967295
 801158a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801158e:	f10a 0a01 	add.w	sl, sl, #1
 8011592:	9304      	str	r3, [sp, #16]
 8011594:	9307      	str	r3, [sp, #28]
 8011596:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801159a:	931a      	str	r3, [sp, #104]	@ 0x68
 801159c:	4654      	mov	r4, sl
 801159e:	2205      	movs	r2, #5
 80115a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115a4:	484e      	ldr	r0, [pc, #312]	@ (80116e0 <_svfiprintf_r+0x1e4>)
 80115a6:	f7ee fea3 	bl	80002f0 <memchr>
 80115aa:	9a04      	ldr	r2, [sp, #16]
 80115ac:	b9d8      	cbnz	r0, 80115e6 <_svfiprintf_r+0xea>
 80115ae:	06d0      	lsls	r0, r2, #27
 80115b0:	bf44      	itt	mi
 80115b2:	2320      	movmi	r3, #32
 80115b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115b8:	0711      	lsls	r1, r2, #28
 80115ba:	bf44      	itt	mi
 80115bc:	232b      	movmi	r3, #43	@ 0x2b
 80115be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80115c2:	f89a 3000 	ldrb.w	r3, [sl]
 80115c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80115c8:	d015      	beq.n	80115f6 <_svfiprintf_r+0xfa>
 80115ca:	9a07      	ldr	r2, [sp, #28]
 80115cc:	4654      	mov	r4, sl
 80115ce:	2000      	movs	r0, #0
 80115d0:	f04f 0c0a 	mov.w	ip, #10
 80115d4:	4621      	mov	r1, r4
 80115d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80115da:	3b30      	subs	r3, #48	@ 0x30
 80115dc:	2b09      	cmp	r3, #9
 80115de:	d94b      	bls.n	8011678 <_svfiprintf_r+0x17c>
 80115e0:	b1b0      	cbz	r0, 8011610 <_svfiprintf_r+0x114>
 80115e2:	9207      	str	r2, [sp, #28]
 80115e4:	e014      	b.n	8011610 <_svfiprintf_r+0x114>
 80115e6:	eba0 0308 	sub.w	r3, r0, r8
 80115ea:	fa09 f303 	lsl.w	r3, r9, r3
 80115ee:	4313      	orrs	r3, r2
 80115f0:	9304      	str	r3, [sp, #16]
 80115f2:	46a2      	mov	sl, r4
 80115f4:	e7d2      	b.n	801159c <_svfiprintf_r+0xa0>
 80115f6:	9b03      	ldr	r3, [sp, #12]
 80115f8:	1d19      	adds	r1, r3, #4
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	9103      	str	r1, [sp, #12]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	bfbb      	ittet	lt
 8011602:	425b      	neglt	r3, r3
 8011604:	f042 0202 	orrlt.w	r2, r2, #2
 8011608:	9307      	strge	r3, [sp, #28]
 801160a:	9307      	strlt	r3, [sp, #28]
 801160c:	bfb8      	it	lt
 801160e:	9204      	strlt	r2, [sp, #16]
 8011610:	7823      	ldrb	r3, [r4, #0]
 8011612:	2b2e      	cmp	r3, #46	@ 0x2e
 8011614:	d10a      	bne.n	801162c <_svfiprintf_r+0x130>
 8011616:	7863      	ldrb	r3, [r4, #1]
 8011618:	2b2a      	cmp	r3, #42	@ 0x2a
 801161a:	d132      	bne.n	8011682 <_svfiprintf_r+0x186>
 801161c:	9b03      	ldr	r3, [sp, #12]
 801161e:	1d1a      	adds	r2, r3, #4
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	9203      	str	r2, [sp, #12]
 8011624:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011628:	3402      	adds	r4, #2
 801162a:	9305      	str	r3, [sp, #20]
 801162c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80116f0 <_svfiprintf_r+0x1f4>
 8011630:	7821      	ldrb	r1, [r4, #0]
 8011632:	2203      	movs	r2, #3
 8011634:	4650      	mov	r0, sl
 8011636:	f7ee fe5b 	bl	80002f0 <memchr>
 801163a:	b138      	cbz	r0, 801164c <_svfiprintf_r+0x150>
 801163c:	9b04      	ldr	r3, [sp, #16]
 801163e:	eba0 000a 	sub.w	r0, r0, sl
 8011642:	2240      	movs	r2, #64	@ 0x40
 8011644:	4082      	lsls	r2, r0
 8011646:	4313      	orrs	r3, r2
 8011648:	3401      	adds	r4, #1
 801164a:	9304      	str	r3, [sp, #16]
 801164c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011650:	4824      	ldr	r0, [pc, #144]	@ (80116e4 <_svfiprintf_r+0x1e8>)
 8011652:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011656:	2206      	movs	r2, #6
 8011658:	f7ee fe4a 	bl	80002f0 <memchr>
 801165c:	2800      	cmp	r0, #0
 801165e:	d036      	beq.n	80116ce <_svfiprintf_r+0x1d2>
 8011660:	4b21      	ldr	r3, [pc, #132]	@ (80116e8 <_svfiprintf_r+0x1ec>)
 8011662:	bb1b      	cbnz	r3, 80116ac <_svfiprintf_r+0x1b0>
 8011664:	9b03      	ldr	r3, [sp, #12]
 8011666:	3307      	adds	r3, #7
 8011668:	f023 0307 	bic.w	r3, r3, #7
 801166c:	3308      	adds	r3, #8
 801166e:	9303      	str	r3, [sp, #12]
 8011670:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011672:	4433      	add	r3, r6
 8011674:	9309      	str	r3, [sp, #36]	@ 0x24
 8011676:	e76a      	b.n	801154e <_svfiprintf_r+0x52>
 8011678:	fb0c 3202 	mla	r2, ip, r2, r3
 801167c:	460c      	mov	r4, r1
 801167e:	2001      	movs	r0, #1
 8011680:	e7a8      	b.n	80115d4 <_svfiprintf_r+0xd8>
 8011682:	2300      	movs	r3, #0
 8011684:	3401      	adds	r4, #1
 8011686:	9305      	str	r3, [sp, #20]
 8011688:	4619      	mov	r1, r3
 801168a:	f04f 0c0a 	mov.w	ip, #10
 801168e:	4620      	mov	r0, r4
 8011690:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011694:	3a30      	subs	r2, #48	@ 0x30
 8011696:	2a09      	cmp	r2, #9
 8011698:	d903      	bls.n	80116a2 <_svfiprintf_r+0x1a6>
 801169a:	2b00      	cmp	r3, #0
 801169c:	d0c6      	beq.n	801162c <_svfiprintf_r+0x130>
 801169e:	9105      	str	r1, [sp, #20]
 80116a0:	e7c4      	b.n	801162c <_svfiprintf_r+0x130>
 80116a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80116a6:	4604      	mov	r4, r0
 80116a8:	2301      	movs	r3, #1
 80116aa:	e7f0      	b.n	801168e <_svfiprintf_r+0x192>
 80116ac:	ab03      	add	r3, sp, #12
 80116ae:	9300      	str	r3, [sp, #0]
 80116b0:	462a      	mov	r2, r5
 80116b2:	4b0e      	ldr	r3, [pc, #56]	@ (80116ec <_svfiprintf_r+0x1f0>)
 80116b4:	a904      	add	r1, sp, #16
 80116b6:	4638      	mov	r0, r7
 80116b8:	f3af 8000 	nop.w
 80116bc:	1c42      	adds	r2, r0, #1
 80116be:	4606      	mov	r6, r0
 80116c0:	d1d6      	bne.n	8011670 <_svfiprintf_r+0x174>
 80116c2:	89ab      	ldrh	r3, [r5, #12]
 80116c4:	065b      	lsls	r3, r3, #25
 80116c6:	f53f af2d 	bmi.w	8011524 <_svfiprintf_r+0x28>
 80116ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80116cc:	e72c      	b.n	8011528 <_svfiprintf_r+0x2c>
 80116ce:	ab03      	add	r3, sp, #12
 80116d0:	9300      	str	r3, [sp, #0]
 80116d2:	462a      	mov	r2, r5
 80116d4:	4b05      	ldr	r3, [pc, #20]	@ (80116ec <_svfiprintf_r+0x1f0>)
 80116d6:	a904      	add	r1, sp, #16
 80116d8:	4638      	mov	r0, r7
 80116da:	f000 f879 	bl	80117d0 <_printf_i>
 80116de:	e7ed      	b.n	80116bc <_svfiprintf_r+0x1c0>
 80116e0:	08011f08 	.word	0x08011f08
 80116e4:	08011f12 	.word	0x08011f12
 80116e8:	00000000 	.word	0x00000000
 80116ec:	08011445 	.word	0x08011445
 80116f0:	08011f0e 	.word	0x08011f0e

080116f4 <_printf_common>:
 80116f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116f8:	4616      	mov	r6, r2
 80116fa:	4698      	mov	r8, r3
 80116fc:	688a      	ldr	r2, [r1, #8]
 80116fe:	690b      	ldr	r3, [r1, #16]
 8011700:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011704:	4293      	cmp	r3, r2
 8011706:	bfb8      	it	lt
 8011708:	4613      	movlt	r3, r2
 801170a:	6033      	str	r3, [r6, #0]
 801170c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011710:	4607      	mov	r7, r0
 8011712:	460c      	mov	r4, r1
 8011714:	b10a      	cbz	r2, 801171a <_printf_common+0x26>
 8011716:	3301      	adds	r3, #1
 8011718:	6033      	str	r3, [r6, #0]
 801171a:	6823      	ldr	r3, [r4, #0]
 801171c:	0699      	lsls	r1, r3, #26
 801171e:	bf42      	ittt	mi
 8011720:	6833      	ldrmi	r3, [r6, #0]
 8011722:	3302      	addmi	r3, #2
 8011724:	6033      	strmi	r3, [r6, #0]
 8011726:	6825      	ldr	r5, [r4, #0]
 8011728:	f015 0506 	ands.w	r5, r5, #6
 801172c:	d106      	bne.n	801173c <_printf_common+0x48>
 801172e:	f104 0a19 	add.w	sl, r4, #25
 8011732:	68e3      	ldr	r3, [r4, #12]
 8011734:	6832      	ldr	r2, [r6, #0]
 8011736:	1a9b      	subs	r3, r3, r2
 8011738:	42ab      	cmp	r3, r5
 801173a:	dc26      	bgt.n	801178a <_printf_common+0x96>
 801173c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011740:	6822      	ldr	r2, [r4, #0]
 8011742:	3b00      	subs	r3, #0
 8011744:	bf18      	it	ne
 8011746:	2301      	movne	r3, #1
 8011748:	0692      	lsls	r2, r2, #26
 801174a:	d42b      	bmi.n	80117a4 <_printf_common+0xb0>
 801174c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011750:	4641      	mov	r1, r8
 8011752:	4638      	mov	r0, r7
 8011754:	47c8      	blx	r9
 8011756:	3001      	adds	r0, #1
 8011758:	d01e      	beq.n	8011798 <_printf_common+0xa4>
 801175a:	6823      	ldr	r3, [r4, #0]
 801175c:	6922      	ldr	r2, [r4, #16]
 801175e:	f003 0306 	and.w	r3, r3, #6
 8011762:	2b04      	cmp	r3, #4
 8011764:	bf02      	ittt	eq
 8011766:	68e5      	ldreq	r5, [r4, #12]
 8011768:	6833      	ldreq	r3, [r6, #0]
 801176a:	1aed      	subeq	r5, r5, r3
 801176c:	68a3      	ldr	r3, [r4, #8]
 801176e:	bf0c      	ite	eq
 8011770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011774:	2500      	movne	r5, #0
 8011776:	4293      	cmp	r3, r2
 8011778:	bfc4      	itt	gt
 801177a:	1a9b      	subgt	r3, r3, r2
 801177c:	18ed      	addgt	r5, r5, r3
 801177e:	2600      	movs	r6, #0
 8011780:	341a      	adds	r4, #26
 8011782:	42b5      	cmp	r5, r6
 8011784:	d11a      	bne.n	80117bc <_printf_common+0xc8>
 8011786:	2000      	movs	r0, #0
 8011788:	e008      	b.n	801179c <_printf_common+0xa8>
 801178a:	2301      	movs	r3, #1
 801178c:	4652      	mov	r2, sl
 801178e:	4641      	mov	r1, r8
 8011790:	4638      	mov	r0, r7
 8011792:	47c8      	blx	r9
 8011794:	3001      	adds	r0, #1
 8011796:	d103      	bne.n	80117a0 <_printf_common+0xac>
 8011798:	f04f 30ff 	mov.w	r0, #4294967295
 801179c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117a0:	3501      	adds	r5, #1
 80117a2:	e7c6      	b.n	8011732 <_printf_common+0x3e>
 80117a4:	18e1      	adds	r1, r4, r3
 80117a6:	1c5a      	adds	r2, r3, #1
 80117a8:	2030      	movs	r0, #48	@ 0x30
 80117aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80117ae:	4422      	add	r2, r4
 80117b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80117b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80117b8:	3302      	adds	r3, #2
 80117ba:	e7c7      	b.n	801174c <_printf_common+0x58>
 80117bc:	2301      	movs	r3, #1
 80117be:	4622      	mov	r2, r4
 80117c0:	4641      	mov	r1, r8
 80117c2:	4638      	mov	r0, r7
 80117c4:	47c8      	blx	r9
 80117c6:	3001      	adds	r0, #1
 80117c8:	d0e6      	beq.n	8011798 <_printf_common+0xa4>
 80117ca:	3601      	adds	r6, #1
 80117cc:	e7d9      	b.n	8011782 <_printf_common+0x8e>
	...

080117d0 <_printf_i>:
 80117d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80117d4:	7e0f      	ldrb	r7, [r1, #24]
 80117d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80117d8:	2f78      	cmp	r7, #120	@ 0x78
 80117da:	4691      	mov	r9, r2
 80117dc:	4680      	mov	r8, r0
 80117de:	460c      	mov	r4, r1
 80117e0:	469a      	mov	sl, r3
 80117e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80117e6:	d807      	bhi.n	80117f8 <_printf_i+0x28>
 80117e8:	2f62      	cmp	r7, #98	@ 0x62
 80117ea:	d80a      	bhi.n	8011802 <_printf_i+0x32>
 80117ec:	2f00      	cmp	r7, #0
 80117ee:	f000 80d1 	beq.w	8011994 <_printf_i+0x1c4>
 80117f2:	2f58      	cmp	r7, #88	@ 0x58
 80117f4:	f000 80b8 	beq.w	8011968 <_printf_i+0x198>
 80117f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80117fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011800:	e03a      	b.n	8011878 <_printf_i+0xa8>
 8011802:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011806:	2b15      	cmp	r3, #21
 8011808:	d8f6      	bhi.n	80117f8 <_printf_i+0x28>
 801180a:	a101      	add	r1, pc, #4	@ (adr r1, 8011810 <_printf_i+0x40>)
 801180c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011810:	08011869 	.word	0x08011869
 8011814:	0801187d 	.word	0x0801187d
 8011818:	080117f9 	.word	0x080117f9
 801181c:	080117f9 	.word	0x080117f9
 8011820:	080117f9 	.word	0x080117f9
 8011824:	080117f9 	.word	0x080117f9
 8011828:	0801187d 	.word	0x0801187d
 801182c:	080117f9 	.word	0x080117f9
 8011830:	080117f9 	.word	0x080117f9
 8011834:	080117f9 	.word	0x080117f9
 8011838:	080117f9 	.word	0x080117f9
 801183c:	0801197b 	.word	0x0801197b
 8011840:	080118a7 	.word	0x080118a7
 8011844:	08011935 	.word	0x08011935
 8011848:	080117f9 	.word	0x080117f9
 801184c:	080117f9 	.word	0x080117f9
 8011850:	0801199d 	.word	0x0801199d
 8011854:	080117f9 	.word	0x080117f9
 8011858:	080118a7 	.word	0x080118a7
 801185c:	080117f9 	.word	0x080117f9
 8011860:	080117f9 	.word	0x080117f9
 8011864:	0801193d 	.word	0x0801193d
 8011868:	6833      	ldr	r3, [r6, #0]
 801186a:	1d1a      	adds	r2, r3, #4
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	6032      	str	r2, [r6, #0]
 8011870:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011874:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011878:	2301      	movs	r3, #1
 801187a:	e09c      	b.n	80119b6 <_printf_i+0x1e6>
 801187c:	6833      	ldr	r3, [r6, #0]
 801187e:	6820      	ldr	r0, [r4, #0]
 8011880:	1d19      	adds	r1, r3, #4
 8011882:	6031      	str	r1, [r6, #0]
 8011884:	0606      	lsls	r6, r0, #24
 8011886:	d501      	bpl.n	801188c <_printf_i+0xbc>
 8011888:	681d      	ldr	r5, [r3, #0]
 801188a:	e003      	b.n	8011894 <_printf_i+0xc4>
 801188c:	0645      	lsls	r5, r0, #25
 801188e:	d5fb      	bpl.n	8011888 <_printf_i+0xb8>
 8011890:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011894:	2d00      	cmp	r5, #0
 8011896:	da03      	bge.n	80118a0 <_printf_i+0xd0>
 8011898:	232d      	movs	r3, #45	@ 0x2d
 801189a:	426d      	negs	r5, r5
 801189c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118a0:	4858      	ldr	r0, [pc, #352]	@ (8011a04 <_printf_i+0x234>)
 80118a2:	230a      	movs	r3, #10
 80118a4:	e011      	b.n	80118ca <_printf_i+0xfa>
 80118a6:	6821      	ldr	r1, [r4, #0]
 80118a8:	6833      	ldr	r3, [r6, #0]
 80118aa:	0608      	lsls	r0, r1, #24
 80118ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80118b0:	d402      	bmi.n	80118b8 <_printf_i+0xe8>
 80118b2:	0649      	lsls	r1, r1, #25
 80118b4:	bf48      	it	mi
 80118b6:	b2ad      	uxthmi	r5, r5
 80118b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80118ba:	4852      	ldr	r0, [pc, #328]	@ (8011a04 <_printf_i+0x234>)
 80118bc:	6033      	str	r3, [r6, #0]
 80118be:	bf14      	ite	ne
 80118c0:	230a      	movne	r3, #10
 80118c2:	2308      	moveq	r3, #8
 80118c4:	2100      	movs	r1, #0
 80118c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80118ca:	6866      	ldr	r6, [r4, #4]
 80118cc:	60a6      	str	r6, [r4, #8]
 80118ce:	2e00      	cmp	r6, #0
 80118d0:	db05      	blt.n	80118de <_printf_i+0x10e>
 80118d2:	6821      	ldr	r1, [r4, #0]
 80118d4:	432e      	orrs	r6, r5
 80118d6:	f021 0104 	bic.w	r1, r1, #4
 80118da:	6021      	str	r1, [r4, #0]
 80118dc:	d04b      	beq.n	8011976 <_printf_i+0x1a6>
 80118de:	4616      	mov	r6, r2
 80118e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80118e4:	fb03 5711 	mls	r7, r3, r1, r5
 80118e8:	5dc7      	ldrb	r7, [r0, r7]
 80118ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80118ee:	462f      	mov	r7, r5
 80118f0:	42bb      	cmp	r3, r7
 80118f2:	460d      	mov	r5, r1
 80118f4:	d9f4      	bls.n	80118e0 <_printf_i+0x110>
 80118f6:	2b08      	cmp	r3, #8
 80118f8:	d10b      	bne.n	8011912 <_printf_i+0x142>
 80118fa:	6823      	ldr	r3, [r4, #0]
 80118fc:	07df      	lsls	r7, r3, #31
 80118fe:	d508      	bpl.n	8011912 <_printf_i+0x142>
 8011900:	6923      	ldr	r3, [r4, #16]
 8011902:	6861      	ldr	r1, [r4, #4]
 8011904:	4299      	cmp	r1, r3
 8011906:	bfde      	ittt	le
 8011908:	2330      	movle	r3, #48	@ 0x30
 801190a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801190e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011912:	1b92      	subs	r2, r2, r6
 8011914:	6122      	str	r2, [r4, #16]
 8011916:	f8cd a000 	str.w	sl, [sp]
 801191a:	464b      	mov	r3, r9
 801191c:	aa03      	add	r2, sp, #12
 801191e:	4621      	mov	r1, r4
 8011920:	4640      	mov	r0, r8
 8011922:	f7ff fee7 	bl	80116f4 <_printf_common>
 8011926:	3001      	adds	r0, #1
 8011928:	d14a      	bne.n	80119c0 <_printf_i+0x1f0>
 801192a:	f04f 30ff 	mov.w	r0, #4294967295
 801192e:	b004      	add	sp, #16
 8011930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011934:	6823      	ldr	r3, [r4, #0]
 8011936:	f043 0320 	orr.w	r3, r3, #32
 801193a:	6023      	str	r3, [r4, #0]
 801193c:	4832      	ldr	r0, [pc, #200]	@ (8011a08 <_printf_i+0x238>)
 801193e:	2778      	movs	r7, #120	@ 0x78
 8011940:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011944:	6823      	ldr	r3, [r4, #0]
 8011946:	6831      	ldr	r1, [r6, #0]
 8011948:	061f      	lsls	r7, r3, #24
 801194a:	f851 5b04 	ldr.w	r5, [r1], #4
 801194e:	d402      	bmi.n	8011956 <_printf_i+0x186>
 8011950:	065f      	lsls	r7, r3, #25
 8011952:	bf48      	it	mi
 8011954:	b2ad      	uxthmi	r5, r5
 8011956:	6031      	str	r1, [r6, #0]
 8011958:	07d9      	lsls	r1, r3, #31
 801195a:	bf44      	itt	mi
 801195c:	f043 0320 	orrmi.w	r3, r3, #32
 8011960:	6023      	strmi	r3, [r4, #0]
 8011962:	b11d      	cbz	r5, 801196c <_printf_i+0x19c>
 8011964:	2310      	movs	r3, #16
 8011966:	e7ad      	b.n	80118c4 <_printf_i+0xf4>
 8011968:	4826      	ldr	r0, [pc, #152]	@ (8011a04 <_printf_i+0x234>)
 801196a:	e7e9      	b.n	8011940 <_printf_i+0x170>
 801196c:	6823      	ldr	r3, [r4, #0]
 801196e:	f023 0320 	bic.w	r3, r3, #32
 8011972:	6023      	str	r3, [r4, #0]
 8011974:	e7f6      	b.n	8011964 <_printf_i+0x194>
 8011976:	4616      	mov	r6, r2
 8011978:	e7bd      	b.n	80118f6 <_printf_i+0x126>
 801197a:	6833      	ldr	r3, [r6, #0]
 801197c:	6825      	ldr	r5, [r4, #0]
 801197e:	6961      	ldr	r1, [r4, #20]
 8011980:	1d18      	adds	r0, r3, #4
 8011982:	6030      	str	r0, [r6, #0]
 8011984:	062e      	lsls	r6, r5, #24
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	d501      	bpl.n	801198e <_printf_i+0x1be>
 801198a:	6019      	str	r1, [r3, #0]
 801198c:	e002      	b.n	8011994 <_printf_i+0x1c4>
 801198e:	0668      	lsls	r0, r5, #25
 8011990:	d5fb      	bpl.n	801198a <_printf_i+0x1ba>
 8011992:	8019      	strh	r1, [r3, #0]
 8011994:	2300      	movs	r3, #0
 8011996:	6123      	str	r3, [r4, #16]
 8011998:	4616      	mov	r6, r2
 801199a:	e7bc      	b.n	8011916 <_printf_i+0x146>
 801199c:	6833      	ldr	r3, [r6, #0]
 801199e:	1d1a      	adds	r2, r3, #4
 80119a0:	6032      	str	r2, [r6, #0]
 80119a2:	681e      	ldr	r6, [r3, #0]
 80119a4:	6862      	ldr	r2, [r4, #4]
 80119a6:	2100      	movs	r1, #0
 80119a8:	4630      	mov	r0, r6
 80119aa:	f7ee fca1 	bl	80002f0 <memchr>
 80119ae:	b108      	cbz	r0, 80119b4 <_printf_i+0x1e4>
 80119b0:	1b80      	subs	r0, r0, r6
 80119b2:	6060      	str	r0, [r4, #4]
 80119b4:	6863      	ldr	r3, [r4, #4]
 80119b6:	6123      	str	r3, [r4, #16]
 80119b8:	2300      	movs	r3, #0
 80119ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119be:	e7aa      	b.n	8011916 <_printf_i+0x146>
 80119c0:	6923      	ldr	r3, [r4, #16]
 80119c2:	4632      	mov	r2, r6
 80119c4:	4649      	mov	r1, r9
 80119c6:	4640      	mov	r0, r8
 80119c8:	47d0      	blx	sl
 80119ca:	3001      	adds	r0, #1
 80119cc:	d0ad      	beq.n	801192a <_printf_i+0x15a>
 80119ce:	6823      	ldr	r3, [r4, #0]
 80119d0:	079b      	lsls	r3, r3, #30
 80119d2:	d413      	bmi.n	80119fc <_printf_i+0x22c>
 80119d4:	68e0      	ldr	r0, [r4, #12]
 80119d6:	9b03      	ldr	r3, [sp, #12]
 80119d8:	4298      	cmp	r0, r3
 80119da:	bfb8      	it	lt
 80119dc:	4618      	movlt	r0, r3
 80119de:	e7a6      	b.n	801192e <_printf_i+0x15e>
 80119e0:	2301      	movs	r3, #1
 80119e2:	4632      	mov	r2, r6
 80119e4:	4649      	mov	r1, r9
 80119e6:	4640      	mov	r0, r8
 80119e8:	47d0      	blx	sl
 80119ea:	3001      	adds	r0, #1
 80119ec:	d09d      	beq.n	801192a <_printf_i+0x15a>
 80119ee:	3501      	adds	r5, #1
 80119f0:	68e3      	ldr	r3, [r4, #12]
 80119f2:	9903      	ldr	r1, [sp, #12]
 80119f4:	1a5b      	subs	r3, r3, r1
 80119f6:	42ab      	cmp	r3, r5
 80119f8:	dcf2      	bgt.n	80119e0 <_printf_i+0x210>
 80119fa:	e7eb      	b.n	80119d4 <_printf_i+0x204>
 80119fc:	2500      	movs	r5, #0
 80119fe:	f104 0619 	add.w	r6, r4, #25
 8011a02:	e7f5      	b.n	80119f0 <_printf_i+0x220>
 8011a04:	08011f19 	.word	0x08011f19
 8011a08:	08011f2a 	.word	0x08011f2a

08011a0c <memmove>:
 8011a0c:	4288      	cmp	r0, r1
 8011a0e:	b510      	push	{r4, lr}
 8011a10:	eb01 0402 	add.w	r4, r1, r2
 8011a14:	d902      	bls.n	8011a1c <memmove+0x10>
 8011a16:	4284      	cmp	r4, r0
 8011a18:	4623      	mov	r3, r4
 8011a1a:	d807      	bhi.n	8011a2c <memmove+0x20>
 8011a1c:	1e43      	subs	r3, r0, #1
 8011a1e:	42a1      	cmp	r1, r4
 8011a20:	d008      	beq.n	8011a34 <memmove+0x28>
 8011a22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a2a:	e7f8      	b.n	8011a1e <memmove+0x12>
 8011a2c:	4402      	add	r2, r0
 8011a2e:	4601      	mov	r1, r0
 8011a30:	428a      	cmp	r2, r1
 8011a32:	d100      	bne.n	8011a36 <memmove+0x2a>
 8011a34:	bd10      	pop	{r4, pc}
 8011a36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011a3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011a3e:	e7f7      	b.n	8011a30 <memmove+0x24>

08011a40 <_sbrk_r>:
 8011a40:	b538      	push	{r3, r4, r5, lr}
 8011a42:	4d06      	ldr	r5, [pc, #24]	@ (8011a5c <_sbrk_r+0x1c>)
 8011a44:	2300      	movs	r3, #0
 8011a46:	4604      	mov	r4, r0
 8011a48:	4608      	mov	r0, r1
 8011a4a:	602b      	str	r3, [r5, #0]
 8011a4c:	f7fe fc72 	bl	8010334 <_sbrk>
 8011a50:	1c43      	adds	r3, r0, #1
 8011a52:	d102      	bne.n	8011a5a <_sbrk_r+0x1a>
 8011a54:	682b      	ldr	r3, [r5, #0]
 8011a56:	b103      	cbz	r3, 8011a5a <_sbrk_r+0x1a>
 8011a58:	6023      	str	r3, [r4, #0]
 8011a5a:	bd38      	pop	{r3, r4, r5, pc}
 8011a5c:	2400ebcc 	.word	0x2400ebcc

08011a60 <memcpy>:
 8011a60:	440a      	add	r2, r1
 8011a62:	4291      	cmp	r1, r2
 8011a64:	f100 33ff 	add.w	r3, r0, #4294967295
 8011a68:	d100      	bne.n	8011a6c <memcpy+0xc>
 8011a6a:	4770      	bx	lr
 8011a6c:	b510      	push	{r4, lr}
 8011a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011a72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011a76:	4291      	cmp	r1, r2
 8011a78:	d1f9      	bne.n	8011a6e <memcpy+0xe>
 8011a7a:	bd10      	pop	{r4, pc}

08011a7c <_realloc_r>:
 8011a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a80:	4607      	mov	r7, r0
 8011a82:	4614      	mov	r4, r2
 8011a84:	460d      	mov	r5, r1
 8011a86:	b921      	cbnz	r1, 8011a92 <_realloc_r+0x16>
 8011a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011a8c:	4611      	mov	r1, r2
 8011a8e:	f7ff bc4d 	b.w	801132c <_malloc_r>
 8011a92:	b92a      	cbnz	r2, 8011aa0 <_realloc_r+0x24>
 8011a94:	f7ff fbde 	bl	8011254 <_free_r>
 8011a98:	4625      	mov	r5, r4
 8011a9a:	4628      	mov	r0, r5
 8011a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011aa0:	f000 f81a 	bl	8011ad8 <_malloc_usable_size_r>
 8011aa4:	4284      	cmp	r4, r0
 8011aa6:	4606      	mov	r6, r0
 8011aa8:	d802      	bhi.n	8011ab0 <_realloc_r+0x34>
 8011aaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011aae:	d8f4      	bhi.n	8011a9a <_realloc_r+0x1e>
 8011ab0:	4621      	mov	r1, r4
 8011ab2:	4638      	mov	r0, r7
 8011ab4:	f7ff fc3a 	bl	801132c <_malloc_r>
 8011ab8:	4680      	mov	r8, r0
 8011aba:	b908      	cbnz	r0, 8011ac0 <_realloc_r+0x44>
 8011abc:	4645      	mov	r5, r8
 8011abe:	e7ec      	b.n	8011a9a <_realloc_r+0x1e>
 8011ac0:	42b4      	cmp	r4, r6
 8011ac2:	4622      	mov	r2, r4
 8011ac4:	4629      	mov	r1, r5
 8011ac6:	bf28      	it	cs
 8011ac8:	4632      	movcs	r2, r6
 8011aca:	f7ff ffc9 	bl	8011a60 <memcpy>
 8011ace:	4629      	mov	r1, r5
 8011ad0:	4638      	mov	r0, r7
 8011ad2:	f7ff fbbf 	bl	8011254 <_free_r>
 8011ad6:	e7f1      	b.n	8011abc <_realloc_r+0x40>

08011ad8 <_malloc_usable_size_r>:
 8011ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011adc:	1f18      	subs	r0, r3, #4
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	bfbc      	itt	lt
 8011ae2:	580b      	ldrlt	r3, [r1, r0]
 8011ae4:	18c0      	addlt	r0, r0, r3
 8011ae6:	4770      	bx	lr

08011ae8 <_init>:
 8011ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aea:	bf00      	nop
 8011aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011aee:	bc08      	pop	{r3}
 8011af0:	469e      	mov	lr, r3
 8011af2:	4770      	bx	lr

08011af4 <_fini>:
 8011af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011af6:	bf00      	nop
 8011af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011afa:	bc08      	pop	{r3}
 8011afc:	469e      	mov	lr, r3
 8011afe:	4770      	bx	lr
