

// Xilinx has a different HDL entity for the internal JTAG in each of these.
// How thoughtful.

//`define SPARTAN2
//`define SPARTAN3  // This is also used for SPARTAN 3E devices
//`define SPARTAN3A
//`define VIRTEX
//`define VIRTEX2  // Also used for the VIRTEX 2P
`define VIRTEX4
//`define VIRTEX5