Wei-Yu Chen , Sandeep K. Gupta , Melvin A. Breuer, Test Generation for Crosstalk-Induced Delay in Integrated Circuits, Proceedings of the 1999 IEEE International Test Conference, p.191, September 28-30, 1999
Zhen Chen , Dong Xiang, A novel test application scheme for high transition fault coverage and low test cost, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.966-976, June 2010[doi>10.1109/TCAD.2010.2048359]
Zhen Chen , Krishnendu Chakrabarty , Dong Xiang, MVP: Minimum-Violations Partitioning for Reducing Capture Power in At-Speed Delay-Fault Testing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.11, p.1762-1767, November 2011[doi>10.1109/TCAD.2011.2162237]
Zhen Chen , Dong Xiang , Boxue Yin, The ATPG Conflict-Driven Scheme for High Transition Fault Coverage and Low Test Cost, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.146-151, May 03-07, 2009[doi>10.1109/VTS.2009.15]
K. -T. Cheng , H. -C. Chen, Classification and identification of nonrobust untestable path delay faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.845-853, November 2006[doi>10.1109/43.511566]
Devta-Prasanna, N., Goel, S. K., Gunda, A., Ward, A., and Krishnamurthy, P. 2009. Accurate measurement of small delay defect coverage of test patterns. In Proceedings of the International Test Conference.
Sandeep Kumar Goel , Narendra Devta-Prasanna , Ritesh P. Turakhia, Effective and Efficient Test Pattern Generation for Small Delay Defect, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.111-116, May 03-07, 2009[doi>10.1109/VTS.2009.28]
Sandeep Kumar Goel , Krishnendu Chakrabarty , Mahmut Yilmaz , Ke Peng , Mohammad Tehranipoor, Circuit Topology-Based Test Pattern Generation for Small-Delay Defects, Proceedings of the 2010 19th IEEE Asian Test Symposium, p.307-312, December 01-04, 2010[doi>10.1109/ATS.2010.59]
Puneet Gupta , Michael S. Hsiao, ALAPTF: A NEW TRANSITION FAULTMODEL AND THE ATPG ALGORITHM, Proceedings of the International Test Conference on International Test Conference, p.1053-1060, October 26-28, 2004
Sankar Gurumurthy , Ramtilak Vemu , Jacob A. Abraham , Daniel G. Saab, Automatic Generation of Instructions to Robustly Test Delay Defects in Processors, Proceedings of the 12th IEEE European Test Symposium, p.173-178, May 20-24, 2007[doi>10.1109/ETS.2007.13]
Hamada, S., Maeda, T., Takatori, A., Noduyama, Y., and Sato, Y. 2006. Recognition of sensitized longest paths in transition delay faults. In Proceedings of the International Test Conference.
Kajihara, S., Morishima, S., Takuma, A., Wen, X., Maeda, T., Hamada, S., and Sato, Y. 2006. A framework of high-quality transition fault ATPG for scan circuits. In Proceedings of the International Test Conference.
Li, B., Fang, L., and Hsiao, M. 2007. Efficient power droop aware delay fault testing. In Proceedings of the International Test Conference.
Xijiang Lin , Kun-Han Tsai , Chen Wang , Mark Kassab , Janusz Rajski , Takeo Kobayashi , Randy Klingenberg , Yasuo Sato , Shuji Hamada , Takashi Aikyo, Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects, Proceedings of the 15th Asian Test Symposium, p.139-146, November 20-23, 2006[doi>10.1109/ATS.2006.81]
Xijiang Lin , Mark Kassab , Janusz Rajski, Test Generation for Timing-Critical Transition Faults, Proceedings of the 16th Asian Test Symposium, p.493-500, October 08-11, 2007
Xiang Lu , Zhuo Li , Wangqi Qiu , D. M.H. Walker , Weiping Shi, Longest-path selection for delay test under process variation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.12, p.1924-1929, November 2006[doi>10.1109/TCAD.2005.852674]
Subhasish Mitra , Erik Volkerink , Edward J. McCluskey , Stefan Eichenberger, Delay Defect Screening using Process Monitor Structures, Proceedings of the 22nd IEEE VLSI Test Symposium, p.43, April 25-29, 2004
Michael Orshansky , Arnab Bandyopadhyay, Fast statistical timing analysis handling arbitrary delay correlations, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996664]
E. S. Park , M. R. Mercer , T. W. Williams, Statistical delay fault coverage and defect level for delay faults, Proceedings of the 1988 international conference on Test: new frontiers in testing, September 12-14, 1988, Washington, D.C.
Peng, K., Bao, F., Shofner, G., Winemberg, L., and Tehranipoor, M. 2011. Case study: Efficient SDD test generation for very large integrated circuits. In Proceedings of the VLSI Test Symposium. 78--83.
Peng, K., Thibodeau, J., Yilmaz, M., Chakrabarty, K., and Tehranipoor, M. 2010. A novel hybrid method for SDD pattern grading and selection. In Proceedings of the VLSI Test Symposium. 45--50.
Irith Pomeranz , Sudhakar M. Reddy, Transition path delay faults: a new path delay fault model for small and large delay defects, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.1, p.98-107, January 2008[doi>10.1109/TVLSI.2007.909796]
Richard Putman , Rahul Gawde, Enhanced Timing-Based Transition Delay Testing for Small Delay Defects, Proceedings of the 24th IEEE VLSI Test Symposium, p.336-342, April 30-May 04, 2006[doi>10.1109/VTS.2006.33]
Wangqi Qiu , Jing Wang , D. M.  H. Walker , Divya Reddy , Zhuo Li , Weiping Shi , Hari Balachandran, K Longest Paths Per Gate (KLPG) Test Generation for Scan-Based Sequential Circuits, Proceedings of the International Test Conference on International Test Conference, p.223-231, October 26-28, 2004
Sato, Y., Hamada, S., Maeda, T., Takatori, A., Noduyama, Y., and Kajihara, S. 2004. Invisible delay quality--SDQM model lights up what could not be seen. In Proceedings of the IEEE Int. Test Conference.
J. Savir , S. Patil, Broad-side delay test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.8, p.1057-1064, November 2006[doi>10.1109/43.298042]
Yun Shao , Sudhakar M. Reddy , Irith Pomeranz , Seiji Kajihara, On Selecting Testable Paths in Scan Designs, Journal of Electronic Testing: Theory and Applications, v.19 n.4, p.447-456, August 2003[doi>10.1023/A:1024648227669]
Manish Sharma , Janak H. Patel, Finding a Small Set of Longest Testable Paths that Cover Every Gate, Proceedings of the 2002 IEEE International Test Conference, p.974, October 07-10, 2002
Rajeshwary Tayade , Jacob A. Abraham, Critical Path Selection for Delay Testing Considering Coupling Noise, Journal of Electronic Testing: Theory and Applications, v.25 n.4-5, p.213-223, August    2009[doi>10.1007/s10836-009-5105-7]
Rajeshwary Tayade , Jacob Abraham, Small-delay defect detection in the presence of process variations, Microelectronics Journal, v.39 n.8, p.1093-1100, August, 2008[doi>10.1016/j.mejo.2008.01.003]
Turakhia, H., Daasch, W., Ward, M., and Van Slyke, J. 2007. Silicon evaluation of longest path avoidance testing for small-delay defects. In Proceedings of the IEEE International Test Conference.
Sying-Jyan Wang , Kuo-Lin Peng , Kuang-Cyun Hsiao , Katherine Shu-Min Li, Layout-aware scan chain reorder for launch-off-shift transition test coverage, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.4, p.1-16, September 2008[doi>10.1145/1391962.1391972]
Dong Xiang , Zhen Chen , Laung-Terng Wang, Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-24, April 2012[doi>10.1145/2159542.2159550]
Dong Xiang , Boxue Yin , Kwang-Ting Cheng, Dynamic Test Compaction for Transition Faults in Broadside Scan Testing Based on an Influence Cone Measure, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.251-256, May 03-07, 2009[doi>10.1109/VTS.2009.14]
Qiang Xu , Nicola Nicolici, DFT Infrastructure for Broadside Two-Pattern Test of Core-Based SOCs, IEEE Transactions on Computers, v.55 n.4, p.470-485, April 2006[doi>10.1109/TC.2006.56]
Haihua Yan , Adit D. Singh, Evaluating the Effectiveness of Detecting Delay Defects in the Slack Interval: A Simulation Study, Proceedings of the International Test Conference on International Test Conference, p.242-251, October 26-28, 2004
Kai Yang , Kwang-Ting Cheng , Li-C. Wang, TranGen: a SAT-based ATPG for path-oriented transition faults, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Mahmut Yilmaz , Krishnendu Chakrabarty , Mohammad Tehranipoor, Test-Pattern Grading and Pattern Selection for Small-Delay Defects, Proceedings of the 26th IEEE VLSI Test Symposium, p.233-239, April 27-May 01, 2008[doi>10.1109/VTS.2008.32]
Mahmut Yilmaz , Krishnendu Chakrabarty , Mohammad Tehranipoor, Test-pattern selection for screening small-delay defects in very-deep submicrometer integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.5, p.760-773, May 2010[doi>10.1109/TCAD.2010.2043591]
Boxue Yin , Dong Xiang , Zhen Chen, New Techniques for Accelerating Small Delay ATPG and Generating Compact Test Sets, Proceedings of the 2009 22nd International Conference on VLSI Design, p.221-226, January 05-09, 2009[doi>10.1109/VLSI.Design.2009.64]
