#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002af673c0d70 .scope module, "TFF_POS" "TFF_POS" 2 22;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
o000002af673caf78 .functor BUFZ 1, C4<z>; HiZ drive
v000002af673bc9f0_0 .net "CLK", 0 0, o000002af673caf78;  0 drivers
v000002af673bd0d0_0 .var "T", 0 0;
E_000002af673c0330 .event posedge, v000002af673bc9f0_0;
S_000002af6737e700 .scope module, "testbench" "testbench" 3 47;
 .timescale 0 0;
v000002af67420b50_0 .var "CLK", 0 0;
v000002af6741f390_0 .net "E", 0 0, L_000002af673be900;  1 drivers
v000002af6741f430_0 .net "TCR", 6 0, L_000002af67420d30;  1 drivers
S_000002af6737e890 .scope module, "UUT" "TCBlock" 3 54, 3 27 0, S_000002af6737e700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "TCR";
    .port_info 1 /OUTPUT 1 "E";
    .port_info 2 /INPUT 1 "CLK";
L_000002af673bec80 .functor OR 1, L_000002af67420510, L_000002af67420dd0, C4<0>, C4<0>;
L_000002af673be890 .functor OR 1, L_000002af673bec80, L_000002af6741f7f0, C4<0>, C4<0>;
L_000002af673be7b0 .functor OR 1, L_000002af673be890, L_000002af674205b0, C4<0>, C4<0>;
L_000002af673bea50 .functor OR 1, L_000002af673be7b0, L_000002af6741f890, C4<0>, C4<0>;
L_000002af673be9e0 .functor OR 1, L_000002af673bea50, L_000002af6741fcf0, C4<0>, C4<0>;
L_000002af673be820 .functor OR 1, L_000002af673be9e0, L_000002af6741f250, C4<0>, C4<0>;
L_000002af673be900 .functor NOT 1, L_000002af673be820, C4<0>, C4<0>, C4<0>;
v000002af67420330_0 .net "CLK", 0 0, v000002af67420b50_0;  1 drivers
v000002af67420790_0 .net "E", 0 0, L_000002af673be900;  alias, 1 drivers
v000002af67420c90_0 .net "TCR", 6 0, L_000002af67420d30;  alias, 1 drivers
v000002af67420150_0 .net *"_ivl_28", 0 0, L_000002af67420510;  1 drivers
v000002af67420ab0_0 .net *"_ivl_30", 0 0, L_000002af67420dd0;  1 drivers
v000002af674201f0_0 .net *"_ivl_31", 0 0, L_000002af673bec80;  1 drivers
v000002af6741fa70_0 .net *"_ivl_34", 0 0, L_000002af6741f7f0;  1 drivers
v000002af67420830_0 .net *"_ivl_35", 0 0, L_000002af673be890;  1 drivers
v000002af6741f6b0_0 .net *"_ivl_38", 0 0, L_000002af674205b0;  1 drivers
v000002af6741f930_0 .net *"_ivl_39", 0 0, L_000002af673be7b0;  1 drivers
v000002af674200b0_0 .net *"_ivl_42", 0 0, L_000002af6741f890;  1 drivers
v000002af67420f10_0 .net *"_ivl_43", 0 0, L_000002af673bea50;  1 drivers
v000002af67420290_0 .net *"_ivl_46", 0 0, L_000002af6741fcf0;  1 drivers
v000002af674203d0_0 .net *"_ivl_47", 0 0, L_000002af673be9e0;  1 drivers
v000002af6741fb10_0 .net *"_ivl_50", 0 0, L_000002af6741f250;  1 drivers
v000002af6741f9d0_0 .net *"_ivl_51", 0 0, L_000002af673be820;  1 drivers
L_000002af6741fbb0 .part L_000002af67420d30, 0, 1;
L_000002af67420470 .part L_000002af67420d30, 1, 1;
L_000002af6741f570 .part L_000002af67420d30, 2, 1;
L_000002af6741f070 .part L_000002af67420d30, 3, 1;
L_000002af67420bf0 .part L_000002af67420d30, 4, 1;
LS_000002af67420d30_0_0 .concat8 [ 1 1 1 1], v000002af673bcc70_0, v000002af673bcdb0_0, v000002af673bd2b0_0, v000002af6741f2f0_0;
LS_000002af67420d30_0_4 .concat8 [ 1 1 1 0], v000002af6741fc50_0, v000002af674208d0_0, v000002af67420a10_0;
L_000002af67420d30 .concat8 [ 4 3 0 0], LS_000002af67420d30_0_0, LS_000002af67420d30_0_4;
L_000002af6741f750 .part L_000002af67420d30, 5, 1;
L_000002af67420510 .part L_000002af67420d30, 0, 1;
L_000002af67420dd0 .part L_000002af67420d30, 1, 1;
L_000002af6741f7f0 .part L_000002af67420d30, 2, 1;
L_000002af674205b0 .part L_000002af67420d30, 3, 1;
L_000002af6741f890 .part L_000002af67420d30, 4, 1;
L_000002af6741fcf0 .part L_000002af67420d30, 5, 1;
L_000002af6741f250 .part L_000002af67420d30, 6, 1;
S_000002af673c41e0 .scope module, "T0" "TFF_NEG" 3 34, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af673bd170_0 .net "CLK", 0 0, v000002af67420b50_0;  alias, 1 drivers
v000002af673bcc70_0 .var "T", 0 0;
E_000002af673c0130 .event negedge, v000002af673bd170_0;
S_000002af673c4370 .scope module, "T1" "TFF_NEG" 3 35, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af673bcd10_0 .net "CLK", 0 0, L_000002af6741fbb0;  1 drivers
v000002af673bcdb0_0 .var "T", 0 0;
E_000002af673c0870 .event negedge, v000002af673bcd10_0;
S_000002af673c52f0 .scope module, "T2" "TFF_NEG" 3 36, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af673bce50_0 .net "CLK", 0 0, L_000002af67420470;  1 drivers
v000002af673bd2b0_0 .var "T", 0 0;
E_000002af673bfbb0 .event negedge, v000002af673bce50_0;
S_000002af673c5480 .scope module, "T3" "TFF_NEG" 3 37, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af6741f610_0 .net "CLK", 0 0, L_000002af6741f570;  1 drivers
v000002af6741f2f0_0 .var "T", 0 0;
E_000002af673c0570 .event negedge, v000002af6741f610_0;
S_000002af673c60b0 .scope module, "T4" "TFF_NEG" 3 38, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af67420970_0 .net "CLK", 0 0, L_000002af6741f070;  1 drivers
v000002af6741fc50_0 .var "T", 0 0;
E_000002af673c0170 .event negedge, v000002af67420970_0;
S_000002af673c6240 .scope module, "T5" "TFF_NEG" 3 39, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af67420010_0 .net "CLK", 0 0, L_000002af67420bf0;  1 drivers
v000002af674208d0_0 .var "T", 0 0;
E_000002af673bfdb0 .event negedge, v000002af67420010_0;
S_000002af673766c0 .scope module, "T6" "TFF_NEG" 3 40, 2 33 0, S_000002af6737e890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "T";
    .port_info 1 /INPUT 1 "CLK";
v000002af6741f4d0_0 .net "CLK", 0 0, L_000002af6741f750;  1 drivers
v000002af67420a10_0 .var "T", 0 0;
E_000002af673c01b0 .event negedge, v000002af6741f4d0_0;
    .scope S_000002af673c0d70;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af673bd0d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002af673c0d70;
T_1 ;
    %wait E_000002af673c0330;
    %load/vec4 v000002af673bd0d0_0;
    %inv;
    %store/vec4 v000002af673bd0d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002af673c41e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af673bcc70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002af673c41e0;
T_3 ;
    %wait E_000002af673c0130;
    %load/vec4 v000002af673bcc70_0;
    %inv;
    %store/vec4 v000002af673bcc70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002af673c4370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af673bcdb0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002af673c4370;
T_5 ;
    %wait E_000002af673c0870;
    %load/vec4 v000002af673bcdb0_0;
    %inv;
    %store/vec4 v000002af673bcdb0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002af673c52f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af673bd2b0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002af673c52f0;
T_7 ;
    %wait E_000002af673bfbb0;
    %load/vec4 v000002af673bd2b0_0;
    %inv;
    %store/vec4 v000002af673bd2b0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002af673c5480;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af6741f2f0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000002af673c5480;
T_9 ;
    %wait E_000002af673c0570;
    %load/vec4 v000002af6741f2f0_0;
    %inv;
    %store/vec4 v000002af6741f2f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002af673c60b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af6741fc50_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000002af673c60b0;
T_11 ;
    %wait E_000002af673c0170;
    %load/vec4 v000002af6741fc50_0;
    %inv;
    %store/vec4 v000002af6741fc50_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000002af673c6240;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af674208d0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000002af673c6240;
T_13 ;
    %wait E_000002af673bfdb0;
    %load/vec4 v000002af674208d0_0;
    %inv;
    %store/vec4 v000002af674208d0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002af673766c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af67420a10_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000002af673766c0;
T_15 ;
    %wait E_000002af673c01b0;
    %load/vec4 v000002af67420a10_0;
    %inv;
    %store/vec4 v000002af67420a10_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002af6737e700;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002af67420b50_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000002af6737e700;
T_17 ;
    %delay 1, 0;
    %load/vec4 v000002af67420b50_0;
    %inv;
    %store/vec4 v000002af67420b50_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000002af6737e700;
T_18 ;
    %vpi_call 3 61 "$dumpfile", "TCR_waveform.vcd" {0 0 0};
    %vpi_call 3 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002af6737e700 {0 0 0};
    %delay 256, 0;
    %vpi_call 3 64 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./\miniproject\T-FF.v";
    "miniproject\PWM_SYS\TCR.v";
