dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
Memory.v,verilog,xil_defaultlib,../../../../Lab5.srcs/sources_1/ip/Memory/sim/Memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
