Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto d418fec33ab440bebed03b42aa574b8d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_leds_behav xil_defaultlib.light_leds xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF(CAPACITANCE="DONT_CARE",IBU...
Compiling module unisims_ver.IBUFG(IBUF_LOW_PWR="FALSE",IOSTA...
Compiling module xil_defaultlib.clk_div(div_f=27'b01111101011110...
Compiling module xil_defaultlib.light_leds
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_leds_behav
