<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AArch64 SMT semantics supported</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libTriton
   &#160;<span id="projectnumber">version 0.9 build 1503</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64 SMT semantics supported </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p>[<b>internal</b>] List of the supported semantics for the AArch64 architecture.</p>
<table class="doxtable">
<tr>
<th>Mnemonic </th><th>Description  </th></tr>
<tr>
<td>ADC </td><td>Add with Carry </td></tr>
<tr>
<td>ADD (extended register) </td><td>Add (extended register) </td></tr>
<tr>
<td>ADD (immediate) </td><td>Add (immediate) </td></tr>
<tr>
<td>ADD (shifted register) </td><td>Add (shifted register) </td></tr>
<tr>
<td>ADDS (extended register) </td><td>Add (extended register), setting flags </td></tr>
<tr>
<td>ADDS (immediate) </td><td>Add (immediate), setting flags </td></tr>
<tr>
<td>ADDS (shifted register) </td><td>Add (shifted register), setting flags </td></tr>
<tr>
<td>ADR </td><td>Form PC-relative address </td></tr>
<tr>
<td>ADRP </td><td>Form PC-relative address to 4KB page </td></tr>
<tr>
<td>AND (immediate) </td><td>Bitwise AND (immediate) </td></tr>
<tr>
<td>AND (shifted register) </td><td>Bitwise AND (shifted register) </td></tr>
<tr>
<td>ANDS (immediate) </td><td>Bitwise AND (immediate), setting flags </td></tr>
<tr>
<td>ANDS (shifted register) </td><td>Bitwise AND (shifted register), setting flags </td></tr>
<tr>
<td>ASR (immediate) </td><td>Arithmetic Shift Right (immediate): an alias of SBFM </td></tr>
<tr>
<td>ASR (register) </td><td>Arithmetic Shift Right (register): an alias of ASRV </td></tr>
<tr>
<td>B </td><td>Branch </td></tr>
<tr>
<td>BFI </td><td>Bit Field Insert </td></tr>
<tr>
<td>BFXIL </td><td>Bitfield extract and insert at low end: an alias of BFM </td></tr>
<tr>
<td>BIC </td><td>Bitwise Bit Clear </td></tr>
<tr>
<td>BL </td><td>Branch with Link </td></tr>
<tr>
<td>BLR </td><td>Branch with Link to Register </td></tr>
<tr>
<td>BR </td><td>Branch to Register </td></tr>
<tr>
<td>CBNZ </td><td>Compare and Branch on Nonzero </td></tr>
<tr>
<td>CBZ </td><td>Compare and Branch on Zero </td></tr>
<tr>
<td>CCMP (immediate) </td><td>Conditional Compare (immediate) </td></tr>
<tr>
<td>CCMP (register) </td><td>Conditional Compare (register) </td></tr>
<tr>
<td>CINC </td><td>Conditional Increment: an alias of CSINC </td></tr>
<tr>
<td>CLZ </td><td>Count Leading Zeros </td></tr>
<tr>
<td>CMN (extended register) </td><td>Compare Negative (extended register): an alias of ADDS (extended register) </td></tr>
<tr>
<td>CMN (immediate) </td><td>Compare Negative (immediate): an alias of ADDS (immediate) </td></tr>
<tr>
<td>CMN (shifted register) </td><td>Compare Negative (shifted register): an alias of ADDS (shifted register) </td></tr>
<tr>
<td>CMP (extended register) </td><td>Compare (extended register): an alias of SUBS (extended register) </td></tr>
<tr>
<td>CMP (immediate) </td><td>Compare (immediate): an alias of SUBS (immediate) </td></tr>
<tr>
<td>CMP (shifted register) </td><td>Compare (shifted register): an alias of SUBS (shifted register) </td></tr>
<tr>
<td>CSEL </td><td>Conditional Select </td></tr>
<tr>
<td>CSET </td><td>Conditional Set: an alias of CSINC </td></tr>
<tr>
<td>CSINC </td><td>Conditional Select Increment </td></tr>
<tr>
<td>CSNEG </td><td>Conditional Select Negation </td></tr>
<tr>
<td>EON (shifted register) </td><td>Bitwise Exclusive OR NOT (shifted register) </td></tr>
<tr>
<td>EOR (immediate) </td><td>Bitwise Exclusive OR (immediate) </td></tr>
<tr>
<td>EOR (shifted register) </td><td>Bitwise Exclusive OR (shifted register) </td></tr>
<tr>
<td>EXTR </td><td>EXTR: Extract register </td></tr>
<tr>
<td>LDAR </td><td>Load-Acquire Register </td></tr>
<tr>
<td>LDARB </td><td>Load-Acquire Register Byte </td></tr>
<tr>
<td>LDARH </td><td>Load-Acquire Register Halfword </td></tr>
<tr>
<td>LDAXR </td><td>Load-Acquire Exclusive Register </td></tr>
<tr>
<td>LDAXRB </td><td>Load-Acquire Exclusive Register Byte </td></tr>
<tr>
<td>LDAXRH </td><td>Load-Acquire Exclusive Register Halfword </td></tr>
<tr>
<td>LDP </td><td>Load Pair of Registers </td></tr>
<tr>
<td>LDR (immediate) </td><td>Load Register (immediate) </td></tr>
<tr>
<td>LDR (literal) </td><td>Load Register (literal) </td></tr>
<tr>
<td>LDR (register) </td><td>Load Register (register) </td></tr>
<tr>
<td>LDRB (immediate) </td><td>Load Register Byte (immediate) </td></tr>
<tr>
<td>LDRB (register) </td><td>Load Register Byte (register) </td></tr>
<tr>
<td>LDRH (immediate) </td><td>Load Register Halfword (immediate) </td></tr>
<tr>
<td>LDRH (register) </td><td>Load Register Halfword (register) </td></tr>
<tr>
<td>LDRSB (immediate) </td><td>Load Register Signed Byte (immediate) </td></tr>
<tr>
<td>LDRSB (register) </td><td>Load Register Signed Byte (register) </td></tr>
<tr>
<td>LDRSH (immediate) </td><td>Load Register Signed Halfword (immediate) </td></tr>
<tr>
<td>LDRSH (register) </td><td>Load Register Signed Halfword (register) </td></tr>
<tr>
<td>LDRSW (immediate) </td><td>Load Register Signed Word (immediate) </td></tr>
<tr>
<td>LDRSW (literal) </td><td>Load Register Signed Word (literal) </td></tr>
<tr>
<td>LDRSW (register) </td><td>Load Register Signed Word (register) </td></tr>
<tr>
<td>LDUR </td><td>Load Register (unscaled) </td></tr>
<tr>
<td>LDURB </td><td>Load Register Byte (unscaled) </td></tr>
<tr>
<td>LDURH </td><td>Load Register Halfword (unscaled) </td></tr>
<tr>
<td>LDURSB </td><td>Load Register Signed Byte (unscaled) </td></tr>
<tr>
<td>LDURSH </td><td>Load Register Signed Halfword (unscaled) </td></tr>
<tr>
<td>LDURSW </td><td>Load Register Signed Word (unscaled) </td></tr>
<tr>
<td>LDXR </td><td>Load Exclusive Register </td></tr>
<tr>
<td>LDXRB </td><td>Load Exclusive Register Byte </td></tr>
<tr>
<td>LDXRH </td><td>Load Exclusive Register Halfword </td></tr>
<tr>
<td>LSL (immediate) </td><td>Logical Shift Left (immediate): an alias of UBFM </td></tr>
<tr>
<td>LSL (register) </td><td>Logical Shift Left (register): an alias of LSLV </td></tr>
<tr>
<td>LSR (immediate) </td><td>Logical Shift Right (immediate): an alias of UBFM </td></tr>
<tr>
<td>LSR (register) </td><td>Logical Shift Right (register): an alias of LSRV </td></tr>
<tr>
<td>MADD </td><td>Multiply-Add </td></tr>
<tr>
<td>MNEG </td><td>Multiply-Negate: an alias of MSUB </td></tr>
<tr>
<td>MOV (bitmask immediate) </td><td>Move (bitmask immediate): an alias of ORR (immediate) </td></tr>
<tr>
<td>MOV (register) </td><td>Move (register): an alias of ORR (shifted register) </td></tr>
<tr>
<td>MOV (to/from SP) </td><td>Move between register and stack pointer: an alias of ADD (immediate) </td></tr>
<tr>
<td>MOVK </td><td>Move wide with keep </td></tr>
<tr>
<td>MOVN </td><td>Move wide with NOT </td></tr>
<tr>
<td>MOVZ </td><td>Move shifted 16-bit immediate to register </td></tr>
<tr>
<td>MSUB </td><td>Multiply-Subtract </td></tr>
<tr>
<td>MUL </td><td>Multiply: an alias of MADD </td></tr>
<tr>
<td>MVN </td><td>Bitwise NOT: an alias of ORN (shifted register) </td></tr>
<tr>
<td>NEG (shifted register) </td><td>Negate (shifted register): an alias of SUB (shifted register) </td></tr>
<tr>
<td>NOP </td><td>No Operation </td></tr>
<tr>
<td>ORN </td><td>Bitwise OR NOT (shifted register) </td></tr>
<tr>
<td>ORR (immediate) </td><td>Bitwise OR (immediate) </td></tr>
<tr>
<td>ORR (shifted register) </td><td>Bitwise OR (shifted register) </td></tr>
<tr>
<td>RBIT </td><td>Reverse Bits </td></tr>
<tr>
<td>RET </td><td>Return from subroutine </td></tr>
<tr>
<td>REV </td><td>Reverse Bytes </td></tr>
<tr>
<td>REV16 </td><td>Reverse bytes in 16-bit halfwords </td></tr>
<tr>
<td>REV32 </td><td>Reverse bytes in 32-bit words </td></tr>
<tr>
<td>REV64 </td><td>Reverse Bytes: an alias of REV </td></tr>
<tr>
<td>ROR (immediate) </td><td>Rotate right (immediate): an alias of EXTR </td></tr>
<tr>
<td>ROR (register) </td><td>Rotate Right (register): an alias of RORV </td></tr>
<tr>
<td>RORV </td><td>Rotate Right Variable </td></tr>
<tr>
<td>SBFX </td><td>Signed Bitfield Extract: an alias of SBFM </td></tr>
<tr>
<td>SDIV </td><td>Signed Divide </td></tr>
<tr>
<td>SMADDL </td><td>Signed Multiply-Add Long </td></tr>
<tr>
<td>SMSUBL </td><td>Signed Multiply-Subtract Long </td></tr>
<tr>
<td>SMULH </td><td>Signed Multiply High </td></tr>
<tr>
<td>SMULL </td><td>Signed Multiply Long: an alias of SMADDL </td></tr>
<tr>
<td>STLR </td><td>Store-Release Register </td></tr>
<tr>
<td>STLRB </td><td>Store-Release Register Byte </td></tr>
<tr>
<td>STLRH </td><td>Store-Release Register Halfword </td></tr>
<tr>
<td>STP </td><td>Store Pair of Registers </td></tr>
<tr>
<td>STR (immediate) </td><td>Store Register (immediate) </td></tr>
<tr>
<td>STR (register) </td><td>Store Register (register) </td></tr>
<tr>
<td>STRB (immediate) </td><td>Store Register Byte (immediate) </td></tr>
<tr>
<td>STRB (register) </td><td>Store Register Byte (register) </td></tr>
<tr>
<td>STRH (immediate) </td><td>Store Register Halfword (immediate) </td></tr>
<tr>
<td>STRH (register) </td><td>Store Register Halfword (register) </td></tr>
<tr>
<td>STUR </td><td>Store Register (unscaled) </td></tr>
<tr>
<td>STURB </td><td>Store Register Byte (unscaled) </td></tr>
<tr>
<td>STURH </td><td>Store Register Halfword (unscaled) </td></tr>
<tr>
<td>SUB (extended register) </td><td>Subtract (extended register) </td></tr>
<tr>
<td>SUB (immediate) </td><td>Subtract (immediate) </td></tr>
<tr>
<td>SUB (shifted register) </td><td>Subtract (shifted register) </td></tr>
<tr>
<td>SUBS (extended register) </td><td>Subtract (extended register), setting flags </td></tr>
<tr>
<td>SUBS (immediate) </td><td>Subtract (immediate), setting flags </td></tr>
<tr>
<td>SUBS (shifted register) </td><td>Subtract (shifted register), setting flags </td></tr>
<tr>
<td>SVC </td><td>Supervisor Call </td></tr>
<tr>
<td>SXTB </td><td>Signed Extend Byte: an alias of SBFM </td></tr>
<tr>
<td>SXTH </td><td>Sign Extend Halfword: an alias of SBFM </td></tr>
<tr>
<td>SXTW </td><td>Sign Extend Word: an alias of SBFM </td></tr>
<tr>
<td>TST (immediate) </td><td>Test bits (immediate): an alias of ANDS (immediate) </td></tr>
<tr>
<td>TST (shifted register) </td><td>Test (shifted register): an alias of ANDS (shifted register) </td></tr>
<tr>
<td>UBFIZ </td><td>Unsigned Bitfield Insert in Zero: an alias of UBFM </td></tr>
<tr>
<td>UBFX </td><td>Unsigned Bitfield Extract: an alias of UBFM </td></tr>
<tr>
<td>UDIV </td><td>Unsigned Divide </td></tr>
<tr>
<td>UMADDL </td><td>Unsigned Multiply-Add Long </td></tr>
<tr>
<td>UMNEGL </td><td>Unsigned Multiply-Negate Long: an alias of UMSUBL </td></tr>
<tr>
<td>UMSUBL </td><td>Unsigned Multiply-Subtract Long </td></tr>
<tr>
<td>UMULH </td><td>Unsigned Multiply High </td></tr>
<tr>
<td>UMULL </td><td>Unsigned Multiply Long: an alias of UMADDL </td></tr>
<tr>
<td>UXTB </td><td>Unsigned Extend Byte: an alias of UBFM </td></tr>
<tr>
<td>UXTH </td><td>Unsigned Extend Halfword: an alias of UBFM </td></tr>
</table>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.14-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
