/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  reg [4:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [33:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [25:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_5z[1] ? celloutsig_0_3z : _00_;
  assign celloutsig_1_10z = ~(celloutsig_1_1z & celloutsig_1_4z[4]);
  assign celloutsig_0_49z = !(celloutsig_0_20z[2] ? celloutsig_0_15z : celloutsig_0_47z[3]);
  assign celloutsig_0_3z = celloutsig_0_1z ^ celloutsig_0_2z;
  reg [9:0] _08_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 10'h000;
    else _08_ <= in_data[69:60];
  assign { _02_[9:6], _01_, _02_[4:1], _00_ } = _08_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_0z[4:2], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_48z = celloutsig_0_0z[5:3] / { 1'h1, _03_[3:2] };
  assign celloutsig_1_0z = in_data[118:108] / { 1'h1, in_data[173:164] };
  assign celloutsig_1_3z = in_data[124:121] / { 1'h1, celloutsig_1_0z[7:5] };
  assign celloutsig_1_4z = { in_data[163:161], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_3z };
  assign celloutsig_0_16z = in_data[52:46] / { 1'h1, celloutsig_0_14z[23], celloutsig_0_8z };
  assign celloutsig_0_23z = celloutsig_0_0z[4:2] / { 1'h1, _03_[3:2] };
  assign celloutsig_0_5z = in_data[26:1] / { 1'h1, in_data[44:20] };
  assign celloutsig_1_13z = { in_data[149], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z } == { celloutsig_1_6z[27:8], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_1_7z = { celloutsig_1_0z[0], celloutsig_1_6z } >= { celloutsig_1_6z[7:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[68:64] >= in_data[77:73];
  assign celloutsig_1_18z = { celloutsig_1_6z[17:9], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_7z } > { celloutsig_1_5z[8:4], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z, 1'h0, celloutsig_1_17z[1:0], celloutsig_1_13z };
  assign celloutsig_0_12z = in_data[58:50] || { in_data[38], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[79:74], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z } < in_data[37:14];
  assign celloutsig_0_0z = in_data[34:28] % { 1'h1, in_data[83:78] };
  assign celloutsig_1_2z = celloutsig_1_0z[6:4] % { 1'h1, in_data[132], celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_0z[7:4] % { 1'h1, celloutsig_1_3z[2:1], celloutsig_1_10z };
  assign celloutsig_1_6z = { in_data[177:158], celloutsig_1_5z } % { 1'h1, in_data[132:105] };
  assign celloutsig_1_5z = celloutsig_1_0z[9:1] * { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[30:27], celloutsig_0_2z } != { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[189:185] != in_data[126:122];
  assign celloutsig_1_19z = celloutsig_1_3z != { celloutsig_1_5z[5:3], celloutsig_1_1z };
  assign celloutsig_0_14z = { in_data[82:50], celloutsig_0_9z } | { celloutsig_0_5z[24:2], _02_[9:6], _01_, _02_[4:1], _00_, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_8z[4:3], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_2z } | { _03_[4:1], celloutsig_0_23z };
  assign celloutsig_1_11z = | { celloutsig_1_6z, celloutsig_1_5z[7:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_6z[3:1], celloutsig_1_1z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z, celloutsig_0_9z, _02_[9:6], _01_, _02_[4:1], _00_, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_5z[7:6], celloutsig_1_1z } >> celloutsig_1_5z[8:6];
  assign celloutsig_0_20z = { celloutsig_0_19z[3:2], celloutsig_0_4z } >> { _02_[7:6], _01_ };
  assign celloutsig_0_8z = { celloutsig_0_5z[24:21], celloutsig_0_1z } >> { _02_[6], _01_, celloutsig_0_7z };
  assign celloutsig_0_19z = { _02_[4:1], celloutsig_0_10z, celloutsig_0_7z } <<< { celloutsig_0_5z[24], celloutsig_0_16z };
  assign celloutsig_0_7z = { in_data[36:35], celloutsig_0_3z } - celloutsig_0_5z[12:10];
  assign celloutsig_0_47z = { celloutsig_0_29z[3:1], celloutsig_0_9z } ^ celloutsig_0_0z[3:0];
  assign celloutsig_0_9z = ~((celloutsig_0_3z & celloutsig_0_3z) | in_data[52]);
  assign celloutsig_0_2z = ~((in_data[3] & celloutsig_0_1z) | celloutsig_0_1z);
  assign { celloutsig_1_17z[0], celloutsig_1_17z[1] } = { celloutsig_1_11z, celloutsig_1_10z } ^ { celloutsig_1_16z, celloutsig_1_12z[2] };
  assign { _02_[5], _02_[0] } = { _01_, _00_ };
  assign celloutsig_1_17z[2] = 1'h0;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
