-- VHDL for IBM SMS ALD page 15.70.31.1
-- Title: F CH LINE DRIVERS 4 2 AND 1 BITS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/28/2020 10:30:36 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_70_31_1_F_CH_LINE_DRIVERS_4_2_AND_1_BITS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_F2_REG_4_BIT:	 in STD_LOGIC;
		MS_F2_REG_2_BIT:	 in STD_LOGIC;
		MS_F2_REG_1_BIT:	 in STD_LOGIC;
		MC_CPU_TO_F_CH_TAU_4_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1301_4_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1405_4_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_TAU_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1301_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1405_2_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_TAU_1_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1301_1_BIT:	 out STD_LOGIC;
		MC_CPU_TO_F_CH_1405_1_BIT:	 out STD_LOGIC);
end ALD_15_70_31_1_F_CH_LINE_DRIVERS_4_2_AND_1_BITS;

architecture behavioral of ALD_15_70_31_1_F_CH_LINE_DRIVERS_4_2_AND_1_BITS is 

	signal OUT_3A_A: STD_LOGIC;
	signal OUT_3B_A: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_3G_G: STD_LOGIC;
	signal OUT_3H_G: STD_LOGIC;

begin

	OUT_3A_A <= MS_F2_REG_4_BIT;
	OUT_3B_A <= MS_F2_REG_4_BIT;
	OUT_3D_E <= MS_F2_REG_2_BIT;
	OUT_3E_E <= MS_F2_REG_2_BIT;
	OUT_3G_G <= MS_F2_REG_1_BIT;
	OUT_3H_G <= MS_F2_REG_1_BIT;

	MC_CPU_TO_F_CH_TAU_4_BIT <= OUT_3A_A;
	MC_CPU_TO_F_CH_1301_4_BIT <= OUT_3B_A;
	MC_CPU_TO_F_CH_1405_4_BIT <= OUT_3B_A;
	MC_CPU_TO_F_CH_TAU_2_BIT <= OUT_3D_E;
	MC_CPU_TO_F_CH_1301_2_BIT <= OUT_3E_E;
	MC_CPU_TO_F_CH_1405_2_BIT <= OUT_3E_E;
	MC_CPU_TO_F_CH_TAU_1_BIT <= OUT_3G_G;
	MC_CPU_TO_F_CH_1301_1_BIT <= OUT_3H_G;
	MC_CPU_TO_F_CH_1405_1_BIT <= OUT_3H_G;


end;
