// Seed: 2105495639
module module_0 (
    output wor id_0,
    output uwire id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wand id_4,
    output uwire id_5,
    output wand id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13
    , id_30,
    input supply1 id_14,
    output tri0 id_15,
    output uwire id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    input tri1 id_20,
    output tri1 id_21,
    input wor id_22,
    input supply1 id_23,
    input tri1 id_24,
    output supply1 id_25,
    input supply1 id_26,
    input wire id_27,
    input wand id_28
);
  assign id_1 = ~id_9;
  assign module_1.id_5 = 0;
  wire id_31;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5
);
  supply1 id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_5,
      id_2,
      id_4,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_5,
      id_4,
      id_4
  );
  assign id_2 = id_0 ? 1 < -1 - id_0 : -1 * id_4;
  assign id_7 = -1;
  assign id_2 = -1;
  assign id_2 = id_7;
endmodule
