;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	JMP -1, @-20
	CMP 0, 10
	CMP 0, 10
	CMP 0, 10
	SUB @121, 103
	JMP -1, @-20
	SUB 20, @12
	JMP -1, @-20
	JMP <0, -8
	JMP <0, -8
	SUB @121, 105
	SUB @121, 105
	SUB #0, 0
	MOV @121, 105
	CMP #0, 0
	MOV @-127, 100
	SUB -207, <-126
	JMP -1, @-20
	JMP -1, @-20
	SLT #12, @200
	SPL 700, <-2
	SUB 0, 10
	SUB #0, 0
	JMP -1, @-20
	SUB 12, @11
	MOV @0, -8
	MOV @0, -8
	MOV @0, -8
	ADD 210, 50
	MOV -1, <-20
	MOV @121, 115
	SPL 300, 90
	SUB 0, 10
	MOV @-127, 100
	JMP 12, 246
	JMP 12, 246
	SUB #72, @260
	SUB 121, 0
	SUB 121, 0
	SUB 121, 0
	SLT 0, 0
	SLT 0, 1
	SLT 0, 0
	SPL 0, <-2
	CMP -207, <-126
