# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name aximm1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_aximm1 \
    op interface \
    ports { m_axi_aximm1_AWVALID { O 1 bit } m_axi_aximm1_AWREADY { I 1 bit } m_axi_aximm1_AWADDR { O 64 vector } m_axi_aximm1_AWID { O 1 vector } m_axi_aximm1_AWLEN { O 32 vector } m_axi_aximm1_AWSIZE { O 3 vector } m_axi_aximm1_AWBURST { O 2 vector } m_axi_aximm1_AWLOCK { O 2 vector } m_axi_aximm1_AWCACHE { O 4 vector } m_axi_aximm1_AWPROT { O 3 vector } m_axi_aximm1_AWQOS { O 4 vector } m_axi_aximm1_AWREGION { O 4 vector } m_axi_aximm1_AWUSER { O 1 vector } m_axi_aximm1_WVALID { O 1 bit } m_axi_aximm1_WREADY { I 1 bit } m_axi_aximm1_WDATA { O 8 vector } m_axi_aximm1_WSTRB { O 1 vector } m_axi_aximm1_WLAST { O 1 bit } m_axi_aximm1_WID { O 1 vector } m_axi_aximm1_WUSER { O 1 vector } m_axi_aximm1_ARVALID { O 1 bit } m_axi_aximm1_ARREADY { I 1 bit } m_axi_aximm1_ARADDR { O 64 vector } m_axi_aximm1_ARID { O 1 vector } m_axi_aximm1_ARLEN { O 32 vector } m_axi_aximm1_ARSIZE { O 3 vector } m_axi_aximm1_ARBURST { O 2 vector } m_axi_aximm1_ARLOCK { O 2 vector } m_axi_aximm1_ARCACHE { O 4 vector } m_axi_aximm1_ARPROT { O 3 vector } m_axi_aximm1_ARQOS { O 4 vector } m_axi_aximm1_ARREGION { O 4 vector } m_axi_aximm1_ARUSER { O 1 vector } m_axi_aximm1_RVALID { I 1 bit } m_axi_aximm1_RREADY { O 1 bit } m_axi_aximm1_RDATA { I 8 vector } m_axi_aximm1_RLAST { I 1 bit } m_axi_aximm1_RID { I 1 vector } m_axi_aximm1_RUSER { I 1 vector } m_axi_aximm1_RRESP { I 2 vector } m_axi_aximm1_BVALID { I 1 bit } m_axi_aximm1_BREADY { O 1 bit } m_axi_aximm1_BRESP { I 2 vector } m_axi_aximm1_BID { I 1 vector } m_axi_aximm1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name inStream \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_inStream \
    op interface \
    ports { inStream_din { O 8 vector } inStream_full_n { I 1 bit } inStream_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name in_r \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_r \
    op interface \
    ports { in_r_dout { I 64 vector } in_r_empty_n { I 1 bit } in_r_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name gmem_load_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_load_loc \
    op interface \
    ports { gmem_load_loc_dout { I 32 vector } gmem_load_loc_empty_n { I 1 bit } gmem_load_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name gmem_load_loc_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_load_loc_out \
    op interface \
    ports { gmem_load_loc_out_din { O 32 vector } gmem_load_loc_out_full_n { I 1 bit } gmem_load_loc_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


