# RTL Modules

The inidividual RTL modules developed for this project are as follows and they also equip with corresponding testbenches.

1. SM Core
	1. Scheduler
		1. Control Unit
		2. Program Counter
		3. PStack
	1. SP Core 
		1.  ALU
		2.  Multiplexer
		3.  Register
2. Data Memory
3. Instruction Memory
4. Memory Controller

### Register File

![regfile](../docs/images/regfile.png "regfile")

### SPCore

![SPCore](../docs/images/SPCore.png "SPCore")


### Scheduler

### Control Unit



