
examples/c/app/out/app.elf:     file format elf32-littlearm
examples/c/app/out/app.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000369

Program Header:
0x70000001 off    0x00012524 vaddr 0x1a002524 paddr 0x1a002524 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a0 vaddr 0x100000a0 paddr 0x100000a0 align 2**16
         filesz 0x00000000 memsz 0x0000003c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x0000252c memsz 0x0000252c flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a00252c align 2**16
         filesz 0x000000a0 memsz 0x000000a0 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002520  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a0  10000000  1a00252c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a0  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a0  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a0  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a0  2**2
                  CONTENTS
  6 .bss          0000003c  100000a0  100000a0  000100a0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a0  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a0  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a0  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a0  2**2
                  CONTENTS
 11 .init_array   00000004  1a002520  1a002520  00012520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a002524  1a002524  00012524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a0  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a0  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a0  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a0  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a0  2**2
                  CONTENTS
 18 .noinit       00000000  100000dc  100000dc  000200a0  2**2
                  CONTENTS
 19 .debug_info   00017c38  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00003674  00000000  00000000  00037cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00005f93  00000000  00000000  0003b34c  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 000008c0  00000000  00000000  000412df  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000890  00000000  00000000  00041b9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000be66  00000000  00000000  0004242f  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0000b013  00000000  00000000  0004e295  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00026c62  00000000  00000000  000592a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  0007ff0a  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  0007ff89  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001934  00000000  00000000  0007ffc0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002520 l    d  .init_array	00000000 .init_array
1a002524 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100000dc l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 app.c
00000000 l    df *ABS*	00000000 system.c
100000a0 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 board.c
1a0004bc l     F .text	00000044 Board_LED_Init
1a000500 l     F .text	00000040 Board_TEC_Init
1a000540 l     F .text	00000040 Board_GPIO_Init
1a000580 l     F .text	00000030 Board_ADC_Init
1a0005b0 l     F .text	00000038 Board_SPI_Init
1a0005e8 l     F .text	00000024 Board_I2C_Init
1a002208 l     O .text	00000008 GpioButtons
1a002210 l     O .text	0000000c GpioLeds
1a00221c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002234 l     O .text	00000004 InitClkStates
1a002238 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000758 l     F .text	0000002c Chip_UART_GetIndex
1a0022ac l     O .text	00000008 UART_BClock
1a0022b4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0008c0 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0008d4 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000988 l     F .text	000000a4 pll_calc_divs
1a000a2c l     F .text	0000010c pll_get_frac
1a000b38 l     F .text	0000004c Chip_Clock_FindBaseClock
1a000dac l     F .text	00000022 Chip_Clock_GetDivRate
100000a4 l     O .bss	00000008 audio_usb_pll_freq
1a0022c8 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002334 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001084 l     F .text	00000014 Chip_SSP_GetClockIndex
1a001098 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
100000ac l     O .bss	00000004 callBackFuncParams
100000b0 l     O .bss	00000008 tickCounter
100000b8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0012dc l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100000bc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a001dac l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
10000040 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a002524 l       .init_array	00000000 __init_array_end
1a002520 l       .bss_RAM5	00000000 __preinit_array_end
1a002520 l       .init_array	00000000 __init_array_start
1a002520 l       .bss_RAM5	00000000 __preinit_array_start
1a000bd0 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000408 g     F .text	00000012 _isatty_r
1a001a04 g     F .text	000000b8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00041a g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a00069e g     F .text	00000008 __stdio_init
1a0021b2 g     F .text	00000024 __sseek
1a001e2c g     F .text	00000060 __sinit
1a001acc g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a001e00 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a00097a g     F .text	0000000c Chip_ADC_SetResolution
1a0021e0 g     F .text	00000002 __malloc_unlock
1a0012a8 g     F .text	00000034 SysTick_Handler
1a000364  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a000644 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a00252c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a0003fe g     F .text	0000000a _fstat_r
53ff7526 g       *ABS*	00000000 __valid_user_code_checksum
1a00252c g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a000e4e g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a001df4 g     F .text	0000000c _cleanup_r
1a0016ac g     F .text	00000000 .hidden __aeabi_uldivmod
100000dc g       .noinit	00000000 _noinit
1a001abc g     F .text	00000010 puts
100000c8 g     O .bss	00000004 SystemCoreClock
1a000784 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000180  w    F .text	00000002 UsageFault_Handler
1a000ecc g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0006e0 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0016dc g     F .text	000002cc .hidden __udivmoddi4
1a00049c g     F .text	00000020 _sbrk_r
1a002204 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000424 g     F .text	0000004e _read_r
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a002524 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00251c g     O .text	00000004 _global_impure_ptr
1a0019ac g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000660 g     F .text	0000002c Board_Init
1a0003f2  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
100000dc g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000368 g     F .text	00000088 Reset_Handler
1a00122c g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a00117c g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000b84 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a0024bc g     O .text	00000020 __sf_fake_stderr
1a001158 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a000d40 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a00237c g     O .text	00000140 gpioPinsInit
1a0010b0 g     F .text	00000012 Chip_SSP_SetClockRate
1a00154e g     F .text	00000016 gpioToggle
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a002008 g     F .text	0000009c _free_r
1a000e28 g     F .text	00000026 Chip_Clock_GetBaseClock
100000a0 g       .bss	00000000 _bss
1a000948 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a0010c2 g     F .text	0000003e Chip_SSP_SetBitRate
1a001080 g     F .text	00000002 Chip_GPIO_Init
1a002230 g     O .text	00000004 OscRateIn
100000dc g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a0003f4 g     F .text	0000000a _close_r
1a001310 g     F .text	00000194 gpioInit
1a001b70 g     F .text	000000dc __swsetup_r
1a0019a8  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001e8c g     F .text	00000078 __sfp
1a002158 g     F .text	00000022 __sread
1a001564 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0021de g     F .text	00000002 __malloc_lock
1a000630 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a001d58 g     F .text	00000054 _fflush_r
1a0024dc g     O .text	00000020 __sf_fake_stdin
1a000bec g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0019f4 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000064 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a0021d6 g     F .text	00000008 __sclose
1a0020a4 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a000e5c g     F .text	0000003c Chip_Clock_EnableOpts
1a000696 g     F .text	00000008 __stdio_getchar
1a000c08 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000cc0 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0011b4 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a001674 g     F .text	00000038 delay
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0014a4 g     F .text	00000056 gpioWrite
1a0003f0  w    F .text	00000002 _fini
1a000908 g     F .text	00000040 Chip_ADC_Init
100000d8 g     O .bss	00000004 g_pUsbApi
1a0006a8 g     F .text	00000038 Board_SetupMuxing
1a0007d8 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a001208 g     F .text	0000000c tickRead
1a000472 g     F .text	00000028 _write_r
100000d0 g     O .bss	00000008 tickRateMS
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1000003c g     O .data	00000004 _impure_ptr
1a001c4c g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
100000dc g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001100 g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001f40 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a00060c g     F .text	00000024 Board_Debug_Init
1a00068c g     F .text	0000000a __stdio_putchar
100000a0 g       .data	00000000 _edata
1a001138 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a000f2c g     F .text	00000154 Chip_SetupCoreClock
1a00217a g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a001f04 g     F .text	0000003c _fwalk_reent
1a000f18 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0024fc g     O .text	00000020 __sf_fake_stdout
1a0019a8  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a001f88 g     F .text	00000080 __smakebuf_r
1a000e98 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
100000c4 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a0014fa g     F .text	00000054 gpioRead
1a001580 g     F .text	000000f4 boardInit
100000c0 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001214 g     F .text	00000018 tickPowerSet
1a000dd0 g     F .text	00000058 Chip_Clock_SetBaseClock
1a0011ec g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a00074c g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 69 03 00 1a 79 01 00 1a 7b 01 00 1a     ....i...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 26 75 ff 53     }...........&u.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	a9 12 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	65 15 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     e...............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a00252c 	.word	0x1a00252c
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a0 	.word	0x000000a0
1a000120:	1a00252c 	.word	0x1a00252c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a00252c 	.word	0x1a00252c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a00252c 	.word	0x1a00252c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a00252c 	.word	0x1a00252c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a0 	.word	0x100000a0
1a000154:	0000003c 	.word	0x0000003c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
    PendSV_Handler,                 // The PendSV handler
    SysTick_Handler,                // The SysTick handler
};

__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
__attribute__((section(".after_vectors")))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
        *pulDest++ = *pulSrc++;
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
#include "app.h"         // <= Su propia cabecera
#include "sapi.h"        // <= Biblioteca sAPI

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a000300:	b538      	push	{r3, r4, r5, lr}
   // ---------- CONFIGURACIONES ------------------------------

   // Inicializar y configurar la plataforma
   boardConfig();
1a000302:	f001 f93d 	bl	1a001580 <boardInit>

   // Crear varias variables del tipo booleano
   bool_t buttonValue = OFF;
   bool_t ledValue    = OFF;
   // Crear variable del tipo tick_t para contar tiempo
   tick_t timeCount   = 0;
1a000306:	2400      	movs	r4, #0
1a000308:	2500      	movs	r5, #0
   // ---------- REPETIR POR SIEMPRE --------------------------
   while( TRUE ) {

      /* Retardo bloqueante durante 100ms */
      
      delay( 100 );
1a00030a:	2064      	movs	r0, #100	; 0x64
1a00030c:	2100      	movs	r1, #0
1a00030e:	f001 f9b1 	bl	1a001674 <delay>
      
      /* Si pasaron 10 segundos comienza a funcionar el programa que copia las
         acciones en BOTON al LED. Mientras espera titila el LED.  */
      
      timeCount++;      
1a000312:	3401      	adds	r4, #1
1a000314:	f145 0500 	adc.w	r5, r5, #0
      
      if( timeCount == 100 ){ // 100ms * 100 = 10s
1a000318:	2d00      	cmp	r5, #0
1a00031a:	bf08      	it	eq
1a00031c:	2c64      	cmpeq	r4, #100	; 0x64
1a00031e:	d00a      	beq.n	1a000336 <main+0x36>
            delay( 250 );
            
         }
      } else {
         // Intercambiar el valor de CIAA_BOARD_LED
         gpioToggle(CIAA_BOARD_LED);
1a000320:	202c      	movs	r0, #44	; 0x2c
1a000322:	f001 f914 	bl	1a00154e <gpioToggle>
   // ---------- REPETIR POR SIEMPRE --------------------------
   while( TRUE ) {

      /* Retardo bloqueante durante 100ms */
      
      delay( 100 );
1a000326:	e7f0      	b.n	1a00030a <main+0xa>
            // Leer el estado del pin conectado al led
            ledValue = gpioRead( CIAA_BOARD_LED );
            // Chequear si el valor leido es encedido
            if( ledValue == ON ) {
               // Si esta encendido mostrar por UART_USB "LED encendido."
               printf( "LED encendido.\r\n" );
1a000328:	480c      	ldr	r0, [pc, #48]	; (1a00035c <main+0x5c>)
1a00032a:	f001 fbc7 	bl	1a001abc <puts>
            } else {
               // Si esta apagado mostrar por UART_USB "LED apagado."
               printf( "LED apagado.\r\n" );
            }
            delay( 250 );
1a00032e:	20fa      	movs	r0, #250	; 0xfa
1a000330:	2100      	movs	r1, #0
1a000332:	f001 f99f 	bl	1a001674 <delay>
         while( TRUE ) {
            
            /* Si se presiona CIAA_BOARD_BUTTON, enciende el CIAA_BOARD_LED */

            // Leer pin conectado al boton.
            buttonValue = gpioRead( CIAA_BOARD_BUTTON );
1a000336:	2026      	movs	r0, #38	; 0x26
1a000338:	f001 f8df 	bl	1a0014fa <gpioRead>
            // Invertir el valor leido, pues lee un 0 (OFF) con boton
            // presionado y 1 (ON) al liberarla.
            buttonValue = !buttonValue;
            // Escribir el valor leido en el LED correspondiente.
            gpioWrite( CIAA_BOARD_LED, buttonValue );
1a00033c:	fab0 f180 	clz	r1, r0
1a000340:	0949      	lsrs	r1, r1, #5
1a000342:	202c      	movs	r0, #44	; 0x2c
1a000344:	f001 f8ae 	bl	1a0014a4 <gpioWrite>

            /* Enviar a la salida estandar (UART_DEBUG) el estado del LED */
            
            // Leer el estado del pin conectado al led
            ledValue = gpioRead( CIAA_BOARD_LED );
1a000348:	202c      	movs	r0, #44	; 0x2c
1a00034a:	f001 f8d6 	bl	1a0014fa <gpioRead>
            // Chequear si el valor leido es encedido
            if( ledValue == ON ) {
1a00034e:	2801      	cmp	r0, #1
1a000350:	d0ea      	beq.n	1a000328 <main+0x28>
               // Si esta encendido mostrar por UART_USB "LED encendido."
               printf( "LED encendido.\r\n" );
            } else {
               // Si esta apagado mostrar por UART_USB "LED apagado."
               printf( "LED apagado.\r\n" );
1a000352:	4803      	ldr	r0, [pc, #12]	; (1a000360 <main+0x60>)
1a000354:	f001 fbb2 	bl	1a001abc <puts>
1a000358:	e7e9      	b.n	1a00032e <main+0x2e>
1a00035a:	bf00      	nop
1a00035c:	1a0021e4 	.word	0x1a0021e4
1a000360:	1a0021f4 	.word	0x1a0021f4

1a000364 <initialise_monitor_handles>:

WEAK void initialise_monitor_handles(void);

void initialise_monitor_handles(void)
{
}
1a000364:	4770      	bx	lr
1a000366:	Address 0x000000001a000366 is out of bounds.


1a000368 <Reset_Handler>:
extern unsigned int __data_section_table;
extern unsigned int __data_section_table_end;
extern unsigned int __bss_section_table;
extern unsigned int __bss_section_table_end;

void Reset_Handler(void) {
1a000368:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00036a:	b672      	cpsid	i

    volatile unsigned int *RESET_CONTROL = (unsigned int *) 0x40053100;
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a00036c:	4b19      	ldr	r3, [pc, #100]	; (1a0003d4 <Reset_Handler+0x6c>)
1a00036e:	4a1a      	ldr	r2, [pc, #104]	; (1a0003d8 <Reset_Handler+0x70>)
1a000370:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000372:	3304      	adds	r3, #4
1a000374:	4a19      	ldr	r2, [pc, #100]	; (1a0003dc <Reset_Handler+0x74>)
1a000376:	601a      	str	r2, [r3, #0]

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000378:	2300      	movs	r3, #0
1a00037a:	e005      	b.n	1a000388 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00037c:	4a18      	ldr	r2, [pc, #96]	; (1a0003e0 <Reset_Handler+0x78>)
1a00037e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000382:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    *(RESET_CONTROL + 0) = 0x10DF1000;
    *(RESET_CONTROL + 1) = 0x01DFF7FF;

    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000386:	3301      	adds	r3, #1
1a000388:	2b07      	cmp	r3, #7
1a00038a:	d9f7      	bls.n	1a00037c <Reset_Handler+0x14>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }
    __asm__ volatile("cpsie i");
1a00038c:	b662      	cpsie	i

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
1a00038e:	4b15      	ldr	r3, [pc, #84]	; (1a0003e4 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000390:	e007      	b.n	1a0003a2 <Reset_Handler+0x3a>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a000392:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000396:	689a      	ldr	r2, [r3, #8]
1a000398:	6859      	ldr	r1, [r3, #4]
1a00039a:	6818      	ldr	r0, [r3, #0]
1a00039c:	f7ff fef5 	bl	1a00018a <data_init>

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0003a0:	4623      	mov	r3, r4

    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    SectionTableAddr = &__data_section_table;
    while (SectionTableAddr < &__data_section_table_end) {
1a0003a2:	4a11      	ldr	r2, [pc, #68]	; (1a0003e8 <Reset_Handler+0x80>)
1a0003a4:	4293      	cmp	r3, r2
1a0003a6:	d3f4      	bcc.n	1a000392 <Reset_Handler+0x2a>
1a0003a8:	e006      	b.n	1a0003b8 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a0003aa:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a0003ac:	6859      	ldr	r1, [r3, #4]
1a0003ae:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003b2:	f7ff fef9 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a0003b6:	4623      	mov	r3, r4
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    while (SectionTableAddr < &__bss_section_table_end) {
1a0003b8:	4a0c      	ldr	r2, [pc, #48]	; (1a0003ec <Reset_Handler+0x84>)
1a0003ba:	4293      	cmp	r3, r2
1a0003bc:	d3f5      	bcc.n	1a0003aa <Reset_Handler+0x42>
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
    }

    SystemInit();
1a0003be:	f000 fef9 	bl	1a0011b4 <SystemInit>

    __libc_init_array();
1a0003c2:	f001 faf3 	bl	1a0019ac <__libc_init_array>
    initialise_monitor_handles();
1a0003c6:	f7ff ffcd 	bl	1a000364 <initialise_monitor_handles>
    main();
1a0003ca:	f7ff ff99 	bl	1a000300 <main>
    while (1) {
        __asm__ volatile("wfi");
1a0003ce:	bf30      	wfi
1a0003d0:	e7fd      	b.n	1a0003ce <Reset_Handler+0x66>
1a0003d2:	bf00      	nop
1a0003d4:	40053100 	.word	0x40053100
1a0003d8:	10df1000 	.word	0x10df1000
1a0003dc:	01dff7ff 	.word	0x01dff7ff
1a0003e0:	e000e280 	.word	0xe000e280
1a0003e4:	1a000114 	.word	0x1a000114
1a0003e8:	1a000150 	.word	0x1a000150
1a0003ec:	1a000178 	.word	0x1a000178

1a0003f0 <_fini>:
    for (loop = 0; loop < len; loop = loop + 4)
        *pulDest++ = 0;
}

WEAK void _fini(void);
void _fini(void) {}
1a0003f0:	4770      	bx	lr

1a0003f2 <_init>:

WEAK void _init(void);
void _init(void) {}
1a0003f2:	4770      	bx	lr

1a0003f4 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a0003f4:	2309      	movs	r3, #9
1a0003f6:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0003f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0003fc:	4770      	bx	lr

1a0003fe <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a0003fe:	2358      	movs	r3, #88	; 0x58
1a000400:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000402:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000406:	4770      	bx	lr

1a000408 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000408:	2902      	cmp	r1, #2
1a00040a:	d801      	bhi.n	1a000410 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a00040c:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a00040e:	4770      	bx	lr
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000410:	2309      	movs	r3, #9
1a000412:	6003      	str	r3, [r0, #0]
       return -1;
1a000414:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000418:	4770      	bx	lr

1a00041a <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00041a:	2358      	movs	r3, #88	; 0x58
1a00041c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00041e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000422:	4770      	bx	lr

1a000424 <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000424:	2902      	cmp	r1, #2
1a000426:	d81f      	bhi.n	1a000468 <_read_r+0x44>
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00042c:	461d      	mov	r5, r3
1a00042e:	4617      	mov	r7, r2
1a000430:	4606      	mov	r6, r0
  size_t i = 0;
1a000432:	2400      	movs	r4, #0
  switch (fd) {
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000434:	42ac      	cmp	r4, r5
1a000436:	d211      	bcs.n	1a00045c <_read_r+0x38>
         int c = __stdio_getchar();
1a000438:	f000 f92d 	bl	1a000696 <__stdio_getchar>
         if( c != -1 ){
1a00043c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000440:	d0f8      	beq.n	1a000434 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000442:	f104 0801 	add.w	r8, r4, #1
1a000446:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000448:	280d      	cmp	r0, #13
1a00044a:	d003      	beq.n	1a000454 <_read_r+0x30>
1a00044c:	280a      	cmp	r0, #10
1a00044e:	d001      	beq.n	1a000454 <_read_r+0x30>
  case 1:
  case 2:
      while( i < n ){
         int c = __stdio_getchar();
         if( c != -1 ){
            ((char*) b)[i++] = (char) c;
1a000450:	4644      	mov	r4, r8
1a000452:	e7ef      	b.n	1a000434 <_read_r+0x10>
            if( c == '\r' || c == '\n' ){
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000454:	f000 f91f 	bl	1a000696 <__stdio_getchar>
               return i;
1a000458:	4640      	mov	r0, r8
1a00045a:	e003      	b.n	1a000464 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a00045c:	2313      	movs	r3, #19
1a00045e:	6033      	str	r3, [r6, #0]
      return -1;
1a000460:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
         }
      }
      SET_ERR(ENODEV);
      return -1;
  default:
      SET_ERR(ENODEV);
1a000468:	2313      	movs	r3, #19
1a00046a:	6003      	str	r3, [r0, #0]
      return -1;
1a00046c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
}
1a000470:	4770      	bx	lr

1a000472 <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000472:	2902      	cmp	r1, #2
1a000474:	d80c      	bhi.n	1a000490 <_write_r+0x1e>
   UNUSED(st);
   SET_ERR(ENOSYS);
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000476:	b570      	push	{r4, r5, r6, lr}
1a000478:	461d      	mov	r5, r3
1a00047a:	4616      	mov	r6, r2
   size_t i;
   switch (fd) {
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a00047c:	2400      	movs	r4, #0
1a00047e:	e003      	b.n	1a000488 <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a000480:	5d30      	ldrb	r0, [r6, r4]
1a000482:	f000 f903 	bl	1a00068c <__stdio_putchar>
   size_t i;
   switch (fd) {
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000486:	3401      	adds	r4, #1
1a000488:	42ac      	cmp	r4, r5
1a00048a:	d3f9      	bcc.n	1a000480 <_write_r+0xe>
           __stdio_putchar(((char*) b)[i]);
       return n;
1a00048c:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a00048e:	bd70      	pop	{r4, r5, r6, pc}
   case 2:
       for (i = 0; i < n; i++)
           __stdio_putchar(((char*) b)[i]);
       return n;
   default:
       SET_ERR(ENODEV);
1a000490:	2313      	movs	r3, #19
1a000492:	6003      	str	r3, [r0, #0]
       return -1;
1a000494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   }
}
1a000498:	4770      	bx	lr
1a00049a:	Address 0x000000001a00049a is out of bounds.


1a00049c <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a00049c:	4b05      	ldr	r3, [pc, #20]	; (1a0004b4 <_sbrk_r+0x18>)
1a00049e:	681b      	ldr	r3, [r3, #0]
1a0004a0:	b123      	cbz	r3, 1a0004ac <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0004a2:	4b04      	ldr	r3, [pc, #16]	; (1a0004b4 <_sbrk_r+0x18>)
1a0004a4:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0004a6:	4401      	add	r1, r0
1a0004a8:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0004aa:	4770      	bx	lr
void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
       heap_end = &_pvHeapStart;
1a0004ac:	4b01      	ldr	r3, [pc, #4]	; (1a0004b4 <_sbrk_r+0x18>)
1a0004ae:	4a02      	ldr	r2, [pc, #8]	; (1a0004b8 <_sbrk_r+0x1c>)
1a0004b0:	601a      	str	r2, [r3, #0]
1a0004b2:	e7f6      	b.n	1a0004a2 <_sbrk_r+0x6>
1a0004b4:	100000a0 	.word	0x100000a0
1a0004b8:	100000dc 	.word	0x100000dc

1a0004bc <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0004bc:	2200      	movs	r2, #0
1a0004be:	2a05      	cmp	r2, #5
1a0004c0:	d819      	bhi.n	1a0004f6 <Board_LED_Init+0x3a>
#define GPIO_BUTTONS_SIZE   (sizeof(GpioButtons) / sizeof(struct gpio_t))
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
1a0004c2:	b470      	push	{r4, r5, r6}
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0004c4:	490c      	ldr	r1, [pc, #48]	; (1a0004f8 <Board_LED_Init+0x3c>)
1a0004c6:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0004ca:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0004ce:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0004d0:	4b0a      	ldr	r3, [pc, #40]	; (1a0004fc <Board_LED_Init+0x40>)
1a0004d2:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0004d6:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0004da:	2001      	movs	r0, #1
1a0004dc:	40a0      	lsls	r0, r4
1a0004de:	4301      	orrs	r1, r0
1a0004e0:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a0004e4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0004e8:	2100      	movs	r1, #0
1a0004ea:	5519      	strb	r1, [r3, r4]
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0004ec:	3201      	adds	r2, #1
1a0004ee:	2a05      	cmp	r2, #5
1a0004f0:	d9e8      	bls.n	1a0004c4 <Board_LED_Init+0x8>
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a0004f2:	bc70      	pop	{r4, r5, r6}
1a0004f4:	4770      	bx	lr
1a0004f6:	4770      	bx	lr
1a0004f8:	1a002210 	.word	0x1a002210
1a0004fc:	400f4000 	.word	0x400f4000

1a000500 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000500:	2300      	movs	r3, #0
1a000502:	2b03      	cmp	r3, #3
1a000504:	d816      	bhi.n	1a000534 <Board_TEC_Init+0x34>
    }
}


static void Board_TEC_Init()
{
1a000506:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000508:	490b      	ldr	r1, [pc, #44]	; (1a000538 <Board_TEC_Init+0x38>)
1a00050a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00050e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000512:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000514:	4c09      	ldr	r4, [pc, #36]	; (1a00053c <Board_TEC_Init+0x3c>)
1a000516:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00051a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00051e:	2001      	movs	r0, #1
1a000520:	40a8      	lsls	r0, r5
1a000522:	ea21 0100 	bic.w	r1, r1, r0
1a000526:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00052a:	3301      	adds	r3, #1
1a00052c:	2b03      	cmp	r3, #3
1a00052e:	d9eb      	bls.n	1a000508 <Board_TEC_Init+0x8>
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a000530:	bc30      	pop	{r4, r5}
1a000532:	4770      	bx	lr
1a000534:	4770      	bx	lr
1a000536:	bf00      	nop
1a000538:	1a002208 	.word	0x1a002208
1a00053c:	400f4000 	.word	0x400f4000

1a000540 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000540:	2300      	movs	r3, #0
1a000542:	2b08      	cmp	r3, #8
1a000544:	d816      	bhi.n	1a000574 <Board_GPIO_Init+0x34>
    }
}


static void Board_GPIO_Init()
{
1a000546:	b430      	push	{r4, r5}
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000548:	490b      	ldr	r1, [pc, #44]	; (1a000578 <Board_GPIO_Init+0x38>)
1a00054a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00054e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000552:	784d      	ldrb	r5, [r1, #1]
1a000554:	4c09      	ldr	r4, [pc, #36]	; (1a00057c <Board_GPIO_Init+0x3c>)
1a000556:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00055a:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00055e:	2001      	movs	r0, #1
1a000560:	40a8      	lsls	r0, r5
1a000562:	ea21 0100 	bic.w	r1, r1, r0
1a000566:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00056a:	3301      	adds	r3, #1
1a00056c:	2b08      	cmp	r3, #8
1a00056e:	d9eb      	bls.n	1a000548 <Board_GPIO_Init+0x8>
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
    }
}
1a000570:	bc30      	pop	{r4, r5}
1a000572:	4770      	bx	lr
1a000574:	4770      	bx	lr
1a000576:	bf00      	nop
1a000578:	1a00221c 	.word	0x1a00221c
1a00057c:	400f4000 	.word	0x400f4000

1a000580 <Board_ADC_Init>:
    Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000580:	b510      	push	{r4, lr}
1a000582:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a000584:	4c08      	ldr	r4, [pc, #32]	; (1a0005a8 <Board_ADC_Init+0x28>)
1a000586:	4669      	mov	r1, sp
1a000588:	4620      	mov	r0, r4
1a00058a:	f000 f9bd 	bl	1a000908 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00058e:	4a07      	ldr	r2, [pc, #28]	; (1a0005ac <Board_ADC_Init+0x2c>)
1a000590:	4669      	mov	r1, sp
1a000592:	4620      	mov	r0, r4
1a000594:	f000 f9d8 	bl	1a000948 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000598:	2200      	movs	r2, #0
1a00059a:	4669      	mov	r1, sp
1a00059c:	4620      	mov	r0, r4
1a00059e:	f000 f9ec 	bl	1a00097a <Chip_ADC_SetResolution>
}
1a0005a2:	b002      	add	sp, #8
1a0005a4:	bd10      	pop	{r4, pc}
1a0005a6:	bf00      	nop
1a0005a8:	400e3000 	.word	0x400e3000
1a0005ac:	00061a80 	.word	0x00061a80

1a0005b0 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a0005b0:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a0005b2:	4c0b      	ldr	r4, [pc, #44]	; (1a0005e0 <Board_SPI_Init+0x30>)
1a0005b4:	4620      	mov	r0, r4
1a0005b6:	f000 fda3 	bl	1a001100 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0005ba:	6863      	ldr	r3, [r4, #4]
1a0005bc:	f023 0304 	bic.w	r3, r3, #4
1a0005c0:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0005c2:	6823      	ldr	r3, [r4, #0]
1a0005c4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0005c8:	f043 0307 	orr.w	r3, r3, #7
1a0005cc:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0005ce:	4905      	ldr	r1, [pc, #20]	; (1a0005e4 <Board_SPI_Init+0x34>)
1a0005d0:	4620      	mov	r0, r4
1a0005d2:	f000 fd76 	bl	1a0010c2 <Chip_SSP_SetBitRate>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0005d6:	6863      	ldr	r3, [r4, #4]
1a0005d8:	f043 0302 	orr.w	r3, r3, #2
1a0005dc:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a0005de:	bd10      	pop	{r4, pc}
1a0005e0:	400c5000 	.word	0x400c5000
1a0005e4:	000186a0 	.word	0x000186a0

1a0005e8 <Board_I2C_Init>:
    }
}


static void Board_I2C_Init()
{
1a0005e8:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a0005ea:	2000      	movs	r0, #0
1a0005ec:	f000 fdb4 	bl	1a001158 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0005f0:	4b04      	ldr	r3, [pc, #16]	; (1a000604 <Board_I2C_Init+0x1c>)
1a0005f2:	f640 0208 	movw	r2, #2056	; 0x808
1a0005f6:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_SCU_I2C0PinConfig(BOARD_I2C_MODE);
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0005fa:	4903      	ldr	r1, [pc, #12]	; (1a000608 <Board_I2C_Init+0x20>)
1a0005fc:	2000      	movs	r0, #0
1a0005fe:	f000 fdbd 	bl	1a00117c <Chip_I2C_SetClockRate>
}
1a000602:	bd08      	pop	{r3, pc}
1a000604:	40086000 	.word	0x40086000
1a000608:	000f4240 	.word	0x000f4240

1a00060c <Board_Debug_Init>:
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
}


void Board_Debug_Init(void)
{
1a00060c:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a00060e:	4c07      	ldr	r4, [pc, #28]	; (1a00062c <Board_Debug_Init+0x20>)
1a000610:	4620      	mov	r0, r4
1a000612:	f000 f8b7 	bl	1a000784 <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a000616:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00061a:	4620      	mov	r0, r4
1a00061c:	f000 f8dc 	bl	1a0007d8 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000620:	2303      	movs	r3, #3
1a000622:	60e3      	str	r3, [r4, #12]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000624:	2301      	movs	r3, #1
1a000626:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a000628:	bd10      	pop	{r4, pc}
1a00062a:	bf00      	nop
1a00062c:	400c1000 	.word	0x400c1000

1a000630 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000630:	4b03      	ldr	r3, [pc, #12]	; (1a000640 <Board_UARTPutChar+0x10>)
1a000632:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a000634:	f013 0f20 	tst.w	r3, #32
1a000638:	d0fa      	beq.n	1a000630 <Board_UARTPutChar>
 * @note	This function attempts to place a byte into the UART transmit
 *			FIFO or transmit hold register regard regardless of UART state
 */
STATIC INLINE void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
	pUART->THR = (uint32_t) data;
1a00063a:	4b01      	ldr	r3, [pc, #4]	; (1a000640 <Board_UARTPutChar+0x10>)
1a00063c:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a00063e:	4770      	bx	lr
1a000640:	400c1000 	.word	0x400c1000

1a000644 <Board_UARTGetChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000644:	4b05      	ldr	r3, [pc, #20]	; (1a00065c <Board_UARTGetChar+0x18>)
1a000646:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a000648:	f013 0f01 	tst.w	r3, #1
1a00064c:	d003      	beq.n	1a000656 <Board_UARTGetChar+0x12>
 *			receive hold register regard regardless of UART state. The
 *			FIFO status should be read first prior to using this function
 */
STATIC INLINE uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00064e:	4b03      	ldr	r3, [pc, #12]	; (1a00065c <Board_UARTGetChar+0x18>)
1a000650:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a000652:	b2c0      	uxtb	r0, r0
1a000654:	4770      	bx	lr
    }
    return EOF;
1a000656:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a00065a:	4770      	bx	lr
1a00065c:	400c1000 	.word	0x400c1000

1a000660 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000660:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000662:	f7ff ffd3 	bl	1a00060c <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a000666:	4808      	ldr	r0, [pc, #32]	; (1a000688 <Board_Init+0x28>)
1a000668:	f000 fd0a 	bl	1a001080 <Chip_GPIO_Init>
   
   Board_GPIO_Init();
1a00066c:	f7ff ff68 	bl	1a000540 <Board_GPIO_Init>
   Board_ADC_Init();
1a000670:	f7ff ff86 	bl	1a000580 <Board_ADC_Init>
   Board_SPI_Init();
1a000674:	f7ff ff9c 	bl	1a0005b0 <Board_SPI_Init>
   Board_I2C_Init();
1a000678:	f7ff ffb6 	bl	1a0005e8 <Board_I2C_Init>

   Board_LED_Init();
1a00067c:	f7ff ff1e 	bl	1a0004bc <Board_LED_Init>
   Board_TEC_Init();
1a000680:	f7ff ff3e 	bl	1a000500 <Board_TEC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a000684:	bd08      	pop	{r3, pc}
1a000686:	bf00      	nop
1a000688:	400f4000 	.word	0x400f4000

1a00068c <__stdio_putchar>:
    Chip_ADC_EnableChannel(LPC_ADC0, curADCChannel, DISABLE);
    curADCChannel = 0xFF;
    return data;
}

void __stdio_putchar(int c) {
1a00068c:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00068e:	b2c0      	uxtb	r0, r0
1a000690:	f7ff ffce 	bl	1a000630 <Board_UARTPutChar>
}
1a000694:	bd08      	pop	{r3, pc}

1a000696 <__stdio_getchar>:

int __stdio_getchar() {
1a000696:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a000698:	f7ff ffd4 	bl	1a000644 <Board_UARTGetChar>
}
1a00069c:	bd08      	pop	{r3, pc}

1a00069e <__stdio_init>:

void __stdio_init() {
1a00069e:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0006a0:	f7ff ffb4 	bl	1a00060c <Board_Debug_Init>
1a0006a4:	bd08      	pop	{r3, pc}
1a0006a6:	Address 0x000000001a0006a6 is out of bounds.


1a0006a8 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0006a8:	2300      	movs	r3, #0
1a0006aa:	2b1c      	cmp	r3, #28
1a0006ac:	d812      	bhi.n	1a0006d4 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0006ae:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0006b0:	4a09      	ldr	r2, [pc, #36]	; (1a0006d8 <Board_SetupMuxing+0x30>)
1a0006b2:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0006b6:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0006ba:	784a      	ldrb	r2, [r1, #1]
1a0006bc:	8848      	ldrh	r0, [r1, #2]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0006be:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0006c2:	4906      	ldr	r1, [pc, #24]	; (1a0006dc <Board_SetupMuxing+0x34>)
1a0006c4:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0006c8:	3301      	adds	r3, #1
1a0006ca:	2b1c      	cmp	r3, #28
1a0006cc:	d9f0      	bls.n	1a0006b0 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0006ce:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0006d2:	4770      	bx	lr
1a0006d4:	4770      	bx	lr
1a0006d6:	bf00      	nop
1a0006d8:	1a002238 	.word	0x1a002238
1a0006dc:	40086000 	.word	0x40086000

1a0006e0 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0006e0:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0006e2:	4a17      	ldr	r2, [pc, #92]	; (1a000740 <Board_SetupClocking+0x60>)
1a0006e4:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0006e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0006ec:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0006f0:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0006f4:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0006f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0006fc:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000700:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000704:	2201      	movs	r2, #1
1a000706:	490f      	ldr	r1, [pc, #60]	; (1a000744 <Board_SetupClocking+0x64>)
1a000708:	2006      	movs	r0, #6
1a00070a:	f000 fc0f 	bl	1a000f2c <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00070e:	2400      	movs	r4, #0
1a000710:	b14c      	cbz	r4, 1a000726 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000712:	4b0b      	ldr	r3, [pc, #44]	; (1a000740 <Board_SetupClocking+0x60>)
1a000714:	685a      	ldr	r2, [r3, #4]
1a000716:	f022 020c 	bic.w	r2, r2, #12
1a00071a:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00071c:	685a      	ldr	r2, [r3, #4]
1a00071e:	f042 0203 	orr.w	r2, r2, #3
1a000722:	605a      	str	r2, [r3, #4]
}
1a000724:	bd10      	pop	{r4, pc}
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000726:	4808      	ldr	r0, [pc, #32]	; (1a000748 <Board_SetupClocking+0x68>)
1a000728:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00072c:	2301      	movs	r3, #1
1a00072e:	788a      	ldrb	r2, [r1, #2]
1a000730:	7849      	ldrb	r1, [r1, #1]
1a000732:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000736:	f000 fb4b 	bl	1a000dd0 <Chip_Clock_SetBaseClock>
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00073a:	3401      	adds	r4, #1
1a00073c:	e7e8      	b.n	1a000710 <Board_SetupClocking+0x30>
1a00073e:	bf00      	nop
1a000740:	40043000 	.word	0x40043000
1a000744:	0c28cb00 	.word	0x0c28cb00
1a000748:	1a002234 	.word	0x1a002234

1a00074c <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a00074c:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00074e:	f7ff ffab 	bl	1a0006a8 <Board_SetupMuxing>
    Board_SetupClocking();
1a000752:	f7ff ffc5 	bl	1a0006e0 <Board_SetupClocking>
}
1a000756:	bd08      	pop	{r3, pc}

1a000758 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a000758:	4b09      	ldr	r3, [pc, #36]	; (1a000780 <Chip_UART_GetIndex+0x28>)
1a00075a:	4298      	cmp	r0, r3
1a00075c:	d009      	beq.n	1a000772 <Chip_UART_GetIndex+0x1a>
1a00075e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000762:	4298      	cmp	r0, r3
1a000764:	d007      	beq.n	1a000776 <Chip_UART_GetIndex+0x1e>
1a000766:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00076a:	4298      	cmp	r0, r3
1a00076c:	d005      	beq.n	1a00077a <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00076e:	2000      	movs	r0, #0
1a000770:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a000772:	2002      	movs	r0, #2
1a000774:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a000776:	2003      	movs	r0, #3
1a000778:	4770      	bx	lr
	uint32_t base = (uint32_t) pUART;
	switch(base) {
		case LPC_USART0_BASE:
			return 0;
		case LPC_UART1_BASE:
			return 1;
1a00077a:	2001      	movs	r0, #1
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a00077c:	4770      	bx	lr
1a00077e:	bf00      	nop
1a000780:	400c1000 	.word	0x400c1000

1a000784 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a000784:	b530      	push	{r4, r5, lr}
1a000786:	b083      	sub	sp, #12
1a000788:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00078a:	f7ff ffe5 	bl	1a000758 <Chip_UART_GetIndex>
1a00078e:	2301      	movs	r3, #1
1a000790:	461a      	mov	r2, r3
1a000792:	4619      	mov	r1, r3
1a000794:	4d0e      	ldr	r5, [pc, #56]	; (1a0007d0 <Chip_UART_Init+0x4c>)
1a000796:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a00079a:	f000 fb5f 	bl	1a000e5c <Chip_Clock_EnableOpts>
 *			with a RX trip level of 8 characters, use something like
 *			(UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
	pUART->FCR = fcr;
1a00079e:	2307      	movs	r3, #7
1a0007a0:	60a3      	str	r3, [r4, #8]
 * @param	pUART	: Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a0007a2:	2300      	movs	r3, #0
1a0007a4:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0007a6:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0007a8:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0007aa:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0007ac:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0007ae:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0007b0:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0007b2:	4b08      	ldr	r3, [pc, #32]	; (1a0007d4 <Chip_UART_Init+0x50>)
1a0007b4:	429c      	cmp	r4, r3
1a0007b6:	d006      	beq.n	1a0007c6 <Chip_UART_Init+0x42>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0007b8:	2303      	movs	r3, #3
1a0007ba:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0007bc:	2310      	movs	r3, #16
1a0007be:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0007c0:	9b01      	ldr	r3, [sp, #4]
}
1a0007c2:	b003      	add	sp, #12
1a0007c4:	bd30      	pop	{r4, r5, pc}
	pUART->RS485ADRMATCH = 0;

    /* Clear MCR */
    if (pUART == LPC_UART1) {
		/* Set Modem Control to default state */
		pUART->MCR = 0;
1a0007c6:	2300      	movs	r3, #0
1a0007c8:	6123      	str	r3, [r4, #16]
		/*Dummy Reading to Clear Status */
		tmp = pUART->MSR;
1a0007ca:	69a3      	ldr	r3, [r4, #24]
1a0007cc:	9301      	str	r3, [sp, #4]
1a0007ce:	e7f3      	b.n	1a0007b8 <Chip_UART_Init+0x34>
1a0007d0:	1a0022b4 	.word	0x1a0022b4
1a0007d4:	40082000 	.word	0x40082000

1a0007d8 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0007d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0007dc:	b083      	sub	sp, #12
1a0007de:	4683      	mov	fp, r0
1a0007e0:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0007e2:	f7ff ffb9 	bl	1a000758 <Chip_UART_GetIndex>
1a0007e6:	4b35      	ldr	r3, [pc, #212]	; (1a0008bc <Chip_UART_SetBaudFDR+0xe4>)
1a0007e8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0007ec:	f000 fb6e 	bl	1a000ecc <Chip_Clock_GetRate>
1a0007f0:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */
1a0007f2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0007f6:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0007f8:	2300      	movs	r3, #0
1a0007fa:	9301      	str	r3, [sp, #4]
1a0007fc:	46a2      	mov	sl, r4
1a0007fe:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a000800:	e02a      	b.n	1a000858 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a000802:	4242      	negs	r2, r0
				div ++;
1a000804:	1c4b      	adds	r3, r1, #1
1a000806:	e017      	b.n	1a000838 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a000808:	b30a      	cbz	r2, 1a00084e <Chip_UART_SetBaudFDR+0x76>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a00080a:	4617      	mov	r7, r2
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a00080c:	9501      	str	r5, [sp, #4]
			sm = m;
1a00080e:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a000810:	4699      	mov	r9, r3
	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
		for (d = 0; d < m; d++) {
1a000812:	3501      	adds	r5, #1
1a000814:	42ac      	cmp	r4, r5
1a000816:	d91e      	bls.n	1a000856 <Chip_UART_SetBaudFDR+0x7e>
			uint32_t diff, div;
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000818:	0933      	lsrs	r3, r6, #4
1a00081a:	0730      	lsls	r0, r6, #28
1a00081c:	fba4 0100 	umull	r0, r1, r4, r0
1a000820:	fb04 1103 	mla	r1, r4, r3, r1
1a000824:	1962      	adds	r2, r4, r5
1a000826:	fb08 f202 	mul.w	r2, r8, r2
1a00082a:	2300      	movs	r3, #0
1a00082c:	f000 ff3e 	bl	1a0016ac <__aeabi_uldivmod>

			/* Lower 32-bit of dval has diff */
			diff = (uint32_t) dval;
1a000830:	4602      	mov	r2, r0
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);
1a000832:	460b      	mov	r3, r1

			/* Closer to next div */
			if ((int)diff < 0) {
1a000834:	2800      	cmp	r0, #0
1a000836:	dbe4      	blt.n	1a000802 <Chip_UART_SetBaudFDR+0x2a>
				diff = -diff;
				div ++;
			}

			/* Check if new value is worse than old or out of range */
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a000838:	4297      	cmp	r7, r2
1a00083a:	d3ea      	bcc.n	1a000812 <Chip_UART_SetBaudFDR+0x3a>
1a00083c:	2b00      	cmp	r3, #0
1a00083e:	d0e8      	beq.n	1a000812 <Chip_UART_SetBaudFDR+0x3a>
1a000840:	0c19      	lsrs	r1, r3, #16
1a000842:	d1e6      	bne.n	1a000812 <Chip_UART_SetBaudFDR+0x3a>
1a000844:	2b02      	cmp	r3, #2
1a000846:	d8df      	bhi.n	1a000808 <Chip_UART_SetBaudFDR+0x30>
1a000848:	2d00      	cmp	r5, #0
1a00084a:	d0dd      	beq.n	1a000808 <Chip_UART_SetBaudFDR+0x30>
1a00084c:	e7e1      	b.n	1a000812 <Chip_UART_SetBaudFDR+0x3a>

			/* Store the new better values */
			sdiv = div;
			sd = d;
			sm = m;
			odiff = diff;
1a00084e:	4617      	mov	r7, r2
				continue;
			}

			/* Store the new better values */
			sdiv = div;
			sd = d;
1a000850:	9501      	str	r5, [sp, #4]
			sm = m;
1a000852:	46a2      	mov	sl, r4
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
				continue;
			}

			/* Store the new better values */
			sdiv = div;
1a000854:	4699      	mov	r9, r3

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a000856:	3401      	adds	r4, #1
1a000858:	b11f      	cbz	r7, 1a000862 <Chip_UART_SetBaudFDR+0x8a>
1a00085a:	2c0f      	cmp	r4, #15
1a00085c:	d801      	bhi.n	1a000862 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00085e:	2500      	movs	r5, #0
1a000860:	e7d8      	b.n	1a000814 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a000862:	f1b9 0f00 	cmp.w	r9, #0
1a000866:	d024      	beq.n	1a0008b2 <Chip_UART_SetBaudFDR+0xda>
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000868:	f8db 300c 	ldr.w	r3, [fp, #12]
1a00086c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000870:	f8cb 300c 	str.w	r3, [fp, #12]
1a000874:	fa5f f389 	uxtb.w	r3, r9
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a000878:	f8cb 3000 	str.w	r3, [fp]
1a00087c:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a000880:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000884:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000888:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00088c:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a000890:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a000894:	b2db      	uxtb	r3, r3
1a000896:	9901      	ldr	r1, [sp, #4]
1a000898:	f001 020f 	and.w	r2, r1, #15
1a00089c:	4313      	orrs	r3, r2
1a00089e:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0008a2:	0933      	lsrs	r3, r6, #4
1a0008a4:	fb0a f303 	mul.w	r3, sl, r3
1a0008a8:	448a      	add	sl, r1
1a0008aa:	fb09 f90a 	mul.w	r9, r9, sl
1a0008ae:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0008b2:	4648      	mov	r0, r9
1a0008b4:	b003      	add	sp, #12
1a0008b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0008ba:	bf00      	nop
1a0008bc:	1a0022ac 	.word	0x1a0022ac

1a0008c0 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0008c0:	4b03      	ldr	r3, [pc, #12]	; (1a0008d0 <Chip_ADC_GetClockIndex+0x10>)
1a0008c2:	4298      	cmp	r0, r3
1a0008c4:	d001      	beq.n	1a0008ca <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0008c6:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0008c8:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
		clkADC = CLK_APB3_ADC1;
1a0008ca:	2004      	movs	r0, #4
1a0008cc:	4770      	bx	lr
1a0008ce:	bf00      	nop
1a0008d0:	400e4000 	.word	0x400e4000

1a0008d4 <getClkDiv>:
	return clkADC;
}

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0008d4:	b570      	push	{r4, r5, r6, lr}
1a0008d6:	460d      	mov	r5, r1
1a0008d8:	4614      	mov	r4, r2
1a0008da:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0008dc:	f7ff fff0 	bl	1a0008c0 <Chip_ADC_GetClockIndex>
1a0008e0:	f000 faf4 	bl	1a000ecc <Chip_Clock_GetRate>
	if (burstMode) {
1a0008e4:	b965      	cbnz	r5, 1a000900 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a0008e6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0008ea:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0008ee:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0008f2:	0064      	lsls	r4, r4, #1
1a0008f4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0008f8:	b2c0      	uxtb	r0, r0
1a0008fa:	3801      	subs	r0, #1
	return div;
}
1a0008fc:	b2c0      	uxtb	r0, r0
1a0008fe:	bd70      	pop	{r4, r5, r6, pc}
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
	if (burstMode) {
		fullAdcRate = adcRate * clks;
1a000900:	fb04 f406 	mul.w	r4, r4, r6
1a000904:	e7f3      	b.n	1a0008ee <getClkDiv+0x1a>
1a000906:	Address 0x000000001a000906 is out of bounds.


1a000908 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000908:	b538      	push	{r3, r4, r5, lr}
1a00090a:	4605      	mov	r5, r0
1a00090c:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00090e:	f7ff ffd7 	bl	1a0008c0 <Chip_ADC_GetClockIndex>
1a000912:	2301      	movs	r3, #1
1a000914:	461a      	mov	r2, r3
1a000916:	4619      	mov	r1, r3
1a000918:	f000 faa0 	bl	1a000e5c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a00091c:	2100      	movs	r1, #0
1a00091e:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000920:	4a08      	ldr	r2, [pc, #32]	; (1a000944 <Chip_ADC_Init+0x3c>)
1a000922:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000924:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000926:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000928:	230b      	movs	r3, #11
1a00092a:	4628      	mov	r0, r5
1a00092c:	f7ff ffd2 	bl	1a0008d4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000930:	0200      	lsls	r0, r0, #8
1a000932:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000936:	7920      	ldrb	r0, [r4, #4]
1a000938:	0440      	lsls	r0, r0, #17
1a00093a:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00093e:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000940:	6028      	str	r0, [r5, #0]
}
1a000942:	bd38      	pop	{r3, r4, r5, pc}
1a000944:	00061a80 	.word	0x00061a80

1a000948 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000948:	b570      	push	{r4, r5, r6, lr}
1a00094a:	4605      	mov	r5, r0
1a00094c:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00094e:	6804      	ldr	r4, [r0, #0]
1a000950:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000954:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000958:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00095a:	790b      	ldrb	r3, [r1, #4]
1a00095c:	f1c3 030b 	rsb	r3, r3, #11
1a000960:	b2db      	uxtb	r3, r3
1a000962:	7949      	ldrb	r1, [r1, #5]
1a000964:	f7ff ffb6 	bl	1a0008d4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000968:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00096c:	7930      	ldrb	r0, [r6, #4]
1a00096e:	0440      	lsls	r0, r0, #17
1a000970:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000974:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a000976:	6028      	str	r0, [r5, #0]
}
1a000978:	bd70      	pop	{r4, r5, r6, pc}

1a00097a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00097a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00097c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00097e:	680a      	ldr	r2, [r1, #0]
1a000980:	f7ff ffe2 	bl	1a000948 <Chip_ADC_SetSampleRate>
}
1a000984:	bd08      	pop	{r3, pc}
1a000986:	Address 0x000000001a000986 is out of bounds.


1a000988 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000988:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00098a:	680b      	ldr	r3, [r1, #0]
1a00098c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000990:	d002      	beq.n	1a000998 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000992:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000996:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000998:	4607      	mov	r7, r0
1a00099a:	2501      	movs	r5, #1
1a00099c:	e03b      	b.n	1a000a16 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00099e:	694b      	ldr	r3, [r1, #20]
1a0009a0:	fb03 f302 	mul.w	r3, r3, r2
1a0009a4:	fbb3 f3f5 	udiv	r3, r3, r5
1a0009a8:	e014      	b.n	1a0009d4 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0009aa:	461c      	mov	r4, r3
1a0009ac:	e020      	b.n	1a0009f0 <pll_calc_divs+0x68>
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a0009ae:	f1cc 0c00 	rsb	ip, ip, #0
1a0009b2:	e020      	b.n	1a0009f6 <pll_calc_divs+0x6e>
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
			for (m = 1; m <= 256; m++) {
1a0009b4:	3201      	adds	r2, #1
1a0009b6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0009ba:	dc26      	bgt.n	1a000a0a <pll_calc_divs+0x82>
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
1a0009bc:	680c      	ldr	r4, [r1, #0]
1a0009be:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0009c2:	d0ec      	beq.n	1a00099e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0009c4:	1c73      	adds	r3, r6, #1
1a0009c6:	fa02 fc03 	lsl.w	ip, r2, r3
1a0009ca:	694b      	ldr	r3, [r1, #20]
1a0009cc:	fb03 f30c 	mul.w	r3, r3, ip
1a0009d0:	fbb3 f3f5 	udiv	r3, r3, r5
				} else {
					fcco = (m * ppll->fin) / n;
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0009d4:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a000a24 <pll_calc_divs+0x9c>
1a0009d8:	4563      	cmp	r3, ip
1a0009da:	d9eb      	bls.n	1a0009b4 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0009dc:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a000a28 <pll_calc_divs+0xa0>
1a0009e0:	4563      	cmp	r3, ip
1a0009e2:	d812      	bhi.n	1a000a0a <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a0009e4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0009e8:	d1df      	bne.n	1a0009aa <pll_calc_divs+0x22>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
1a0009ea:	1c74      	adds	r4, r6, #1
1a0009ec:	fa23 f404 	lsr.w	r4, r3, r4
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a0009f0:	ebb0 0c04 	subs.w	ip, r0, r4
1a0009f4:	d4db      	bmi.n	1a0009ae <pll_calc_divs+0x26>
					fout = fcco;
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0009f6:	4567      	cmp	r7, ip
1a0009f8:	d9dc      	bls.n	1a0009b4 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a0009fa:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0009fc:	1c77      	adds	r7, r6, #1
1a0009fe:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000a00:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000a02:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000a04:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000a06:	4667      	mov	r7, ip
1a000a08:	e7d4      	b.n	1a0009b4 <pll_calc_divs+0x2c>
	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000a0a:	3601      	adds	r6, #1
1a000a0c:	2e03      	cmp	r6, #3
1a000a0e:	dc01      	bgt.n	1a000a14 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a000a10:	2201      	movs	r2, #1
1a000a12:	e7d0      	b.n	1a0009b6 <pll_calc_divs+0x2e>

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
		ppll->ctrl &= ~(1 << 6);
	}
	for (n = 1; n <= 4; n++) {
1a000a14:	3501      	adds	r5, #1
1a000a16:	2d04      	cmp	r5, #4
1a000a18:	dc01      	bgt.n	1a000a1e <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a000a1a:	2600      	movs	r6, #0
1a000a1c:	e7f6      	b.n	1a000a0c <pll_calc_divs+0x84>
					prev = ABS(freq - fout);
				}
			}
		}
	}
}
1a000a1e:	bcf0      	pop	{r4, r5, r6, r7}
1a000a20:	4770      	bx	lr
1a000a22:	bf00      	nop
1a000a24:	094c5eff 	.word	0x094c5eff
1a000a28:	1312d000 	.word	0x1312d000

1a000a2c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000a2e:	b099      	sub	sp, #100	; 0x64
1a000a30:	4605      	mov	r5, r0
1a000a32:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000a34:	225c      	movs	r2, #92	; 0x5c
1a000a36:	2100      	movs	r1, #0
1a000a38:	a801      	add	r0, sp, #4
1a000a3a:	f000 ffdb 	bl	1a0019f4 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000a3e:	2380      	movs	r3, #128	; 0x80
1a000a40:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000a42:	6963      	ldr	r3, [r4, #20]
1a000a44:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000a46:	7923      	ldrb	r3, [r4, #4]
1a000a48:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000a4c:	4669      	mov	r1, sp
1a000a4e:	4628      	mov	r0, r5
1a000a50:	f7ff ff9a 	bl	1a000988 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000a54:	9b06      	ldr	r3, [sp, #24]
1a000a56:	42ab      	cmp	r3, r5
1a000a58:	d027      	beq.n	1a000aaa <pll_get_frac+0x7e>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a000a5a:	1aeb      	subs	r3, r5, r3
1a000a5c:	d42e      	bmi.n	1a000abc <pll_get_frac+0x90>
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000a5e:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000a60:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000a62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000a66:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000a68:	6963      	ldr	r3, [r4, #20]
1a000a6a:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000a6c:	7923      	ldrb	r3, [r4, #4]
1a000a6e:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000a72:	a910      	add	r1, sp, #64	; 0x40
1a000a74:	4628      	mov	r0, r5
1a000a76:	f7ff ff87 	bl	1a000988 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000a7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000a7c:	42ab      	cmp	r3, r5
1a000a7e:	d01f      	beq.n	1a000ac0 <pll_get_frac+0x94>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a000a80:	1aeb      	subs	r3, r5, r3
1a000a82:	d425      	bmi.n	1a000ad0 <pll_get_frac+0xa4>
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000a84:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000a86:	4b2b      	ldr	r3, [pc, #172]	; (1a000b34 <pll_get_frac+0x108>)
1a000a88:	429d      	cmp	r5, r3
1a000a8a:	d923      	bls.n	1a000ad4 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000a8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
1a000a8e:	1aed      	subs	r5, r5, r3
1a000a90:	d433      	bmi.n	1a000afa <pll_get_frac+0xce>
		}
	}
	diff[1] = ABS(freq - pll[1].fout);

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000a92:	42ae      	cmp	r6, r5
1a000a94:	dc3b      	bgt.n	1a000b0e <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000a96:	42be      	cmp	r6, r7
1a000a98:	dc31      	bgt.n	1a000afe <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000a9a:	466d      	mov	r5, sp
1a000a9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000a9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000aa0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000aa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000aa8:	e006      	b.n	1a000ab8 <pll_get_frac+0x8c>
	pll[0].ctrl |= (1 << 7);
	pll[0].fin = ppll->fin;
	pll[0].srcin = ppll->srcin;
	pll_calc_divs(freq, &pll[0]);
	if (pll[0].fout == freq) {
		*ppll = pll[0];
1a000aaa:	466d      	mov	r5, sp
1a000aac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000aae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ab0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000ab4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000ab8:	b019      	add	sp, #100	; 0x64
1a000aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a000abc:	425b      	negs	r3, r3
1a000abe:	e7ce      	b.n	1a000a5e <pll_get_frac+0x32>
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
	pll[2].fin = ppll->fin;
	pll[2].srcin = ppll->srcin;
	pll_calc_divs(freq, &pll[2]);
	if (pll[2].fout == freq) {
		*ppll = pll[2];
1a000ac0:	ad10      	add	r5, sp, #64	; 0x40
1a000ac2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ac4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ac6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000aca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000ace:	e7f3      	b.n	1a000ab8 <pll_get_frac+0x8c>
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a000ad0:	425b      	negs	r3, r3
1a000ad2:	e7d7      	b.n	1a000a84 <pll_get_frac+0x58>
	}
	diff[2] = ABS(freq - pll[2].fout);
	
	if (freq <= 110000000) {
		/* Try integer mode */
		pll[1].ctrl = (1 << 6);
1a000ad4:	2340      	movs	r3, #64	; 0x40
1a000ad6:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000ad8:	6963      	ldr	r3, [r4, #20]
1a000ada:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000adc:	a908      	add	r1, sp, #32
1a000ade:	4628      	mov	r0, r5
1a000ae0:	f7ff ff52 	bl	1a000988 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000ae4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000ae6:	42ab      	cmp	r3, r5
1a000ae8:	d1d0      	bne.n	1a000a8c <pll_get_frac+0x60>
			*ppll = pll[1];
1a000aea:	ad08      	add	r5, sp, #32
1a000aec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000aee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000af0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000af4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000af8:	e7de      	b.n	1a000ab8 <pll_get_frac+0x8c>
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
	if (val < 0)
		return -val;
1a000afa:	426d      	negs	r5, r5
1a000afc:	e7c9      	b.n	1a000a92 <pll_get_frac+0x66>
	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
		if (diff[0] <= diff[2]) {
			*ppll = pll[0];
		} else {
			*ppll = pll[2];
1a000afe:	ad10      	add	r5, sp, #64	; 0x40
1a000b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b0c:	e7d4      	b.n	1a000ab8 <pll_get_frac+0x8c>
		}
	} else {
		if (diff[1] <= diff[2]) {
1a000b0e:	42af      	cmp	r7, r5
1a000b10:	db07      	blt.n	1a000b22 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000b12:	ad08      	add	r5, sp, #32
1a000b14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b20:	e7ca      	b.n	1a000ab8 <pll_get_frac+0x8c>
		} else {
			*ppll = pll[2];
1a000b22:	ad10      	add	r5, sp, #64	; 0x40
1a000b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b28:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b30:	e7c2      	b.n	1a000ab8 <pll_get_frac+0x8c>
1a000b32:	bf00      	nop
1a000b34:	068e7780 	.word	0x068e7780

1a000b38 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000b38:	b430      	push	{r4, r5}
1a000b3a:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000b3c:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000b3e:	201c      	movs	r0, #28
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000b40:	e000      	b.n	1a000b44 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000b42:	3301      	adds	r3, #1
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000b44:	281c      	cmp	r0, #28
1a000b46:	d118      	bne.n	1a000b7a <Chip_Clock_FindBaseClock+0x42>
1a000b48:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000b4c:	0051      	lsls	r1, r2, #1
1a000b4e:	4a0c      	ldr	r2, [pc, #48]	; (1a000b80 <Chip_Clock_FindBaseClock+0x48>)
1a000b50:	440a      	add	r2, r1
1a000b52:	7914      	ldrb	r4, [r2, #4]
1a000b54:	4284      	cmp	r4, r0
1a000b56:	d010      	beq.n	1a000b7a <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000b58:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000b5c:	004a      	lsls	r2, r1, #1
1a000b5e:	4908      	ldr	r1, [pc, #32]	; (1a000b80 <Chip_Clock_FindBaseClock+0x48>)
1a000b60:	5a8a      	ldrh	r2, [r1, r2]
1a000b62:	42aa      	cmp	r2, r5
1a000b64:	d8ed      	bhi.n	1a000b42 <Chip_Clock_FindBaseClock+0xa>
1a000b66:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000b6a:	0051      	lsls	r1, r2, #1
1a000b6c:	4a04      	ldr	r2, [pc, #16]	; (1a000b80 <Chip_Clock_FindBaseClock+0x48>)
1a000b6e:	440a      	add	r2, r1
1a000b70:	8852      	ldrh	r2, [r2, #2]
1a000b72:	42aa      	cmp	r2, r5
1a000b74:	d3e5      	bcc.n	1a000b42 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000b76:	4620      	mov	r0, r4
1a000b78:	e7e4      	b.n	1a000b44 <Chip_Clock_FindBaseClock+0xc>
			i++;
		}
	}

	return baseclk;
}
1a000b7a:	bc30      	pop	{r4, r5}
1a000b7c:	4770      	bx	lr
1a000b7e:	bf00      	nop
1a000b80:	1a0022c8 	.word	0x1a0022c8

1a000b84 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000b84:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000b86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000b8a:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000b8c:	4a0d      	ldr	r2, [pc, #52]	; (1a000bc4 <Chip_Clock_EnableCrystal+0x40>)
1a000b8e:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000b90:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000b94:	6992      	ldr	r2, [r2, #24]
1a000b96:	428a      	cmp	r2, r1
1a000b98:	d001      	beq.n	1a000b9e <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000b9a:	4a0a      	ldr	r2, [pc, #40]	; (1a000bc4 <Chip_Clock_EnableCrystal+0x40>)
1a000b9c:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000b9e:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000ba2:	4a09      	ldr	r2, [pc, #36]	; (1a000bc8 <Chip_Clock_EnableCrystal+0x44>)
1a000ba4:	6811      	ldr	r1, [r2, #0]
1a000ba6:	4a09      	ldr	r2, [pc, #36]	; (1a000bcc <Chip_Clock_EnableCrystal+0x48>)
1a000ba8:	4291      	cmp	r1, r2
1a000baa:	d901      	bls.n	1a000bb0 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000bac:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000bb0:	4a04      	ldr	r2, [pc, #16]	; (1a000bc4 <Chip_Clock_EnableCrystal+0x40>)
1a000bb2:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000bb4:	9b01      	ldr	r3, [sp, #4]
1a000bb6:	1e5a      	subs	r2, r3, #1
1a000bb8:	9201      	str	r2, [sp, #4]
1a000bba:	2b00      	cmp	r3, #0
1a000bbc:	d1fa      	bne.n	1a000bb4 <Chip_Clock_EnableCrystal+0x30>
}
1a000bbe:	b002      	add	sp, #8
1a000bc0:	4770      	bx	lr
1a000bc2:	bf00      	nop
1a000bc4:	40050000 	.word	0x40050000
1a000bc8:	1a002230 	.word	0x1a002230
1a000bcc:	01312cff 	.word	0x01312cff

1a000bd0 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000bd0:	3012      	adds	r0, #18
1a000bd2:	4b05      	ldr	r3, [pc, #20]	; (1a000be8 <Chip_Clock_GetDividerSource+0x18>)
1a000bd4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000bd8:	f010 0f01 	tst.w	r0, #1
1a000bdc:	d102      	bne.n	1a000be4 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000bde:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000be2:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

	if (reg & 1) {	/* divider is powered down */
		return CLKINPUT_PD;
1a000be4:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000be6:	4770      	bx	lr
1a000be8:	40050000 	.word	0x40050000

1a000bec <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000bec:	f100 0212 	add.w	r2, r0, #18
1a000bf0:	4b03      	ldr	r3, [pc, #12]	; (1a000c00 <Chip_Clock_GetDividerDivisor+0x14>)
1a000bf2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000bf6:	4b03      	ldr	r3, [pc, #12]	; (1a000c04 <Chip_Clock_GetDividerDivisor+0x18>)
1a000bf8:	5c18      	ldrb	r0, [r3, r0]
}
1a000bfa:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000bfe:	4770      	bx	lr
1a000c00:	40050000 	.word	0x40050000
1a000c04:	1a0022c0 	.word	0x1a0022c0

1a000c08 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000c08:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000c0a:	2810      	cmp	r0, #16
1a000c0c:	d80a      	bhi.n	1a000c24 <Chip_Clock_GetClockInputHz+0x1c>
1a000c0e:	e8df f000 	tbb	[pc, r0]
1a000c12:	0b42      	.short	0x0b42
1a000c14:	091f160d 	.word	0x091f160d
1a000c18:	2b282522 	.word	0x2b282522
1a000c1c:	322e0909 	.word	0x322e0909
1a000c20:	3a36      	.short	0x3a36
1a000c22:	3e          	.byte	0x3e
1a000c23:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a000c24:	2000      	movs	r0, #0
1a000c26:	e038      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a000c28:	481e      	ldr	r0, [pc, #120]	; (1a000ca4 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000c2a:	e036      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000c2c:	4b1e      	ldr	r3, [pc, #120]	; (1a000ca8 <Chip_Clock_GetClockInputHz+0xa0>)
1a000c2e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000c32:	f003 0307 	and.w	r3, r3, #7
1a000c36:	2b04      	cmp	r3, #4
1a000c38:	d130      	bne.n	1a000c9c <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
	uint32_t rate = 0;
1a000c3a:	2000      	movs	r0, #0
1a000c3c:	e02d      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000c3e:	4b1a      	ldr	r3, [pc, #104]	; (1a000ca8 <Chip_Clock_GetClockInputHz+0xa0>)
1a000c40:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000c44:	f003 0307 	and.w	r3, r3, #7
1a000c48:	2b04      	cmp	r3, #4
1a000c4a:	d029      	beq.n	1a000ca0 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000c4c:	4817      	ldr	r0, [pc, #92]	; (1a000cac <Chip_Clock_GetClockInputHz+0xa4>)
1a000c4e:	e024      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a000c50:	4b17      	ldr	r3, [pc, #92]	; (1a000cb0 <Chip_Clock_GetClockInputHz+0xa8>)
1a000c52:	6818      	ldr	r0, [r3, #0]
		break;
1a000c54:	e021      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a000c56:	4b17      	ldr	r3, [pc, #92]	; (1a000cb4 <Chip_Clock_GetClockInputHz+0xac>)
1a000c58:	6818      	ldr	r0, [r3, #0]
		break;
1a000c5a:	e01e      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000c5c:	4b16      	ldr	r3, [pc, #88]	; (1a000cb8 <Chip_Clock_GetClockInputHz+0xb0>)
1a000c5e:	6818      	ldr	r0, [r3, #0]
		break;
1a000c60:	e01b      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000c62:	4b15      	ldr	r3, [pc, #84]	; (1a000cb8 <Chip_Clock_GetClockInputHz+0xb0>)
1a000c64:	6858      	ldr	r0, [r3, #4]
		break;
1a000c66:	e018      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a000c68:	f000 f86a 	bl	1a000d40 <Chip_Clock_GetMainPLLHz>
		break;
1a000c6c:	e015      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000c6e:	2100      	movs	r1, #0
1a000c70:	f000 f89c 	bl	1a000dac <Chip_Clock_GetDivRate>
		break;
1a000c74:	e011      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000c76:	2101      	movs	r1, #1
1a000c78:	f000 f898 	bl	1a000dac <Chip_Clock_GetDivRate>
		break;
1a000c7c:	e00d      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000c7e:	2102      	movs	r1, #2
1a000c80:	f000 f894 	bl	1a000dac <Chip_Clock_GetDivRate>
		break;
1a000c84:	e009      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000c86:	2103      	movs	r1, #3
1a000c88:	f000 f890 	bl	1a000dac <Chip_Clock_GetDivRate>
		break;
1a000c8c:	e005      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000c8e:	2104      	movs	r1, #4
1a000c90:	f000 f88c 	bl	1a000dac <Chip_Clock_GetDivRate>
		break;
1a000c94:	e001      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>
{
	uint32_t rate = 0;

	switch (input) {
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
1a000c96:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a000c9a:	bd08      	pop	{r3, pc}
		break;

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a000c9c:	4803      	ldr	r0, [pc, #12]	; (1a000cac <Chip_Clock_GetClockInputHz+0xa4>)
1a000c9e:	e7fc      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
			rate = 25000000; /* MII uses 25 MHz */
		} else {
			rate = 50000000; /* RMII uses 50 MHz */
1a000ca0:	4806      	ldr	r0, [pc, #24]	; (1a000cbc <Chip_Clock_GetClockInputHz+0xb4>)

	default:
		break;
	}

	return rate;
1a000ca2:	e7fa      	b.n	1a000c9a <Chip_Clock_GetClockInputHz+0x92>
1a000ca4:	00b71b00 	.word	0x00b71b00
1a000ca8:	40043000 	.word	0x40043000
1a000cac:	017d7840 	.word	0x017d7840
1a000cb0:	1a002204 	.word	0x1a002204
1a000cb4:	1a002230 	.word	0x1a002230
1a000cb8:	100000a4 	.word	0x100000a4
1a000cbc:	02faf080 	.word	0x02faf080

1a000cc0 <Chip_Clock_CalcMainPLLValue>:
	while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000cc0:	b538      	push	{r3, r4, r5, lr}
1a000cc2:	4605      	mov	r5, r0
1a000cc4:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000cc6:	7908      	ldrb	r0, [r1, #4]
1a000cc8:	f7ff ff9e 	bl	1a000c08 <Chip_Clock_GetClockInputHz>
1a000ccc:	6160      	str	r0, [r4, #20]

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000cce:	4b19      	ldr	r3, [pc, #100]	; (1a000d34 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000cd0:	442b      	add	r3, r5
1a000cd2:	4a19      	ldr	r2, [pc, #100]	; (1a000d38 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000cd4:	4293      	cmp	r3, r2
1a000cd6:	d821      	bhi.n	1a000d1c <Chip_Clock_CalcMainPLLValue+0x5c>
1a000cd8:	b318      	cbz	r0, 1a000d22 <Chip_Clock_CalcMainPLLValue+0x62>
		return -1;
	}

	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000cda:	2380      	movs	r3, #128	; 0x80
1a000cdc:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000cde:	2300      	movs	r3, #0
1a000ce0:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000ce2:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000ce4:	fbb5 f3f0 	udiv	r3, r5, r0
1a000ce8:	6123      	str	r3, [r4, #16]

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000cea:	4a14      	ldr	r2, [pc, #80]	; (1a000d3c <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000cec:	4295      	cmp	r5, r2
1a000cee:	d903      	bls.n	1a000cf8 <Chip_Clock_CalcMainPLLValue+0x38>
1a000cf0:	fb03 f000 	mul.w	r0, r3, r0
1a000cf4:	42a8      	cmp	r0, r5
1a000cf6:	d007      	beq.n	1a000d08 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000cf8:	4621      	mov	r1, r4
1a000cfa:	4628      	mov	r0, r5
1a000cfc:	f7ff fe96 	bl	1a000a2c <pll_get_frac>
		if (!ppll->nsel) {
1a000d00:	68a3      	ldr	r3, [r4, #8]
1a000d02:	b18b      	cbz	r3, 1a000d28 <Chip_Clock_CalcMainPLLValue+0x68>
			return -1;
		}
		ppll->nsel --;
1a000d04:	3b01      	subs	r3, #1
1a000d06:	60a3      	str	r3, [r4, #8]
	}

	if (ppll->msel == 0) {
1a000d08:	6923      	ldr	r3, [r4, #16]
1a000d0a:	b183      	cbz	r3, 1a000d2e <Chip_Clock_CalcMainPLLValue+0x6e>
		return - 1;
	}

	if (ppll->psel) {
1a000d0c:	68e2      	ldr	r2, [r4, #12]
1a000d0e:	b10a      	cbz	r2, 1a000d14 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000d10:	3a01      	subs	r2, #1
1a000d12:	60e2      	str	r2, [r4, #12]
	}

	ppll->msel --;
1a000d14:	3b01      	subs	r3, #1
1a000d16:	6123      	str	r3, [r4, #16]

	return 0;
1a000d18:	2000      	movs	r0, #0
}
1a000d1a:	bd38      	pop	{r3, r4, r5, pc}
{
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

	/* Do sanity check on frequency */
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
		return -1;
1a000d1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d20:	e7fb      	b.n	1a000d1a <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d26:	e7f8      	b.n	1a000d1a <Chip_Clock_CalcMainPLLValue+0x5a>
	ppll->msel = freq / ppll->fin;

	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
		pll_get_frac(freq, ppll);
		if (!ppll->nsel) {
			return -1;
1a000d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d2c:	e7f5      	b.n	1a000d1a <Chip_Clock_CalcMainPLLValue+0x5a>
		}
		ppll->nsel --;
	}

	if (ppll->msel == 0) {
		return - 1;
1a000d2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d32:	e7f2      	b.n	1a000d1a <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d34:	ff6b3a10 	.word	0xff6b3a10
1a000d38:	0b940510 	.word	0x0b940510
1a000d3c:	094c5eff 	.word	0x094c5eff

1a000d40 <Chip_Clock_GetMainPLLHz>:
	return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a000d40:	b530      	push	{r4, r5, lr}
1a000d42:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000d44:	4d17      	ldr	r5, [pc, #92]	; (1a000da4 <Chip_Clock_GetMainPLLHz+0x64>)
1a000d46:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000d48:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000d4c:	f7ff ff5c 	bl	1a000c08 <Chip_Clock_GetClockInputHz>
	uint32_t msel, nsel, psel, direct, fbsel;
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000d50:	4b15      	ldr	r3, [pc, #84]	; (1a000da8 <Chip_Clock_GetMainPLLHz+0x68>)
1a000d52:	681b      	ldr	r3, [r3, #0]
1a000d54:	9301      	str	r3, [sp, #4]

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000d56:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000d58:	f013 0f01 	tst.w	r3, #1
1a000d5c:	d01f      	beq.n	1a000d9e <Chip_Clock_GetMainPLLHz+0x5e>
		return 0;
	}

	msel = (PLLReg >> 16) & 0xFF;
1a000d5e:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000d62:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000d66:	f3c4 2101 	ubfx	r1, r4, #8, #2
	direct = (PLLReg >> 7) & 0x1;
	fbsel = (PLLReg >> 6) & 0x1;
1a000d6a:	f3c4 1580 	ubfx	r5, r4, #6, #1

	m = msel + 1;
1a000d6e:	3301      	adds	r3, #1
	n = nsel + 1;
1a000d70:	3201      	adds	r2, #1
	p = ptab[psel];
1a000d72:	f10d 0c08 	add.w	ip, sp, #8
1a000d76:	4461      	add	r1, ip
1a000d78:	f811 1c04 	ldrb.w	r1, [r1, #-4]

	if (direct || fbsel) {
1a000d7c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000d80:	d108      	bne.n	1a000d94 <Chip_Clock_GetMainPLLHz+0x54>
1a000d82:	b93d      	cbnz	r5, 1a000d94 <Chip_Clock_GetMainPLLHz+0x54>
		return m * (freq / n);
	}

	return (m / (2 * p)) * (freq / n);
1a000d84:	0049      	lsls	r1, r1, #1
1a000d86:	fbb3 f3f1 	udiv	r3, r3, r1
1a000d8a:	fbb0 f0f2 	udiv	r0, r0, r2
1a000d8e:	fb00 f003 	mul.w	r0, r0, r3
1a000d92:	e005      	b.n	1a000da0 <Chip_Clock_GetMainPLLHz+0x60>
	m = msel + 1;
	n = nsel + 1;
	p = ptab[psel];

	if (direct || fbsel) {
		return m * (freq / n);
1a000d94:	fbb0 f0f2 	udiv	r0, r0, r2
1a000d98:	fb03 f000 	mul.w	r0, r3, r0
1a000d9c:	e000      	b.n	1a000da0 <Chip_Clock_GetMainPLLHz+0x60>
	uint32_t m, n, p;
	const uint8_t ptab[] = {1, 2, 4, 8};

	/* No lock? */
	if (!(LPC_CGU->PLL1_STAT & 1)) {
		return 0;
1a000d9e:	2000      	movs	r0, #0
	if (direct || fbsel) {
		return m * (freq / n);
	}

	return (m / (2 * p)) * (freq / n);
}
1a000da0:	b003      	add	sp, #12
1a000da2:	bd30      	pop	{r4, r5, pc}
1a000da4:	40050000 	.word	0x40050000
1a000da8:	1a0022bc 	.word	0x1a0022bc

1a000dac <Chip_Clock_GetDivRate>:
	return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a000dac:	b538      	push	{r3, r4, r5, lr}
1a000dae:	460c      	mov	r4, r1
	CHIP_CGU_CLKIN_T input;
	uint32_t div;

	input = Chip_Clock_GetDividerSource(divider);
1a000db0:	4608      	mov	r0, r1
1a000db2:	f7ff ff0d 	bl	1a000bd0 <Chip_Clock_GetDividerSource>
1a000db6:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a000db8:	4620      	mov	r0, r4
1a000dba:	f7ff ff17 	bl	1a000bec <Chip_Clock_GetDividerDivisor>
1a000dbe:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000dc0:	4628      	mov	r0, r5
1a000dc2:	f7ff ff21 	bl	1a000c08 <Chip_Clock_GetClockInputHz>
1a000dc6:	3401      	adds	r4, #1
}
1a000dc8:	fbb0 f0f4 	udiv	r0, r0, r4
1a000dcc:	bd38      	pop	{r3, r4, r5, pc}
1a000dce:	Address 0x000000001a000dce is out of bounds.


1a000dd0 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000dd0:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000dd2:	f100 0416 	add.w	r4, r0, #22
1a000dd6:	00a4      	lsls	r4, r4, #2
1a000dd8:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000ddc:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000de0:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a000de2:	281b      	cmp	r0, #27
1a000de4:	d813      	bhi.n	1a000e0e <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a000de6:	2911      	cmp	r1, #17
1a000de8:	d01a      	beq.n	1a000e20 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000dea:	4d0e      	ldr	r5, [pc, #56]	; (1a000e24 <Chip_Clock_SetBaseClock+0x54>)
1a000dec:	4025      	ands	r5, r4

			if (autoblocken) {
1a000dee:	b10a      	cbz	r2, 1a000df4 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a000df0:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a000df4:	b10b      	cbz	r3, 1a000dfa <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a000df6:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a000dfa:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000dfe:	3016      	adds	r0, #22
1a000e00:	0080      	lsls	r0, r0, #2
1a000e02:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e06:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e0a:	6045      	str	r5, [r0, #4]
1a000e0c:	e008      	b.n	1a000e20 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a000e0e:	f044 0401 	orr.w	r4, r4, #1
1a000e12:	3016      	adds	r0, #22
1a000e14:	0080      	lsls	r0, r0, #2
1a000e16:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e1a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e1e:	6044      	str	r4, [r0, #4]
	}
}
1a000e20:	bc30      	pop	{r4, r5}
1a000e22:	4770      	bx	lr
1a000e24:	e0fff7fe 	.word	0xe0fff7fe

1a000e28 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a000e28:	281b      	cmp	r0, #27
1a000e2a:	d80c      	bhi.n	1a000e46 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a000e2c:	3016      	adds	r0, #22
1a000e2e:	0080      	lsls	r0, r0, #2
1a000e30:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e34:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e38:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a000e3a:	f010 0f01 	tst.w	r0, #1
1a000e3e:	d104      	bne.n	1a000e4a <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000e40:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000e44:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
		return CLKINPUT_PD;
1a000e46:	2011      	movs	r0, #17
1a000e48:	4770      	bx	lr

	reg = LPC_CGU->BASE_CLK[BaseClock];

	/* base clock is powered down? */
	if (reg & 1) {
		return CLKINPUT_PD;
1a000e4a:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000e4c:	4770      	bx	lr

1a000e4e <Chip_Clock_GetBaseClocktHz>:
	return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a000e4e:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000e50:	f7ff ffea 	bl	1a000e28 <Chip_Clock_GetBaseClock>
1a000e54:	f7ff fed8 	bl	1a000c08 <Chip_Clock_GetClockInputHz>
}
1a000e58:	bd08      	pop	{r3, pc}
1a000e5a:	Address 0x000000001a000e5a is out of bounds.


1a000e5c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a000e5c:	b969      	cbnz	r1, 1a000e7a <Chip_Clock_EnableOpts+0x1e>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;
1a000e5e:	2101      	movs	r1, #1

	if (autoen) {
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a000e60:	b10a      	cbz	r2, 1a000e66 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a000e62:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a000e66:	2b02      	cmp	r3, #2
1a000e68:	d009      	beq.n	1a000e7e <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a000e6a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000e6e:	d209      	bcs.n	1a000e84 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000e70:	3020      	adds	r0, #32
1a000e72:	4b07      	ldr	r3, [pc, #28]	; (1a000e90 <Chip_Clock_EnableOpts+0x34>)
1a000e74:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a000e78:	4770      	bx	lr
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
		reg |= (1 << 1);
1a000e7a:	2103      	movs	r1, #3
1a000e7c:	e7f0      	b.n	1a000e60 <Chip_Clock_EnableOpts+0x4>
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
		reg |= (1 << 5);
1a000e7e:	f041 0120 	orr.w	r1, r1, #32
1a000e82:	e7f2      	b.n	1a000e6a <Chip_Clock_EnableOpts+0xe>
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000e84:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000e88:	4b02      	ldr	r3, [pc, #8]	; (1a000e94 <Chip_Clock_EnableOpts+0x38>)
1a000e8a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000e8e:	4770      	bx	lr
1a000e90:	40051000 	.word	0x40051000
1a000e94:	40052000 	.word	0x40052000

1a000e98 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a000e98:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000e9c:	d208      	bcs.n	1a000eb0 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a000e9e:	4a09      	ldr	r2, [pc, #36]	; (1a000ec4 <Chip_Clock_Enable+0x2c>)
1a000ea0:	3020      	adds	r0, #32
1a000ea2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000ea6:	f043 0301 	orr.w	r3, r3, #1
1a000eaa:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a000eae:	4770      	bx	lr
/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000eb0:	4a05      	ldr	r2, [pc, #20]	; (1a000ec8 <Chip_Clock_Enable+0x30>)
1a000eb2:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000eb6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000eba:	f043 0301 	orr.w	r3, r3, #1
1a000ebe:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000ec2:	4770      	bx	lr
1a000ec4:	40051000 	.word	0x40051000
1a000ec8:	40052000 	.word	0x40052000

1a000ecc <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000ecc:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a000ece:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ed2:	d309      	bcc.n	1a000ee8 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000ed4:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000ed8:	4a0d      	ldr	r2, [pc, #52]	; (1a000f10 <Chip_Clock_GetRate+0x44>)
1a000eda:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a000ede:	f014 0f01 	tst.w	r4, #1
1a000ee2:	d107      	bne.n	1a000ef4 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a000ee4:	2000      	movs	r0, #0
	}

	return rate;
}
1a000ee6:	bd10      	pop	{r4, pc}
	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
	}
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000ee8:	f100 0320 	add.w	r3, r0, #32
1a000eec:	4a09      	ldr	r2, [pc, #36]	; (1a000f14 <Chip_Clock_GetRate+0x48>)
1a000eee:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000ef2:	e7f4      	b.n	1a000ede <Chip_Clock_GetRate+0x12>
	}

	/* Is the clock enabled? */
	if (reg & 1) {
		/* Get base clock for this peripheral clock */
		baseclk = Chip_Clock_FindBaseClock(clk);
1a000ef4:	f7ff fe20 	bl	1a000b38 <Chip_Clock_FindBaseClock>

		/* Get base clock rate */
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000ef8:	f7ff ffa9 	bl	1a000e4e <Chip_Clock_GetBaseClocktHz>

		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
1a000efc:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000f00:	d103      	bne.n	1a000f0a <Chip_Clock_GetRate+0x3e>
			div = 1;
1a000f02:	2301      	movs	r3, #1
		}
		else {
			div = 2;/* No other dividers supported */

		}
		rate = rate / div;
1a000f04:	fbb0 f0f3 	udiv	r0, r0, r3
1a000f08:	e7ed      	b.n	1a000ee6 <Chip_Clock_GetRate+0x1a>
		/* Get divider for this clock */
		if (((reg >> 5) & 0x7) == 0) {
			div = 1;
		}
		else {
			div = 2;/* No other dividers supported */
1a000f0a:	2302      	movs	r3, #2
1a000f0c:	e7fa      	b.n	1a000f04 <Chip_Clock_GetRate+0x38>
1a000f0e:	bf00      	nop
1a000f10:	40052000 	.word	0x40052000
1a000f14:	40051000 	.word	0x40051000

1a000f18 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000f18:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000f1a:	2069      	movs	r0, #105	; 0x69
1a000f1c:	f7ff ffd6 	bl	1a000ecc <Chip_Clock_GetRate>
1a000f20:	4b01      	ldr	r3, [pc, #4]	; (1a000f28 <SystemCoreClockUpdate+0x10>)
1a000f22:	6018      	str	r0, [r3, #0]
}
1a000f24:	bd08      	pop	{r3, pc}
1a000f26:	bf00      	nop
1a000f28:	100000c8 	.word	0x100000c8

1a000f2c <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000f2c:	b570      	push	{r4, r5, r6, lr}
1a000f2e:	b08a      	sub	sp, #40	; 0x28
1a000f30:	4605      	mov	r5, r0
1a000f32:	460e      	mov	r6, r1
1a000f34:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000f36:	f242 7310 	movw	r3, #10000	; 0x2710
1a000f3a:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000f3c:	2806      	cmp	r0, #6
1a000f3e:	d018      	beq.n	1a000f72 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000f40:	2300      	movs	r3, #0
1a000f42:	2201      	movs	r2, #1
1a000f44:	4629      	mov	r1, r5
1a000f46:	2004      	movs	r0, #4
1a000f48:	f7ff ff42 	bl	1a000dd0 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000f4c:	4a49      	ldr	r2, [pc, #292]	; (1a001074 <Chip_SetupCoreClock+0x148>)
1a000f4e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000f50:	f043 0301 	orr.w	r3, r3, #1
1a000f54:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000f56:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000f5a:	a901      	add	r1, sp, #4
1a000f5c:	4630      	mov	r0, r6
1a000f5e:	f7ff feaf 	bl	1a000cc0 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000f62:	4b45      	ldr	r3, [pc, #276]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a000f64:	429e      	cmp	r6, r3
1a000f66:	d916      	bls.n	1a000f96 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000f68:	9b01      	ldr	r3, [sp, #4]
1a000f6a:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000f6e:	d003      	beq.n	1a000f78 <Chip_SetupCoreClock+0x4c>
1a000f70:	e7fe      	b.n	1a000f70 <Chip_SetupCoreClock+0x44>
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
1a000f72:	f7ff fe07 	bl	1a000b84 <Chip_Clock_EnableCrystal>
1a000f76:	e7e3      	b.n	1a000f40 <Chip_SetupCoreClock+0x14>
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a000f78:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000f7c:	d005      	beq.n	1a000f8a <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000f7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000f82:	9301      	str	r3, [sp, #4]
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a000f84:	2500      	movs	r5, #0

	if (core_freq > 110000000UL) {
		if (ppll.ctrl & (1 << 6)) {
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
1a000f86:	2601      	movs	r6, #1
1a000f88:	e007      	b.n	1a000f9a <Chip_SetupCoreClock+0x6e>
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
			ppll.psel++;
1a000f8a:	9b04      	ldr	r3, [sp, #16]
1a000f8c:	3301      	adds	r3, #1
1a000f8e:	9304      	str	r3, [sp, #16]
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
		} else {
			pdivide = 1;
1a000f90:	2501      	movs	r5, #1
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
	uint32_t direct = 0, pdivide = 0;
1a000f92:	2600      	movs	r6, #0
1a000f94:	e001      	b.n	1a000f9a <Chip_SetupCoreClock+0x6e>
1a000f96:	2500      	movs	r5, #0
1a000f98:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000f9a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000f9e:	9b01      	ldr	r3, [sp, #4]
1a000fa0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000fa4:	9a05      	ldr	r2, [sp, #20]
1a000fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000faa:	9a03      	ldr	r2, [sp, #12]
1a000fac:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000fb0:	9a04      	ldr	r2, [sp, #16]
1a000fb2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000fb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000fba:	4a2e      	ldr	r2, [pc, #184]	; (1a001074 <Chip_SetupCoreClock+0x148>)
1a000fbc:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000fbe:	4b2d      	ldr	r3, [pc, #180]	; (1a001074 <Chip_SetupCoreClock+0x148>)
1a000fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000fc2:	f013 0f01 	tst.w	r3, #1
1a000fc6:	d0fa      	beq.n	1a000fbe <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000fc8:	2300      	movs	r3, #0
1a000fca:	2201      	movs	r2, #1
1a000fcc:	2109      	movs	r1, #9
1a000fce:	2004      	movs	r0, #4
1a000fd0:	f7ff fefe 	bl	1a000dd0 <Chip_Clock_SetBaseClock>

	if (direct) {
1a000fd4:	b1fe      	cbz	r6, 1a001016 <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000fd6:	f242 7310 	movw	r3, #10000	; 0x2710
1a000fda:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000fdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000fde:	1e5a      	subs	r2, r3, #1
1a000fe0:	9209      	str	r2, [sp, #36]	; 0x24
1a000fe2:	2b00      	cmp	r3, #0
1a000fe4:	d1fa      	bne.n	1a000fdc <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000fe6:	9b01      	ldr	r3, [sp, #4]
1a000fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000fec:	9301      	str	r3, [sp, #4]
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000fee:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000ff2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000ff6:	9a05      	ldr	r2, [sp, #20]
1a000ff8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000ffc:	9a03      	ldr	r2, [sp, #12]
1a000ffe:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001002:	9a04      	ldr	r2, [sp, #16]
1a001004:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001008:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00100c:	4a19      	ldr	r2, [pc, #100]	; (1a001074 <Chip_SetupCoreClock+0x148>)
1a00100e:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001010:	b36c      	cbz	r4, 1a00106e <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001012:	2400      	movs	r4, #0
1a001014:	e029      	b.n	1a00106a <Chip_SetupCoreClock+0x13e>
	if (direct) {
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
		ppll.ctrl |= 1 << 7;
		Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
	} else if (pdivide) {
1a001016:	2d00      	cmp	r5, #0
1a001018:	d0fa      	beq.n	1a001010 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00101a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00101e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001020:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001022:	1e5a      	subs	r2, r3, #1
1a001024:	9209      	str	r2, [sp, #36]	; 0x24
1a001026:	2b00      	cmp	r3, #0
1a001028:	d1fa      	bne.n	1a001020 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a00102a:	9b04      	ldr	r3, [sp, #16]
1a00102c:	1e5a      	subs	r2, r3, #1
1a00102e:	9204      	str	r2, [sp, #16]
1a001030:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001034:	9b01      	ldr	r3, [sp, #4]
1a001036:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00103a:	9905      	ldr	r1, [sp, #20]
1a00103c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001040:	9903      	ldr	r1, [sp, #12]
1a001042:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a001046:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00104a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00104e:	4a09      	ldr	r2, [pc, #36]	; (1a001074 <Chip_SetupCoreClock+0x148>)
1a001050:	6453      	str	r3, [r2, #68]	; 0x44
1a001052:	e7dd      	b.n	1a001010 <Chip_SetupCoreClock+0xe4>
	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001054:	4809      	ldr	r0, [pc, #36]	; (1a00107c <Chip_SetupCoreClock+0x150>)
1a001056:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00105a:	78cb      	ldrb	r3, [r1, #3]
1a00105c:	788a      	ldrb	r2, [r1, #2]
1a00105e:	7849      	ldrb	r1, [r1, #1]
1a001060:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001064:	f7ff feb4 	bl	1a000dd0 <Chip_Clock_SetBaseClock>

	if (setbase) {
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001068:	3401      	adds	r4, #1
1a00106a:	2c11      	cmp	r4, #17
1a00106c:	d9f2      	bls.n	1a001054 <Chip_SetupCoreClock+0x128>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a00106e:	b00a      	add	sp, #40	; 0x28
1a001070:	bd70      	pop	{r4, r5, r6, pc}
1a001072:	bf00      	nop
1a001074:	40050000 	.word	0x40050000
1a001078:	068e7780 	.word	0x068e7780
1a00107c:	1a002334 	.word	0x1a002334

1a001080 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a001080:	4770      	bx	lr
1a001082:	Address 0x000000001a001082 is out of bounds.


1a001084 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001084:	4b03      	ldr	r3, [pc, #12]	; (1a001094 <Chip_SSP_GetClockIndex+0x10>)
1a001086:	4298      	cmp	r0, r3
1a001088:	d001      	beq.n	1a00108e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00108a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a00108c:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
		clkSSP = CLK_MX_SSP1;
1a00108e:	20a5      	movs	r0, #165	; 0xa5
1a001090:	4770      	bx	lr
1a001092:	bf00      	nop
1a001094:	400c5000 	.word	0x400c5000

1a001098 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001098:	4b04      	ldr	r3, [pc, #16]	; (1a0010ac <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00109a:	4298      	cmp	r0, r3
1a00109c:	d002      	beq.n	1a0010a4 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a00109e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0010a2:	4770      	bx	lr
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
		clkSSP = CLK_APB2_SSP1;
1a0010a4:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0010a8:	4770      	bx	lr
1a0010aa:	bf00      	nop
1a0010ac:	400c5000 	.word	0x400c5000

1a0010b0 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0010b0:	6803      	ldr	r3, [r0, #0]
1a0010b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0010b6:	0209      	lsls	r1, r1, #8
1a0010b8:	b289      	uxth	r1, r1
1a0010ba:	4319      	orrs	r1, r3
1a0010bc:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0010be:	6102      	str	r2, [r0, #16]
}
1a0010c0:	4770      	bx	lr

1a0010c2 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0010c2:	b570      	push	{r4, r5, r6, lr}
1a0010c4:	4606      	mov	r6, r0
1a0010c6:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0010c8:	f7ff ffe6 	bl	1a001098 <Chip_SSP_GetPeriphClockIndex>
1a0010cc:	f7ff fefe 	bl	1a000ecc <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0010d0:	2202      	movs	r2, #2
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
1a0010d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
{
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));

	cr0_div = 0;
1a0010d6:	2100      	movs	r1, #0
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a0010d8:	e000      	b.n	1a0010dc <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0010da:	4621      	mov	r1, r4

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;

	while (cmp_clk > bitRate) {
1a0010dc:	42ab      	cmp	r3, r5
1a0010de:	d90b      	bls.n	1a0010f8 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0010e0:	1c4c      	adds	r4, r1, #1
1a0010e2:	fb02 f304 	mul.w	r3, r2, r4
1a0010e6:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0010ea:	429d      	cmp	r5, r3
1a0010ec:	d2f6      	bcs.n	1a0010dc <Chip_SSP_SetBitRate+0x1a>
			cr0_div++;
			if (cr0_div > 0xFF) {
1a0010ee:	2cff      	cmp	r4, #255	; 0xff
1a0010f0:	d9f3      	bls.n	1a0010da <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0010f2:	3202      	adds	r2, #2
	while (cmp_clk > bitRate) {
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
			if (cr0_div > 0xFF) {
				cr0_div = 0;
1a0010f4:	2100      	movs	r1, #0
1a0010f6:	e7f1      	b.n	1a0010dc <Chip_SSP_SetBitRate+0x1a>
				prescale += 2;
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0010f8:	4630      	mov	r0, r6
1a0010fa:	f7ff ffd9 	bl	1a0010b0 <Chip_SSP_SetClockRate>
}
1a0010fe:	bd70      	pop	{r4, r5, r6, pc}

1a001100 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001100:	b510      	push	{r4, lr}
1a001102:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001104:	f7ff ffbe 	bl	1a001084 <Chip_SSP_GetClockIndex>
1a001108:	f7ff fec6 	bl	1a000e98 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00110c:	4620      	mov	r0, r4
1a00110e:	f7ff ffc3 	bl	1a001098 <Chip_SSP_GetPeriphClockIndex>
1a001112:	f7ff fec1 	bl	1a000e98 <Chip_Clock_Enable>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001116:	6863      	ldr	r3, [r4, #4]
1a001118:	f023 0304 	bic.w	r3, r3, #4
1a00111c:	6063      	str	r3, [r4, #4]
 * @return	 Nothing
 * @note	Note: The clockFormat is only used in SPI mode
 */
STATIC INLINE void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00111e:	6823      	ldr	r3, [r4, #0]
1a001120:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001124:	f043 0307 	orr.w	r3, r3, #7
1a001128:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00112a:	4902      	ldr	r1, [pc, #8]	; (1a001134 <Chip_SSP_Init+0x34>)
1a00112c:	4620      	mov	r0, r4
1a00112e:	f7ff ffc8 	bl	1a0010c2 <Chip_SSP_SetBitRate>
}
1a001132:	bd10      	pop	{r4, pc}
1a001134:	000186a0 	.word	0x000186a0

1a001138 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a001138:	2901      	cmp	r1, #1
1a00113a:	d000      	beq.n	1a00113e <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a00113c:	4770      	bx	lr
	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
		return;
	}

	stat = &iic->mXfer->status;
1a00113e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001142:	0082      	lsls	r2, r0, #2
1a001144:	4b03      	ldr	r3, [pc, #12]	; (1a001154 <Chip_I2C_EventHandler+0x1c>)
1a001146:	4413      	add	r3, r2
1a001148:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a00114a:	7d13      	ldrb	r3, [r2, #20]
1a00114c:	b2db      	uxtb	r3, r3
1a00114e:	2b04      	cmp	r3, #4
1a001150:	d0fb      	beq.n	1a00114a <Chip_I2C_EventHandler+0x12>
1a001152:	e7f3      	b.n	1a00113c <Chip_I2C_EventHandler+0x4>
1a001154:	10000000 	.word	0x10000000

1a001158 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a001158:	b570      	push	{r4, r5, r6, lr}
1a00115a:	4605      	mov	r5, r0
 * Private functions
 ****************************************************************************/

STATIC INLINE void enableClk(I2C_ID_T id)
{
	Chip_Clock_Enable(i2c[id].clk);
1a00115c:	4e06      	ldr	r6, [pc, #24]	; (1a001178 <Chip_I2C_Init+0x20>)
1a00115e:	00c4      	lsls	r4, r0, #3
1a001160:	1a22      	subs	r2, r4, r0
1a001162:	0093      	lsls	r3, r2, #2
1a001164:	4433      	add	r3, r6
1a001166:	8898      	ldrh	r0, [r3, #4]
1a001168:	f7ff fe96 	bl	1a000e98 <Chip_Clock_Enable>
void Chip_I2C_Init(I2C_ID_T id)
{
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a00116c:	1b64      	subs	r4, r4, r5
1a00116e:	00a3      	lsls	r3, r4, #2
1a001170:	58f3      	ldr	r3, [r6, r3]
1a001172:	226c      	movs	r2, #108	; 0x6c
1a001174:	619a      	str	r2, [r3, #24]
}
1a001176:	bd70      	pop	{r4, r5, r6, pc}
1a001178:	10000000 	.word	0x10000000

1a00117c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a00117c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001180:	460c      	mov	r4, r1
}

/* Get the ADC Clock Rate */
STATIC INLINE uint32_t getClkRate(I2C_ID_T id)
{
	return Chip_Clock_GetRate(i2c[id].clk);
1a001182:	4e0b      	ldr	r6, [pc, #44]	; (1a0011b0 <Chip_I2C_SetClockRate+0x34>)
1a001184:	00c5      	lsls	r5, r0, #3
1a001186:	1a2b      	subs	r3, r5, r0
1a001188:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a00118c:	eb06 0308 	add.w	r3, r6, r8
1a001190:	8898      	ldrh	r0, [r3, #4]
1a001192:	f7ff fe9b 	bl	1a000ecc <Chip_Clock_GetRate>
/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001196:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00119a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00119e:	0842      	lsrs	r2, r0, #1
1a0011a0:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0011a2:	f856 3008 	ldr.w	r3, [r6, r8]
1a0011a6:	691a      	ldr	r2, [r3, #16]
1a0011a8:	1a80      	subs	r0, r0, r2
1a0011aa:	6158      	str	r0, [r3, #20]
}
1a0011ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0011b0:	10000000 	.word	0x10000000

1a0011b4 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0011b4:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0011b6:	4a0b      	ldr	r2, [pc, #44]	; (1a0011e4 <SystemInit+0x30>)
1a0011b8:	4b0b      	ldr	r3, [pc, #44]	; (1a0011e8 <SystemInit+0x34>)
1a0011ba:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0011bc:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a0011c0:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0011c2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0011c6:	2b20      	cmp	r3, #32
1a0011c8:	d004      	beq.n	1a0011d4 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a0011ca:	f7ff fabf 	bl	1a00074c <Board_SystemInit>
   Board_Init();
1a0011ce:	f7ff fa47 	bl	1a000660 <Board_Init>
}
1a0011d2:	bd08      	pop	{r3, pc}
{
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a0011d4:	4a04      	ldr	r2, [pc, #16]	; (1a0011e8 <SystemInit+0x34>)
1a0011d6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a0011da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0011de:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0011e2:	e7f2      	b.n	1a0011ca <SystemInit+0x16>
1a0011e4:	1a000000 	.word	0x1a000000
1a0011e8:	e000ed00 	.word	0xe000ed00

1a0011ec <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a0011ec:	4b04      	ldr	r3, [pc, #16]	; (1a001200 <cyclesCounterInit+0x14>)
1a0011ee:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a0011f0:	4a04      	ldr	r2, [pc, #16]	; (1a001204 <cyclesCounterInit+0x18>)
1a0011f2:	6813      	ldr	r3, [r2, #0]
1a0011f4:	f043 0301 	orr.w	r3, r3, #1
1a0011f8:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0011fa:	2001      	movs	r0, #1
1a0011fc:	4770      	bx	lr
1a0011fe:	bf00      	nop
1a001200:	10000038 	.word	0x10000038
1a001204:	e0001000 	.word	0xe0001000

1a001208 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a001208:	4b01      	ldr	r3, [pc, #4]	; (1a001210 <tickRead+0x8>)
1a00120a:	e9d3 0100 	ldrd	r0, r1, [r3]
1a00120e:	4770      	bx	lr
1a001210:	100000b0 	.word	0x100000b0

1a001214 <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a001214:	b918      	cbnz	r0, 1a00121e <tickPowerSet+0xa>
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a001216:	4b04      	ldr	r3, [pc, #16]	; (1a001228 <tickPowerSet+0x14>)
1a001218:	2200      	movs	r2, #0
1a00121a:	601a      	str	r2, [r3, #0]
   }
}
1a00121c:	4770      	bx	lr
// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
      // Enable SysTick IRQ and SysTick Timer
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a00121e:	4b02      	ldr	r3, [pc, #8]	; (1a001228 <tickPowerSet+0x14>)
1a001220:	2207      	movs	r2, #7
1a001222:	601a      	str	r2, [r3, #0]
1a001224:	4770      	bx	lr
1a001226:	bf00      	nop
1a001228:	e000e010 	.word	0xe000e010

1a00122c <tickInit>:

void tickerCallback( void );

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
1a00122c:	b538      	push	{r3, r4, r5, lr}
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
      tick_t tickRateHz = 0;
      if( tickRateMSvalue == 0 ) {
1a00122e:	ea50 0301 	orrs.w	r3, r0, r1
1a001232:	d02a      	beq.n	1a00128a <tickInit+0x5e>
         tickPowerSet( OFF );
         ret_val = 0;
      } else {
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001234:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a001238:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a00123c:	2b00      	cmp	r3, #0
1a00123e:	bf08      	it	eq
1a001240:	2a32      	cmpeq	r2, #50	; 0x32
1a001242:	d227      	bcs.n	1a001294 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001244:	4b14      	ldr	r3, [pc, #80]	; (1a001298 <tickInit+0x6c>)
1a001246:	e9c3 0100 	strd	r0, r1, [r3]
            tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
            tickRateHz =  100 =>  100 ticks per second => 10 ms tick
            tickRateHz =   20 =>   20 ticks per second => 50 ms tick
            */
            // Init SysTick interrupt, tickRateHz ticks per second
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a00124a:	4b14      	ldr	r3, [pc, #80]	; (1a00129c <tickInit+0x70>)
1a00124c:	681b      	ldr	r3, [r3, #0]
1a00124e:	fba3 4500 	umull	r4, r5, r3, r0
1a001252:	fb03 5501 	mla	r5, r3, r1, r5
1a001256:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00125a:	2300      	movs	r3, #0
1a00125c:	4620      	mov	r0, r4
1a00125e:	4629      	mov	r1, r5
1a001260:	f000 fa24 	bl	1a0016ac <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001264:	3801      	subs	r0, #1
1a001266:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a00126a:	d209      	bcs.n	1a001280 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a00126c:	4b0c      	ldr	r3, [pc, #48]	; (1a0012a0 <tickInit+0x74>)
1a00126e:	6058      	str	r0, [r3, #4]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001270:	4a0c      	ldr	r2, [pc, #48]	; (1a0012a4 <tickInit+0x78>)
1a001272:	21e0      	movs	r1, #224	; 0xe0
1a001274:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001278:	2200      	movs	r2, #0
1a00127a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a00127c:	2207      	movs	r2, #7
1a00127e:	601a      	str	r2, [r3, #0]
            if ( SysTick_Config( CMU_ClockFreqGet(cmuClock_CORE) / tickRateHz) ){
               //DEBUG_BREAK;
               ret_val = 0;
            }
            */
            tickPowerSet( ON );
1a001280:	2001      	movs	r0, #1
1a001282:	f7ff ffc7 	bl	1a001214 <tickPowerSet>

// Tick Initialization and rate configuration from 1 to 50 ms
bool_t tickInit( tick_t tickRateMSvalue )
{
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
1a001286:	2001      	movs	r0, #1
      #else
         #warning "Unknown RTOS. Ticker disabled"
            return 0;
      #endif
   #endif
}
1a001288:	bd38      	pop	{r3, r4, r5, pc}
{
   #ifndef TICK_OVER_RTOS
      bool_t ret_val = 1;
      tick_t tickRateHz = 0;
      if( tickRateMSvalue == 0 ) {
         tickPowerSet( OFF );
1a00128a:	2000      	movs	r0, #0
1a00128c:	f7ff ffc2 	bl	1a001214 <tickPowerSet>
         ret_val = 0;
1a001290:	2000      	movs	r0, #0
1a001292:	e7f9      	b.n	1a001288 <tickInit+0x5c>
            }
            */
            tickPowerSet( ON );
         } else {
            // Error, tickRateMS variable not in range (1 <= tickRateMS <= 50)
            ret_val = 0;
1a001294:	2000      	movs	r0, #0
1a001296:	e7f7      	b.n	1a001288 <tickInit+0x5c>
1a001298:	100000d0 	.word	0x100000d0
1a00129c:	100000c8 	.word	0x100000c8
1a0012a0:	e000e010 	.word	0xe000e010
1a0012a4:	e000ed00 	.word	0xe000ed00

1a0012a8 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a0012a8:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a0012ac:	4908      	ldr	r1, [pc, #32]	; (1a0012d0 <SysTick_Handler+0x28>)
1a0012ae:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0012b2:	f112 0b01 	adds.w	fp, r2, #1
1a0012b6:	f143 0c00 	adc.w	ip, r3, #0
1a0012ba:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a0012be:	4b05      	ldr	r3, [pc, #20]	; (1a0012d4 <SysTick_Handler+0x2c>)
1a0012c0:	681b      	ldr	r3, [r3, #0]
1a0012c2:	b113      	cbz	r3, 1a0012ca <SysTick_Handler+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a0012c4:	4a04      	ldr	r2, [pc, #16]	; (1a0012d8 <SysTick_Handler+0x30>)
1a0012c6:	6810      	ldr	r0, [r2, #0]
1a0012c8:	4798      	blx	r3
   }
}
1a0012ca:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a0012ce:	bf00      	nop
1a0012d0:	100000b0 	.word	0x100000b0
1a0012d4:	100000b8 	.word	0x100000b8
1a0012d8:	100000ac 	.word	0x100000ac

1a0012dc <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0012dc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0012de:	4d0b      	ldr	r5, [pc, #44]	; (1a00130c <gpioObtainPinInit+0x30>)
1a0012e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0012e4:	182c      	adds	r4, r5, r0
1a0012e6:	5628      	ldrsb	r0, [r5, r0]
1a0012e8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0012ea:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0012ee:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0012f0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0012f4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0012f6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0012fa:	9b02      	ldr	r3, [sp, #8]
1a0012fc:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0012fe:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001302:	9b03      	ldr	r3, [sp, #12]
1a001304:	701a      	strb	r2, [r3, #0]
}
1a001306:	bc30      	pop	{r4, r5}
1a001308:	4770      	bx	lr
1a00130a:	bf00      	nop
1a00130c:	1a00237c 	.word	0x1a00237c

1a001310 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a001310:	b570      	push	{r4, r5, r6, lr}
1a001312:	b084      	sub	sp, #16
1a001314:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001316:	2300      	movs	r3, #0
1a001318:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00131c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001320:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001324:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001328:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00132c:	f10d 030b 	add.w	r3, sp, #11
1a001330:	9301      	str	r3, [sp, #4]
1a001332:	ab03      	add	r3, sp, #12
1a001334:	9300      	str	r3, [sp, #0]
1a001336:	f10d 030d 	add.w	r3, sp, #13
1a00133a:	f10d 020e 	add.w	r2, sp, #14
1a00133e:	f10d 010f 	add.w	r1, sp, #15
1a001342:	f7ff ffcb 	bl	1a0012dc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a001346:	2c05      	cmp	r4, #5
1a001348:	f200 80a5 	bhi.w	1a001496 <gpioInit+0x186>
1a00134c:	e8df f004 	tbb	[pc, r4]
1a001350:	45278109 	.word	0x45278109
1a001354:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a001356:	4851      	ldr	r0, [pc, #324]	; (1a00149c <gpioInit+0x18c>)
1a001358:	f7ff fe92 	bl	1a001080 <Chip_GPIO_Init>
/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{

   bool_t ret_val     = 1;
1a00135c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00135e:	b004      	add	sp, #16
1a001360:	bd70      	pop	{r4, r5, r6, pc}
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
      break;

   case GPIO_INPUT:
      Chip_SCU_PinMux(
1a001362:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001366:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00136a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00136e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001372:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001376:	494a      	ldr	r1, [pc, #296]	; (1a0014a0 <gpioInit+0x190>)
1a001378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00137c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001380:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001384:	2001      	movs	r0, #1
1a001386:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00138a:	4c44      	ldr	r4, [pc, #272]	; (1a00149c <gpioInit+0x18c>)
1a00138c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001390:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001394:	ea22 0201 	bic.w	r2, r2, r1
1a001398:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00139c:	e7df      	b.n	1a00135e <gpioInit+0x4e>
      break;

   case GPIO_INPUT_PULLUP:
      Chip_SCU_PinMux(
1a00139e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0013a2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0013a6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0013aa:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0013ae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0013b2:	493b      	ldr	r1, [pc, #236]	; (1a0014a0 <gpioInit+0x190>)
1a0013b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0013b8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0013bc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0013c0:	2001      	movs	r0, #1
1a0013c2:	fa00 f102 	lsl.w	r1, r0, r2
1a0013c6:	4c35      	ldr	r4, [pc, #212]	; (1a00149c <gpioInit+0x18c>)
1a0013c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0013cc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0013d0:	ea22 0201 	bic.w	r2, r2, r1
1a0013d4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0013d8:	e7c1      	b.n	1a00135e <gpioInit+0x4e>
      break;

   case GPIO_INPUT_PULLDOWN:
      Chip_SCU_PinMux(
1a0013da:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0013de:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0013e2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0013e6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0013ea:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0013ee:	492c      	ldr	r1, [pc, #176]	; (1a0014a0 <gpioInit+0x190>)
1a0013f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_PULLDOWN | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0013f4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0013f8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0013fc:	2001      	movs	r0, #1
1a0013fe:	fa00 f102 	lsl.w	r1, r0, r2
1a001402:	4c26      	ldr	r4, [pc, #152]	; (1a00149c <gpioInit+0x18c>)
1a001404:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001408:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00140c:	ea22 0201 	bic.w	r2, r2, r1
1a001410:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001414:	e7a3      	b.n	1a00135e <gpioInit+0x4e>
      break;
   case GPIO_INPUT_PULLUP_PULLDOWN:
      Chip_SCU_PinMux(
1a001416:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00141a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00141e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001422:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001426:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00142a:	491d      	ldr	r1, [pc, #116]	; (1a0014a0 <gpioInit+0x190>)
1a00142c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_REPEATER | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001430:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001434:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001438:	2001      	movs	r0, #1
1a00143a:	fa00 f102 	lsl.w	r1, r0, r2
1a00143e:	4c17      	ldr	r4, [pc, #92]	; (1a00149c <gpioInit+0x18c>)
1a001440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001444:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001448:	ea22 0201 	bic.w	r2, r2, r1
1a00144c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001450:	e785      	b.n	1a00135e <gpioInit+0x4e>
      break;

   case GPIO_OUTPUT:
      Chip_SCU_PinMux(
1a001452:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001456:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00145a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00145e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001462:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001466:	490e      	ldr	r1, [pc, #56]	; (1a0014a0 <gpioInit+0x190>)
1a001468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         pinNamePort,
         pinNamePin,
         SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_INBUFF_EN,
         func
      );
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00146c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a001470:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001474:	2001      	movs	r0, #1
1a001476:	fa00 f102 	lsl.w	r1, r0, r2
 * Chip_GPIO_SetPortDIR() function instead.
 */
STATIC INLINE void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
1a00147a:	4b08      	ldr	r3, [pc, #32]	; (1a00149c <gpioInit+0x18c>)
1a00147c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001480:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001484:	4331      	orrs	r1, r6
1a001486:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00148a:	b2d2      	uxtb	r2, r2
 * @return	Nothing
 * @note	This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
	pGPIO->B[port][pin] = setting;
1a00148c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001490:	2100      	movs	r1, #0
1a001492:	5499      	strb	r1, [r3, r2]
1a001494:	e763      	b.n	1a00135e <gpioInit+0x4e>
      break;

   default:
      ret_val = 0;
1a001496:	2000      	movs	r0, #0
1a001498:	e761      	b.n	1a00135e <gpioInit+0x4e>
1a00149a:	bf00      	nop
1a00149c:	400f4000 	.word	0x400f4000
1a0014a0:	40086000 	.word	0x40086000

1a0014a4 <gpioWrite>:

}


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a0014a4:	b510      	push	{r4, lr}
1a0014a6:	b084      	sub	sp, #16
1a0014a8:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0014aa:	2300      	movs	r3, #0
1a0014ac:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0014b0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0014b4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0014b8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0014bc:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0014c0:	f10d 030b 	add.w	r3, sp, #11
1a0014c4:	9301      	str	r3, [sp, #4]
1a0014c6:	ab03      	add	r3, sp, #12
1a0014c8:	9300      	str	r3, [sp, #0]
1a0014ca:	f10d 030d 	add.w	r3, sp, #13
1a0014ce:	f10d 020e 	add.w	r2, sp, #14
1a0014d2:	f10d 010f 	add.w	r1, sp, #15
1a0014d6:	f7ff ff01 	bl	1a0012dc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0014da:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0014de:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0014e2:	3400      	adds	r4, #0
1a0014e4:	bf18      	it	ne
1a0014e6:	2401      	movne	r4, #1
1a0014e8:	015b      	lsls	r3, r3, #5
1a0014ea:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0014ee:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0014f2:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a0014f4:	2001      	movs	r0, #1
1a0014f6:	b004      	add	sp, #16
1a0014f8:	bd10      	pop	{r4, pc}

1a0014fa <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a0014fa:	b500      	push	{lr}
1a0014fc:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a0014fe:	2300      	movs	r3, #0
1a001500:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001504:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001508:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00150c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001510:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001514:	f10d 030b 	add.w	r3, sp, #11
1a001518:	9301      	str	r3, [sp, #4]
1a00151a:	ab03      	add	r3, sp, #12
1a00151c:	9300      	str	r3, [sp, #0]
1a00151e:	f10d 030d 	add.w	r3, sp, #13
1a001522:	f10d 020e 	add.w	r2, sp, #14
1a001526:	f10d 010f 	add.w	r1, sp, #15
1a00152a:	f7ff fed7 	bl	1a0012dc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a00152e:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a001532:	f89d 200b 	ldrb.w	r2, [sp, #11]
 * @return	true of the GPIO is high, false if low
 * @note	It is recommended to use the Chip_GPIO_GetPinState() function instead.
 */
STATIC INLINE bool Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
	return (bool) pGPIO->B[port][pin];
1a001536:	015b      	lsls	r3, r3, #5
1a001538:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00153c:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001540:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a001542:	3000      	adds	r0, #0
1a001544:	bf18      	it	ne
1a001546:	2001      	movne	r0, #1
1a001548:	b005      	add	sp, #20
1a00154a:	f85d fb04 	ldr.w	pc, [sp], #4

1a00154e <gpioToggle>:
   return ret_val;
}


bool_t gpioToggle( gpioMap_t pin )
{
1a00154e:	b510      	push	{r4, lr}
1a001550:	4604      	mov	r4, r0

   return gpioWrite( pin, !gpioRead(pin) );
1a001552:	f7ff ffd2 	bl	1a0014fa <gpioRead>
1a001556:	fab0 f180 	clz	r1, r0
1a00155a:	0949      	lsrs	r1, r1, #5
1a00155c:	4620      	mov	r0, r4
1a00155e:	f7ff ffa1 	bl	1a0014a4 <gpioWrite>
}
1a001562:	bd10      	pop	{r4, pc}

1a001564 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a001564:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a001566:	4b04      	ldr	r3, [pc, #16]	; (1a001578 <USB0_IRQHandler+0x14>)
1a001568:	681b      	ldr	r3, [r3, #0]
1a00156a:	681b      	ldr	r3, [r3, #0]
1a00156c:	68db      	ldr	r3, [r3, #12]
1a00156e:	4a03      	ldr	r2, [pc, #12]	; (1a00157c <USB0_IRQHandler+0x18>)
1a001570:	6810      	ldr	r0, [r2, #0]
1a001572:	4798      	blx	r3
}
1a001574:	bd08      	pop	{r3, pc}
1a001576:	bf00      	nop
1a001578:	100000d8 	.word	0x100000d8
1a00157c:	100000bc 	.word	0x100000bc

1a001580 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001580:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a001582:	f7ff fcc9 	bl	1a000f18 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a001586:	4b3a      	ldr	r3, [pc, #232]	; (1a001670 <boardInit+0xf0>)
1a001588:	6818      	ldr	r0, [r3, #0]
1a00158a:	f7ff fe2f 	bl	1a0011ec <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a00158e:	2001      	movs	r0, #1
1a001590:	2100      	movs	r1, #0
1a001592:	f7ff fe4b 	bl	1a00122c <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a001596:	2105      	movs	r1, #5
1a001598:	2000      	movs	r0, #0
1a00159a:	f7ff feb9 	bl	1a001310 <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a00159e:	2100      	movs	r1, #0
1a0015a0:	2026      	movs	r0, #38	; 0x26
1a0015a2:	f7ff feb5 	bl	1a001310 <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a0015a6:	2100      	movs	r1, #0
1a0015a8:	2027      	movs	r0, #39	; 0x27
1a0015aa:	f7ff feb1 	bl	1a001310 <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a0015ae:	2100      	movs	r1, #0
1a0015b0:	2028      	movs	r0, #40	; 0x28
1a0015b2:	f7ff fead 	bl	1a001310 <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a0015b6:	2100      	movs	r1, #0
1a0015b8:	2029      	movs	r0, #41	; 0x29
1a0015ba:	f7ff fea9 	bl	1a001310 <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a0015be:	2101      	movs	r1, #1
1a0015c0:	202a      	movs	r0, #42	; 0x2a
1a0015c2:	f7ff fea5 	bl	1a001310 <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a0015c6:	2101      	movs	r1, #1
1a0015c8:	202b      	movs	r0, #43	; 0x2b
1a0015ca:	f7ff fea1 	bl	1a001310 <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a0015ce:	2101      	movs	r1, #1
1a0015d0:	202c      	movs	r0, #44	; 0x2c
1a0015d2:	f7ff fe9d 	bl	1a001310 <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a0015d6:	2101      	movs	r1, #1
1a0015d8:	202d      	movs	r0, #45	; 0x2d
1a0015da:	f7ff fe99 	bl	1a001310 <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a0015de:	2101      	movs	r1, #1
1a0015e0:	202e      	movs	r0, #46	; 0x2e
1a0015e2:	f7ff fe95 	bl	1a001310 <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a0015e6:	2101      	movs	r1, #1
1a0015e8:	202f      	movs	r0, #47	; 0x2f
1a0015ea:	f7ff fe91 	bl	1a001310 <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a0015ee:	2100      	movs	r1, #0
1a0015f0:	2030      	movs	r0, #48	; 0x30
1a0015f2:	f7ff fe8d 	bl	1a001310 <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a0015f6:	2100      	movs	r1, #0
1a0015f8:	2031      	movs	r0, #49	; 0x31
1a0015fa:	f7ff fe89 	bl	1a001310 <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a0015fe:	2100      	movs	r1, #0
1a001600:	2032      	movs	r0, #50	; 0x32
1a001602:	f7ff fe85 	bl	1a001310 <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a001606:	2100      	movs	r1, #0
1a001608:	2033      	movs	r0, #51	; 0x33
1a00160a:	f7ff fe81 	bl	1a001310 <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a00160e:	2100      	movs	r1, #0
1a001610:	2034      	movs	r0, #52	; 0x34
1a001612:	f7ff fe7d 	bl	1a001310 <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a001616:	2100      	movs	r1, #0
1a001618:	2035      	movs	r0, #53	; 0x35
1a00161a:	f7ff fe79 	bl	1a001310 <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a00161e:	2100      	movs	r1, #0
1a001620:	2036      	movs	r0, #54	; 0x36
1a001622:	f7ff fe75 	bl	1a001310 <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a001626:	2100      	movs	r1, #0
1a001628:	2037      	movs	r0, #55	; 0x37
1a00162a:	f7ff fe71 	bl	1a001310 <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a00162e:	2101      	movs	r1, #1
1a001630:	2038      	movs	r0, #56	; 0x38
1a001632:	f7ff fe6d 	bl	1a001310 <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a001636:	2101      	movs	r1, #1
1a001638:	2039      	movs	r0, #57	; 0x39
1a00163a:	f7ff fe69 	bl	1a001310 <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a00163e:	2101      	movs	r1, #1
1a001640:	203a      	movs	r0, #58	; 0x3a
1a001642:	f7ff fe65 	bl	1a001310 <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a001646:	2101      	movs	r1, #1
1a001648:	203b      	movs	r0, #59	; 0x3b
1a00164a:	f7ff fe61 	bl	1a001310 <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a00164e:	2101      	movs	r1, #1
1a001650:	203c      	movs	r0, #60	; 0x3c
1a001652:	f7ff fe5d 	bl	1a001310 <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a001656:	2101      	movs	r1, #1
1a001658:	203d      	movs	r0, #61	; 0x3d
1a00165a:	f7ff fe59 	bl	1a001310 <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a00165e:	2101      	movs	r1, #1
1a001660:	203e      	movs	r0, #62	; 0x3e
1a001662:	f7ff fe55 	bl	1a001310 <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a001666:	2101      	movs	r1, #1
1a001668:	203f      	movs	r0, #63	; 0x3f
1a00166a:	f7ff fe51 	bl	1a001310 <gpioInit>

}
1a00166e:	bd08      	pop	{r3, pc}
1a001670:	100000c8 	.word	0x100000c8

1a001674 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay(tick_t duration)
{
1a001674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001678:	4680      	mov	r8, r0
1a00167a:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a00167c:	f7ff fdc4 	bl	1a001208 <tickRead>
1a001680:	4606      	mov	r6, r0
1a001682:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration/tickRateMS );
1a001684:	f7ff fdc0 	bl	1a001208 <tickRead>
1a001688:	1b84      	subs	r4, r0, r6
1a00168a:	eb61 0507 	sbc.w	r5, r1, r7
1a00168e:	4b06      	ldr	r3, [pc, #24]	; (1a0016a8 <delay+0x34>)
1a001690:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001694:	4640      	mov	r0, r8
1a001696:	4649      	mov	r1, r9
1a001698:	f000 f808 	bl	1a0016ac <__aeabi_uldivmod>
1a00169c:	428d      	cmp	r5, r1
1a00169e:	bf08      	it	eq
1a0016a0:	4284      	cmpeq	r4, r0
1a0016a2:	d3ef      	bcc.n	1a001684 <delay+0x10>
}
1a0016a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0016a8:	100000d0 	.word	0x100000d0

1a0016ac <__aeabi_uldivmod>:
1a0016ac:	b953      	cbnz	r3, 1a0016c4 <__aeabi_uldivmod+0x18>
1a0016ae:	b94a      	cbnz	r2, 1a0016c4 <__aeabi_uldivmod+0x18>
1a0016b0:	2900      	cmp	r1, #0
1a0016b2:	bf08      	it	eq
1a0016b4:	2800      	cmpeq	r0, #0
1a0016b6:	bf1c      	itt	ne
1a0016b8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0016bc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0016c0:	f000 b972 	b.w	1a0019a8 <__aeabi_idiv0>
1a0016c4:	f1ad 0c08 	sub.w	ip, sp, #8
1a0016c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0016cc:	f000 f806 	bl	1a0016dc <__udivmoddi4>
1a0016d0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0016d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0016d8:	b004      	add	sp, #16
1a0016da:	4770      	bx	lr

1a0016dc <__udivmoddi4>:
1a0016dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0016e0:	9e08      	ldr	r6, [sp, #32]
1a0016e2:	4604      	mov	r4, r0
1a0016e4:	4688      	mov	r8, r1
1a0016e6:	2b00      	cmp	r3, #0
1a0016e8:	d14b      	bne.n	1a001782 <__udivmoddi4+0xa6>
1a0016ea:	428a      	cmp	r2, r1
1a0016ec:	4615      	mov	r5, r2
1a0016ee:	d967      	bls.n	1a0017c0 <__udivmoddi4+0xe4>
1a0016f0:	fab2 f282 	clz	r2, r2
1a0016f4:	b14a      	cbz	r2, 1a00170a <__udivmoddi4+0x2e>
1a0016f6:	f1c2 0720 	rsb	r7, r2, #32
1a0016fa:	fa01 f302 	lsl.w	r3, r1, r2
1a0016fe:	fa20 f707 	lsr.w	r7, r0, r7
1a001702:	4095      	lsls	r5, r2
1a001704:	ea47 0803 	orr.w	r8, r7, r3
1a001708:	4094      	lsls	r4, r2
1a00170a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00170e:	0c23      	lsrs	r3, r4, #16
1a001710:	fbb8 f7fe 	udiv	r7, r8, lr
1a001714:	fa1f fc85 	uxth.w	ip, r5
1a001718:	fb0e 8817 	mls	r8, lr, r7, r8
1a00171c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001720:	fb07 f10c 	mul.w	r1, r7, ip
1a001724:	4299      	cmp	r1, r3
1a001726:	d909      	bls.n	1a00173c <__udivmoddi4+0x60>
1a001728:	18eb      	adds	r3, r5, r3
1a00172a:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a00172e:	f080 811b 	bcs.w	1a001968 <__udivmoddi4+0x28c>
1a001732:	4299      	cmp	r1, r3
1a001734:	f240 8118 	bls.w	1a001968 <__udivmoddi4+0x28c>
1a001738:	3f02      	subs	r7, #2
1a00173a:	442b      	add	r3, r5
1a00173c:	1a5b      	subs	r3, r3, r1
1a00173e:	b2a4      	uxth	r4, r4
1a001740:	fbb3 f0fe 	udiv	r0, r3, lr
1a001744:	fb0e 3310 	mls	r3, lr, r0, r3
1a001748:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a00174c:	fb00 fc0c 	mul.w	ip, r0, ip
1a001750:	45a4      	cmp	ip, r4
1a001752:	d909      	bls.n	1a001768 <__udivmoddi4+0x8c>
1a001754:	192c      	adds	r4, r5, r4
1a001756:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00175a:	f080 8107 	bcs.w	1a00196c <__udivmoddi4+0x290>
1a00175e:	45a4      	cmp	ip, r4
1a001760:	f240 8104 	bls.w	1a00196c <__udivmoddi4+0x290>
1a001764:	3802      	subs	r0, #2
1a001766:	442c      	add	r4, r5
1a001768:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a00176c:	eba4 040c 	sub.w	r4, r4, ip
1a001770:	2700      	movs	r7, #0
1a001772:	b11e      	cbz	r6, 1a00177c <__udivmoddi4+0xa0>
1a001774:	40d4      	lsrs	r4, r2
1a001776:	2300      	movs	r3, #0
1a001778:	e9c6 4300 	strd	r4, r3, [r6]
1a00177c:	4639      	mov	r1, r7
1a00177e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001782:	428b      	cmp	r3, r1
1a001784:	d909      	bls.n	1a00179a <__udivmoddi4+0xbe>
1a001786:	2e00      	cmp	r6, #0
1a001788:	f000 80eb 	beq.w	1a001962 <__udivmoddi4+0x286>
1a00178c:	2700      	movs	r7, #0
1a00178e:	e9c6 0100 	strd	r0, r1, [r6]
1a001792:	4638      	mov	r0, r7
1a001794:	4639      	mov	r1, r7
1a001796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00179a:	fab3 f783 	clz	r7, r3
1a00179e:	2f00      	cmp	r7, #0
1a0017a0:	d147      	bne.n	1a001832 <__udivmoddi4+0x156>
1a0017a2:	428b      	cmp	r3, r1
1a0017a4:	d302      	bcc.n	1a0017ac <__udivmoddi4+0xd0>
1a0017a6:	4282      	cmp	r2, r0
1a0017a8:	f200 80fa 	bhi.w	1a0019a0 <__udivmoddi4+0x2c4>
1a0017ac:	1a84      	subs	r4, r0, r2
1a0017ae:	eb61 0303 	sbc.w	r3, r1, r3
1a0017b2:	2001      	movs	r0, #1
1a0017b4:	4698      	mov	r8, r3
1a0017b6:	2e00      	cmp	r6, #0
1a0017b8:	d0e0      	beq.n	1a00177c <__udivmoddi4+0xa0>
1a0017ba:	e9c6 4800 	strd	r4, r8, [r6]
1a0017be:	e7dd      	b.n	1a00177c <__udivmoddi4+0xa0>
1a0017c0:	b902      	cbnz	r2, 1a0017c4 <__udivmoddi4+0xe8>
1a0017c2:	deff      	udf	#255	; 0xff
1a0017c4:	fab2 f282 	clz	r2, r2
1a0017c8:	2a00      	cmp	r2, #0
1a0017ca:	f040 808f 	bne.w	1a0018ec <__udivmoddi4+0x210>
1a0017ce:	1b49      	subs	r1, r1, r5
1a0017d0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0017d4:	fa1f f885 	uxth.w	r8, r5
1a0017d8:	2701      	movs	r7, #1
1a0017da:	fbb1 fcfe 	udiv	ip, r1, lr
1a0017de:	0c23      	lsrs	r3, r4, #16
1a0017e0:	fb0e 111c 	mls	r1, lr, ip, r1
1a0017e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0017e8:	fb08 f10c 	mul.w	r1, r8, ip
1a0017ec:	4299      	cmp	r1, r3
1a0017ee:	d907      	bls.n	1a001800 <__udivmoddi4+0x124>
1a0017f0:	18eb      	adds	r3, r5, r3
1a0017f2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0017f6:	d202      	bcs.n	1a0017fe <__udivmoddi4+0x122>
1a0017f8:	4299      	cmp	r1, r3
1a0017fa:	f200 80cd 	bhi.w	1a001998 <__udivmoddi4+0x2bc>
1a0017fe:	4684      	mov	ip, r0
1a001800:	1a59      	subs	r1, r3, r1
1a001802:	b2a3      	uxth	r3, r4
1a001804:	fbb1 f0fe 	udiv	r0, r1, lr
1a001808:	fb0e 1410 	mls	r4, lr, r0, r1
1a00180c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001810:	fb08 f800 	mul.w	r8, r8, r0
1a001814:	45a0      	cmp	r8, r4
1a001816:	d907      	bls.n	1a001828 <__udivmoddi4+0x14c>
1a001818:	192c      	adds	r4, r5, r4
1a00181a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00181e:	d202      	bcs.n	1a001826 <__udivmoddi4+0x14a>
1a001820:	45a0      	cmp	r8, r4
1a001822:	f200 80b6 	bhi.w	1a001992 <__udivmoddi4+0x2b6>
1a001826:	4618      	mov	r0, r3
1a001828:	eba4 0408 	sub.w	r4, r4, r8
1a00182c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001830:	e79f      	b.n	1a001772 <__udivmoddi4+0x96>
1a001832:	f1c7 0c20 	rsb	ip, r7, #32
1a001836:	40bb      	lsls	r3, r7
1a001838:	fa22 fe0c 	lsr.w	lr, r2, ip
1a00183c:	ea4e 0e03 	orr.w	lr, lr, r3
1a001840:	fa01 f407 	lsl.w	r4, r1, r7
1a001844:	fa20 f50c 	lsr.w	r5, r0, ip
1a001848:	fa21 f30c 	lsr.w	r3, r1, ip
1a00184c:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001850:	4325      	orrs	r5, r4
1a001852:	fbb3 f9f8 	udiv	r9, r3, r8
1a001856:	0c2c      	lsrs	r4, r5, #16
1a001858:	fb08 3319 	mls	r3, r8, r9, r3
1a00185c:	fa1f fa8e 	uxth.w	sl, lr
1a001860:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001864:	fb09 f40a 	mul.w	r4, r9, sl
1a001868:	429c      	cmp	r4, r3
1a00186a:	fa02 f207 	lsl.w	r2, r2, r7
1a00186e:	fa00 f107 	lsl.w	r1, r0, r7
1a001872:	d90b      	bls.n	1a00188c <__udivmoddi4+0x1b0>
1a001874:	eb1e 0303 	adds.w	r3, lr, r3
1a001878:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a00187c:	f080 8087 	bcs.w	1a00198e <__udivmoddi4+0x2b2>
1a001880:	429c      	cmp	r4, r3
1a001882:	f240 8084 	bls.w	1a00198e <__udivmoddi4+0x2b2>
1a001886:	f1a9 0902 	sub.w	r9, r9, #2
1a00188a:	4473      	add	r3, lr
1a00188c:	1b1b      	subs	r3, r3, r4
1a00188e:	b2ad      	uxth	r5, r5
1a001890:	fbb3 f0f8 	udiv	r0, r3, r8
1a001894:	fb08 3310 	mls	r3, r8, r0, r3
1a001898:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a00189c:	fb00 fa0a 	mul.w	sl, r0, sl
1a0018a0:	45a2      	cmp	sl, r4
1a0018a2:	d908      	bls.n	1a0018b6 <__udivmoddi4+0x1da>
1a0018a4:	eb1e 0404 	adds.w	r4, lr, r4
1a0018a8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0018ac:	d26b      	bcs.n	1a001986 <__udivmoddi4+0x2aa>
1a0018ae:	45a2      	cmp	sl, r4
1a0018b0:	d969      	bls.n	1a001986 <__udivmoddi4+0x2aa>
1a0018b2:	3802      	subs	r0, #2
1a0018b4:	4474      	add	r4, lr
1a0018b6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a0018ba:	fba0 8902 	umull	r8, r9, r0, r2
1a0018be:	eba4 040a 	sub.w	r4, r4, sl
1a0018c2:	454c      	cmp	r4, r9
1a0018c4:	46c2      	mov	sl, r8
1a0018c6:	464b      	mov	r3, r9
1a0018c8:	d354      	bcc.n	1a001974 <__udivmoddi4+0x298>
1a0018ca:	d051      	beq.n	1a001970 <__udivmoddi4+0x294>
1a0018cc:	2e00      	cmp	r6, #0
1a0018ce:	d069      	beq.n	1a0019a4 <__udivmoddi4+0x2c8>
1a0018d0:	ebb1 050a 	subs.w	r5, r1, sl
1a0018d4:	eb64 0403 	sbc.w	r4, r4, r3
1a0018d8:	fa04 fc0c 	lsl.w	ip, r4, ip
1a0018dc:	40fd      	lsrs	r5, r7
1a0018de:	40fc      	lsrs	r4, r7
1a0018e0:	ea4c 0505 	orr.w	r5, ip, r5
1a0018e4:	e9c6 5400 	strd	r5, r4, [r6]
1a0018e8:	2700      	movs	r7, #0
1a0018ea:	e747      	b.n	1a00177c <__udivmoddi4+0xa0>
1a0018ec:	f1c2 0320 	rsb	r3, r2, #32
1a0018f0:	fa20 f703 	lsr.w	r7, r0, r3
1a0018f4:	4095      	lsls	r5, r2
1a0018f6:	fa01 f002 	lsl.w	r0, r1, r2
1a0018fa:	fa21 f303 	lsr.w	r3, r1, r3
1a0018fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001902:	4338      	orrs	r0, r7
1a001904:	0c01      	lsrs	r1, r0, #16
1a001906:	fbb3 f7fe 	udiv	r7, r3, lr
1a00190a:	fa1f f885 	uxth.w	r8, r5
1a00190e:	fb0e 3317 	mls	r3, lr, r7, r3
1a001912:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001916:	fb07 f308 	mul.w	r3, r7, r8
1a00191a:	428b      	cmp	r3, r1
1a00191c:	fa04 f402 	lsl.w	r4, r4, r2
1a001920:	d907      	bls.n	1a001932 <__udivmoddi4+0x256>
1a001922:	1869      	adds	r1, r5, r1
1a001924:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001928:	d22f      	bcs.n	1a00198a <__udivmoddi4+0x2ae>
1a00192a:	428b      	cmp	r3, r1
1a00192c:	d92d      	bls.n	1a00198a <__udivmoddi4+0x2ae>
1a00192e:	3f02      	subs	r7, #2
1a001930:	4429      	add	r1, r5
1a001932:	1acb      	subs	r3, r1, r3
1a001934:	b281      	uxth	r1, r0
1a001936:	fbb3 f0fe 	udiv	r0, r3, lr
1a00193a:	fb0e 3310 	mls	r3, lr, r0, r3
1a00193e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001942:	fb00 f308 	mul.w	r3, r0, r8
1a001946:	428b      	cmp	r3, r1
1a001948:	d907      	bls.n	1a00195a <__udivmoddi4+0x27e>
1a00194a:	1869      	adds	r1, r5, r1
1a00194c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a001950:	d217      	bcs.n	1a001982 <__udivmoddi4+0x2a6>
1a001952:	428b      	cmp	r3, r1
1a001954:	d915      	bls.n	1a001982 <__udivmoddi4+0x2a6>
1a001956:	3802      	subs	r0, #2
1a001958:	4429      	add	r1, r5
1a00195a:	1ac9      	subs	r1, r1, r3
1a00195c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001960:	e73b      	b.n	1a0017da <__udivmoddi4+0xfe>
1a001962:	4637      	mov	r7, r6
1a001964:	4630      	mov	r0, r6
1a001966:	e709      	b.n	1a00177c <__udivmoddi4+0xa0>
1a001968:	4607      	mov	r7, r0
1a00196a:	e6e7      	b.n	1a00173c <__udivmoddi4+0x60>
1a00196c:	4618      	mov	r0, r3
1a00196e:	e6fb      	b.n	1a001768 <__udivmoddi4+0x8c>
1a001970:	4541      	cmp	r1, r8
1a001972:	d2ab      	bcs.n	1a0018cc <__udivmoddi4+0x1f0>
1a001974:	ebb8 0a02 	subs.w	sl, r8, r2
1a001978:	eb69 020e 	sbc.w	r2, r9, lr
1a00197c:	3801      	subs	r0, #1
1a00197e:	4613      	mov	r3, r2
1a001980:	e7a4      	b.n	1a0018cc <__udivmoddi4+0x1f0>
1a001982:	4660      	mov	r0, ip
1a001984:	e7e9      	b.n	1a00195a <__udivmoddi4+0x27e>
1a001986:	4618      	mov	r0, r3
1a001988:	e795      	b.n	1a0018b6 <__udivmoddi4+0x1da>
1a00198a:	4667      	mov	r7, ip
1a00198c:	e7d1      	b.n	1a001932 <__udivmoddi4+0x256>
1a00198e:	4681      	mov	r9, r0
1a001990:	e77c      	b.n	1a00188c <__udivmoddi4+0x1b0>
1a001992:	3802      	subs	r0, #2
1a001994:	442c      	add	r4, r5
1a001996:	e747      	b.n	1a001828 <__udivmoddi4+0x14c>
1a001998:	f1ac 0c02 	sub.w	ip, ip, #2
1a00199c:	442b      	add	r3, r5
1a00199e:	e72f      	b.n	1a001800 <__udivmoddi4+0x124>
1a0019a0:	4638      	mov	r0, r7
1a0019a2:	e708      	b.n	1a0017b6 <__udivmoddi4+0xda>
1a0019a4:	4637      	mov	r7, r6
1a0019a6:	e6e9      	b.n	1a00177c <__udivmoddi4+0xa0>

1a0019a8 <__aeabi_idiv0>:
1a0019a8:	4770      	bx	lr
1a0019aa:	bf00      	nop

1a0019ac <__libc_init_array>:
1a0019ac:	b570      	push	{r4, r5, r6, lr}
1a0019ae:	4e0d      	ldr	r6, [pc, #52]	; (1a0019e4 <__libc_init_array+0x38>)
1a0019b0:	4c0d      	ldr	r4, [pc, #52]	; (1a0019e8 <__libc_init_array+0x3c>)
1a0019b2:	1ba4      	subs	r4, r4, r6
1a0019b4:	10a4      	asrs	r4, r4, #2
1a0019b6:	2500      	movs	r5, #0
1a0019b8:	42a5      	cmp	r5, r4
1a0019ba:	d109      	bne.n	1a0019d0 <__libc_init_array+0x24>
1a0019bc:	4e0b      	ldr	r6, [pc, #44]	; (1a0019ec <__libc_init_array+0x40>)
1a0019be:	4c0c      	ldr	r4, [pc, #48]	; (1a0019f0 <__libc_init_array+0x44>)
1a0019c0:	f7fe fd17 	bl	1a0003f2 <_init>
1a0019c4:	1ba4      	subs	r4, r4, r6
1a0019c6:	10a4      	asrs	r4, r4, #2
1a0019c8:	2500      	movs	r5, #0
1a0019ca:	42a5      	cmp	r5, r4
1a0019cc:	d105      	bne.n	1a0019da <__libc_init_array+0x2e>
1a0019ce:	bd70      	pop	{r4, r5, r6, pc}
1a0019d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a0019d4:	4798      	blx	r3
1a0019d6:	3501      	adds	r5, #1
1a0019d8:	e7ee      	b.n	1a0019b8 <__libc_init_array+0xc>
1a0019da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a0019de:	4798      	blx	r3
1a0019e0:	3501      	adds	r5, #1
1a0019e2:	e7f2      	b.n	1a0019ca <__libc_init_array+0x1e>
1a0019e4:	1a002520 	.word	0x1a002520
1a0019e8:	1a002520 	.word	0x1a002520
1a0019ec:	1a002520 	.word	0x1a002520
1a0019f0:	1a002524 	.word	0x1a002524

1a0019f4 <memset>:
1a0019f4:	4402      	add	r2, r0
1a0019f6:	4603      	mov	r3, r0
1a0019f8:	4293      	cmp	r3, r2
1a0019fa:	d100      	bne.n	1a0019fe <memset+0xa>
1a0019fc:	4770      	bx	lr
1a0019fe:	f803 1b01 	strb.w	r1, [r3], #1
1a001a02:	e7f9      	b.n	1a0019f8 <memset+0x4>

1a001a04 <_puts_r>:
1a001a04:	b570      	push	{r4, r5, r6, lr}
1a001a06:	460e      	mov	r6, r1
1a001a08:	4605      	mov	r5, r0
1a001a0a:	b118      	cbz	r0, 1a001a14 <_puts_r+0x10>
1a001a0c:	6983      	ldr	r3, [r0, #24]
1a001a0e:	b90b      	cbnz	r3, 1a001a14 <_puts_r+0x10>
1a001a10:	f000 fa0c 	bl	1a001e2c <__sinit>
1a001a14:	69ab      	ldr	r3, [r5, #24]
1a001a16:	68ac      	ldr	r4, [r5, #8]
1a001a18:	b913      	cbnz	r3, 1a001a20 <_puts_r+0x1c>
1a001a1a:	4628      	mov	r0, r5
1a001a1c:	f000 fa06 	bl	1a001e2c <__sinit>
1a001a20:	4b23      	ldr	r3, [pc, #140]	; (1a001ab0 <_puts_r+0xac>)
1a001a22:	429c      	cmp	r4, r3
1a001a24:	d117      	bne.n	1a001a56 <_puts_r+0x52>
1a001a26:	686c      	ldr	r4, [r5, #4]
1a001a28:	89a3      	ldrh	r3, [r4, #12]
1a001a2a:	071b      	lsls	r3, r3, #28
1a001a2c:	d51d      	bpl.n	1a001a6a <_puts_r+0x66>
1a001a2e:	6923      	ldr	r3, [r4, #16]
1a001a30:	b1db      	cbz	r3, 1a001a6a <_puts_r+0x66>
1a001a32:	3e01      	subs	r6, #1
1a001a34:	68a3      	ldr	r3, [r4, #8]
1a001a36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a001a3a:	3b01      	subs	r3, #1
1a001a3c:	60a3      	str	r3, [r4, #8]
1a001a3e:	b9e9      	cbnz	r1, 1a001a7c <_puts_r+0x78>
1a001a40:	2b00      	cmp	r3, #0
1a001a42:	da2e      	bge.n	1a001aa2 <_puts_r+0x9e>
1a001a44:	4622      	mov	r2, r4
1a001a46:	210a      	movs	r1, #10
1a001a48:	4628      	mov	r0, r5
1a001a4a:	f000 f83f 	bl	1a001acc <__swbuf_r>
1a001a4e:	3001      	adds	r0, #1
1a001a50:	d011      	beq.n	1a001a76 <_puts_r+0x72>
1a001a52:	200a      	movs	r0, #10
1a001a54:	e011      	b.n	1a001a7a <_puts_r+0x76>
1a001a56:	4b17      	ldr	r3, [pc, #92]	; (1a001ab4 <_puts_r+0xb0>)
1a001a58:	429c      	cmp	r4, r3
1a001a5a:	d101      	bne.n	1a001a60 <_puts_r+0x5c>
1a001a5c:	68ac      	ldr	r4, [r5, #8]
1a001a5e:	e7e3      	b.n	1a001a28 <_puts_r+0x24>
1a001a60:	4b15      	ldr	r3, [pc, #84]	; (1a001ab8 <_puts_r+0xb4>)
1a001a62:	429c      	cmp	r4, r3
1a001a64:	bf08      	it	eq
1a001a66:	68ec      	ldreq	r4, [r5, #12]
1a001a68:	e7de      	b.n	1a001a28 <_puts_r+0x24>
1a001a6a:	4621      	mov	r1, r4
1a001a6c:	4628      	mov	r0, r5
1a001a6e:	f000 f87f 	bl	1a001b70 <__swsetup_r>
1a001a72:	2800      	cmp	r0, #0
1a001a74:	d0dd      	beq.n	1a001a32 <_puts_r+0x2e>
1a001a76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001a7a:	bd70      	pop	{r4, r5, r6, pc}
1a001a7c:	2b00      	cmp	r3, #0
1a001a7e:	da04      	bge.n	1a001a8a <_puts_r+0x86>
1a001a80:	69a2      	ldr	r2, [r4, #24]
1a001a82:	429a      	cmp	r2, r3
1a001a84:	dc06      	bgt.n	1a001a94 <_puts_r+0x90>
1a001a86:	290a      	cmp	r1, #10
1a001a88:	d004      	beq.n	1a001a94 <_puts_r+0x90>
1a001a8a:	6823      	ldr	r3, [r4, #0]
1a001a8c:	1c5a      	adds	r2, r3, #1
1a001a8e:	6022      	str	r2, [r4, #0]
1a001a90:	7019      	strb	r1, [r3, #0]
1a001a92:	e7cf      	b.n	1a001a34 <_puts_r+0x30>
1a001a94:	4622      	mov	r2, r4
1a001a96:	4628      	mov	r0, r5
1a001a98:	f000 f818 	bl	1a001acc <__swbuf_r>
1a001a9c:	3001      	adds	r0, #1
1a001a9e:	d1c9      	bne.n	1a001a34 <_puts_r+0x30>
1a001aa0:	e7e9      	b.n	1a001a76 <_puts_r+0x72>
1a001aa2:	6823      	ldr	r3, [r4, #0]
1a001aa4:	200a      	movs	r0, #10
1a001aa6:	1c5a      	adds	r2, r3, #1
1a001aa8:	6022      	str	r2, [r4, #0]
1a001aaa:	7018      	strb	r0, [r3, #0]
1a001aac:	e7e5      	b.n	1a001a7a <_puts_r+0x76>
1a001aae:	bf00      	nop
1a001ab0:	1a0024dc 	.word	0x1a0024dc
1a001ab4:	1a0024fc 	.word	0x1a0024fc
1a001ab8:	1a0024bc 	.word	0x1a0024bc

1a001abc <puts>:
1a001abc:	4b02      	ldr	r3, [pc, #8]	; (1a001ac8 <puts+0xc>)
1a001abe:	4601      	mov	r1, r0
1a001ac0:	6818      	ldr	r0, [r3, #0]
1a001ac2:	f7ff bf9f 	b.w	1a001a04 <_puts_r>
1a001ac6:	bf00      	nop
1a001ac8:	1000003c 	.word	0x1000003c

1a001acc <__swbuf_r>:
1a001acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001ace:	460e      	mov	r6, r1
1a001ad0:	4614      	mov	r4, r2
1a001ad2:	4605      	mov	r5, r0
1a001ad4:	b118      	cbz	r0, 1a001ade <__swbuf_r+0x12>
1a001ad6:	6983      	ldr	r3, [r0, #24]
1a001ad8:	b90b      	cbnz	r3, 1a001ade <__swbuf_r+0x12>
1a001ada:	f000 f9a7 	bl	1a001e2c <__sinit>
1a001ade:	4b21      	ldr	r3, [pc, #132]	; (1a001b64 <__swbuf_r+0x98>)
1a001ae0:	429c      	cmp	r4, r3
1a001ae2:	d12a      	bne.n	1a001b3a <__swbuf_r+0x6e>
1a001ae4:	686c      	ldr	r4, [r5, #4]
1a001ae6:	69a3      	ldr	r3, [r4, #24]
1a001ae8:	60a3      	str	r3, [r4, #8]
1a001aea:	89a3      	ldrh	r3, [r4, #12]
1a001aec:	071a      	lsls	r2, r3, #28
1a001aee:	d52e      	bpl.n	1a001b4e <__swbuf_r+0x82>
1a001af0:	6923      	ldr	r3, [r4, #16]
1a001af2:	b363      	cbz	r3, 1a001b4e <__swbuf_r+0x82>
1a001af4:	6923      	ldr	r3, [r4, #16]
1a001af6:	6820      	ldr	r0, [r4, #0]
1a001af8:	1ac0      	subs	r0, r0, r3
1a001afa:	6963      	ldr	r3, [r4, #20]
1a001afc:	b2f6      	uxtb	r6, r6
1a001afe:	4283      	cmp	r3, r0
1a001b00:	4637      	mov	r7, r6
1a001b02:	dc04      	bgt.n	1a001b0e <__swbuf_r+0x42>
1a001b04:	4621      	mov	r1, r4
1a001b06:	4628      	mov	r0, r5
1a001b08:	f000 f926 	bl	1a001d58 <_fflush_r>
1a001b0c:	bb28      	cbnz	r0, 1a001b5a <__swbuf_r+0x8e>
1a001b0e:	68a3      	ldr	r3, [r4, #8]
1a001b10:	3b01      	subs	r3, #1
1a001b12:	60a3      	str	r3, [r4, #8]
1a001b14:	6823      	ldr	r3, [r4, #0]
1a001b16:	1c5a      	adds	r2, r3, #1
1a001b18:	6022      	str	r2, [r4, #0]
1a001b1a:	701e      	strb	r6, [r3, #0]
1a001b1c:	6963      	ldr	r3, [r4, #20]
1a001b1e:	3001      	adds	r0, #1
1a001b20:	4283      	cmp	r3, r0
1a001b22:	d004      	beq.n	1a001b2e <__swbuf_r+0x62>
1a001b24:	89a3      	ldrh	r3, [r4, #12]
1a001b26:	07db      	lsls	r3, r3, #31
1a001b28:	d519      	bpl.n	1a001b5e <__swbuf_r+0x92>
1a001b2a:	2e0a      	cmp	r6, #10
1a001b2c:	d117      	bne.n	1a001b5e <__swbuf_r+0x92>
1a001b2e:	4621      	mov	r1, r4
1a001b30:	4628      	mov	r0, r5
1a001b32:	f000 f911 	bl	1a001d58 <_fflush_r>
1a001b36:	b190      	cbz	r0, 1a001b5e <__swbuf_r+0x92>
1a001b38:	e00f      	b.n	1a001b5a <__swbuf_r+0x8e>
1a001b3a:	4b0b      	ldr	r3, [pc, #44]	; (1a001b68 <__swbuf_r+0x9c>)
1a001b3c:	429c      	cmp	r4, r3
1a001b3e:	d101      	bne.n	1a001b44 <__swbuf_r+0x78>
1a001b40:	68ac      	ldr	r4, [r5, #8]
1a001b42:	e7d0      	b.n	1a001ae6 <__swbuf_r+0x1a>
1a001b44:	4b09      	ldr	r3, [pc, #36]	; (1a001b6c <__swbuf_r+0xa0>)
1a001b46:	429c      	cmp	r4, r3
1a001b48:	bf08      	it	eq
1a001b4a:	68ec      	ldreq	r4, [r5, #12]
1a001b4c:	e7cb      	b.n	1a001ae6 <__swbuf_r+0x1a>
1a001b4e:	4621      	mov	r1, r4
1a001b50:	4628      	mov	r0, r5
1a001b52:	f000 f80d 	bl	1a001b70 <__swsetup_r>
1a001b56:	2800      	cmp	r0, #0
1a001b58:	d0cc      	beq.n	1a001af4 <__swbuf_r+0x28>
1a001b5a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a001b5e:	4638      	mov	r0, r7
1a001b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001b62:	bf00      	nop
1a001b64:	1a0024dc 	.word	0x1a0024dc
1a001b68:	1a0024fc 	.word	0x1a0024fc
1a001b6c:	1a0024bc 	.word	0x1a0024bc

1a001b70 <__swsetup_r>:
1a001b70:	4b32      	ldr	r3, [pc, #200]	; (1a001c3c <__swsetup_r+0xcc>)
1a001b72:	b570      	push	{r4, r5, r6, lr}
1a001b74:	681d      	ldr	r5, [r3, #0]
1a001b76:	4606      	mov	r6, r0
1a001b78:	460c      	mov	r4, r1
1a001b7a:	b125      	cbz	r5, 1a001b86 <__swsetup_r+0x16>
1a001b7c:	69ab      	ldr	r3, [r5, #24]
1a001b7e:	b913      	cbnz	r3, 1a001b86 <__swsetup_r+0x16>
1a001b80:	4628      	mov	r0, r5
1a001b82:	f000 f953 	bl	1a001e2c <__sinit>
1a001b86:	4b2e      	ldr	r3, [pc, #184]	; (1a001c40 <__swsetup_r+0xd0>)
1a001b88:	429c      	cmp	r4, r3
1a001b8a:	d10f      	bne.n	1a001bac <__swsetup_r+0x3c>
1a001b8c:	686c      	ldr	r4, [r5, #4]
1a001b8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a001b92:	b29a      	uxth	r2, r3
1a001b94:	0715      	lsls	r5, r2, #28
1a001b96:	d42c      	bmi.n	1a001bf2 <__swsetup_r+0x82>
1a001b98:	06d0      	lsls	r0, r2, #27
1a001b9a:	d411      	bmi.n	1a001bc0 <__swsetup_r+0x50>
1a001b9c:	2209      	movs	r2, #9
1a001b9e:	6032      	str	r2, [r6, #0]
1a001ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a001ba4:	81a3      	strh	r3, [r4, #12]
1a001ba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001baa:	e03e      	b.n	1a001c2a <__swsetup_r+0xba>
1a001bac:	4b25      	ldr	r3, [pc, #148]	; (1a001c44 <__swsetup_r+0xd4>)
1a001bae:	429c      	cmp	r4, r3
1a001bb0:	d101      	bne.n	1a001bb6 <__swsetup_r+0x46>
1a001bb2:	68ac      	ldr	r4, [r5, #8]
1a001bb4:	e7eb      	b.n	1a001b8e <__swsetup_r+0x1e>
1a001bb6:	4b24      	ldr	r3, [pc, #144]	; (1a001c48 <__swsetup_r+0xd8>)
1a001bb8:	429c      	cmp	r4, r3
1a001bba:	bf08      	it	eq
1a001bbc:	68ec      	ldreq	r4, [r5, #12]
1a001bbe:	e7e6      	b.n	1a001b8e <__swsetup_r+0x1e>
1a001bc0:	0751      	lsls	r1, r2, #29
1a001bc2:	d512      	bpl.n	1a001bea <__swsetup_r+0x7a>
1a001bc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a001bc6:	b141      	cbz	r1, 1a001bda <__swsetup_r+0x6a>
1a001bc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a001bcc:	4299      	cmp	r1, r3
1a001bce:	d002      	beq.n	1a001bd6 <__swsetup_r+0x66>
1a001bd0:	4630      	mov	r0, r6
1a001bd2:	f000 fa19 	bl	1a002008 <_free_r>
1a001bd6:	2300      	movs	r3, #0
1a001bd8:	6363      	str	r3, [r4, #52]	; 0x34
1a001bda:	89a3      	ldrh	r3, [r4, #12]
1a001bdc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a001be0:	81a3      	strh	r3, [r4, #12]
1a001be2:	2300      	movs	r3, #0
1a001be4:	6063      	str	r3, [r4, #4]
1a001be6:	6923      	ldr	r3, [r4, #16]
1a001be8:	6023      	str	r3, [r4, #0]
1a001bea:	89a3      	ldrh	r3, [r4, #12]
1a001bec:	f043 0308 	orr.w	r3, r3, #8
1a001bf0:	81a3      	strh	r3, [r4, #12]
1a001bf2:	6923      	ldr	r3, [r4, #16]
1a001bf4:	b94b      	cbnz	r3, 1a001c0a <__swsetup_r+0x9a>
1a001bf6:	89a3      	ldrh	r3, [r4, #12]
1a001bf8:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a001bfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a001c00:	d003      	beq.n	1a001c0a <__swsetup_r+0x9a>
1a001c02:	4621      	mov	r1, r4
1a001c04:	4630      	mov	r0, r6
1a001c06:	f000 f9bf 	bl	1a001f88 <__smakebuf_r>
1a001c0a:	89a2      	ldrh	r2, [r4, #12]
1a001c0c:	f012 0301 	ands.w	r3, r2, #1
1a001c10:	d00c      	beq.n	1a001c2c <__swsetup_r+0xbc>
1a001c12:	2300      	movs	r3, #0
1a001c14:	60a3      	str	r3, [r4, #8]
1a001c16:	6963      	ldr	r3, [r4, #20]
1a001c18:	425b      	negs	r3, r3
1a001c1a:	61a3      	str	r3, [r4, #24]
1a001c1c:	6923      	ldr	r3, [r4, #16]
1a001c1e:	b953      	cbnz	r3, 1a001c36 <__swsetup_r+0xc6>
1a001c20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a001c24:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a001c28:	d1ba      	bne.n	1a001ba0 <__swsetup_r+0x30>
1a001c2a:	bd70      	pop	{r4, r5, r6, pc}
1a001c2c:	0792      	lsls	r2, r2, #30
1a001c2e:	bf58      	it	pl
1a001c30:	6963      	ldrpl	r3, [r4, #20]
1a001c32:	60a3      	str	r3, [r4, #8]
1a001c34:	e7f2      	b.n	1a001c1c <__swsetup_r+0xac>
1a001c36:	2000      	movs	r0, #0
1a001c38:	e7f7      	b.n	1a001c2a <__swsetup_r+0xba>
1a001c3a:	bf00      	nop
1a001c3c:	1000003c 	.word	0x1000003c
1a001c40:	1a0024dc 	.word	0x1a0024dc
1a001c44:	1a0024fc 	.word	0x1a0024fc
1a001c48:	1a0024bc 	.word	0x1a0024bc

1a001c4c <__sflush_r>:
1a001c4c:	898a      	ldrh	r2, [r1, #12]
1a001c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001c52:	4605      	mov	r5, r0
1a001c54:	0710      	lsls	r0, r2, #28
1a001c56:	460c      	mov	r4, r1
1a001c58:	d458      	bmi.n	1a001d0c <__sflush_r+0xc0>
1a001c5a:	684b      	ldr	r3, [r1, #4]
1a001c5c:	2b00      	cmp	r3, #0
1a001c5e:	dc05      	bgt.n	1a001c6c <__sflush_r+0x20>
1a001c60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a001c62:	2b00      	cmp	r3, #0
1a001c64:	dc02      	bgt.n	1a001c6c <__sflush_r+0x20>
1a001c66:	2000      	movs	r0, #0
1a001c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001c6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a001c6e:	2e00      	cmp	r6, #0
1a001c70:	d0f9      	beq.n	1a001c66 <__sflush_r+0x1a>
1a001c72:	2300      	movs	r3, #0
1a001c74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a001c78:	682f      	ldr	r7, [r5, #0]
1a001c7a:	6a21      	ldr	r1, [r4, #32]
1a001c7c:	602b      	str	r3, [r5, #0]
1a001c7e:	d032      	beq.n	1a001ce6 <__sflush_r+0x9a>
1a001c80:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a001c82:	89a3      	ldrh	r3, [r4, #12]
1a001c84:	075a      	lsls	r2, r3, #29
1a001c86:	d505      	bpl.n	1a001c94 <__sflush_r+0x48>
1a001c88:	6863      	ldr	r3, [r4, #4]
1a001c8a:	1ac0      	subs	r0, r0, r3
1a001c8c:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a001c8e:	b10b      	cbz	r3, 1a001c94 <__sflush_r+0x48>
1a001c90:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a001c92:	1ac0      	subs	r0, r0, r3
1a001c94:	2300      	movs	r3, #0
1a001c96:	4602      	mov	r2, r0
1a001c98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a001c9a:	6a21      	ldr	r1, [r4, #32]
1a001c9c:	4628      	mov	r0, r5
1a001c9e:	47b0      	blx	r6
1a001ca0:	1c43      	adds	r3, r0, #1
1a001ca2:	89a3      	ldrh	r3, [r4, #12]
1a001ca4:	d106      	bne.n	1a001cb4 <__sflush_r+0x68>
1a001ca6:	6829      	ldr	r1, [r5, #0]
1a001ca8:	291d      	cmp	r1, #29
1a001caa:	d848      	bhi.n	1a001d3e <__sflush_r+0xf2>
1a001cac:	4a29      	ldr	r2, [pc, #164]	; (1a001d54 <__sflush_r+0x108>)
1a001cae:	40ca      	lsrs	r2, r1
1a001cb0:	07d6      	lsls	r6, r2, #31
1a001cb2:	d544      	bpl.n	1a001d3e <__sflush_r+0xf2>
1a001cb4:	2200      	movs	r2, #0
1a001cb6:	6062      	str	r2, [r4, #4]
1a001cb8:	04d9      	lsls	r1, r3, #19
1a001cba:	6922      	ldr	r2, [r4, #16]
1a001cbc:	6022      	str	r2, [r4, #0]
1a001cbe:	d504      	bpl.n	1a001cca <__sflush_r+0x7e>
1a001cc0:	1c42      	adds	r2, r0, #1
1a001cc2:	d101      	bne.n	1a001cc8 <__sflush_r+0x7c>
1a001cc4:	682b      	ldr	r3, [r5, #0]
1a001cc6:	b903      	cbnz	r3, 1a001cca <__sflush_r+0x7e>
1a001cc8:	6560      	str	r0, [r4, #84]	; 0x54
1a001cca:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a001ccc:	602f      	str	r7, [r5, #0]
1a001cce:	2900      	cmp	r1, #0
1a001cd0:	d0c9      	beq.n	1a001c66 <__sflush_r+0x1a>
1a001cd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a001cd6:	4299      	cmp	r1, r3
1a001cd8:	d002      	beq.n	1a001ce0 <__sflush_r+0x94>
1a001cda:	4628      	mov	r0, r5
1a001cdc:	f000 f994 	bl	1a002008 <_free_r>
1a001ce0:	2000      	movs	r0, #0
1a001ce2:	6360      	str	r0, [r4, #52]	; 0x34
1a001ce4:	e7c0      	b.n	1a001c68 <__sflush_r+0x1c>
1a001ce6:	2301      	movs	r3, #1
1a001ce8:	4628      	mov	r0, r5
1a001cea:	47b0      	blx	r6
1a001cec:	1c41      	adds	r1, r0, #1
1a001cee:	d1c8      	bne.n	1a001c82 <__sflush_r+0x36>
1a001cf0:	682b      	ldr	r3, [r5, #0]
1a001cf2:	2b00      	cmp	r3, #0
1a001cf4:	d0c5      	beq.n	1a001c82 <__sflush_r+0x36>
1a001cf6:	2b1d      	cmp	r3, #29
1a001cf8:	d001      	beq.n	1a001cfe <__sflush_r+0xb2>
1a001cfa:	2b16      	cmp	r3, #22
1a001cfc:	d101      	bne.n	1a001d02 <__sflush_r+0xb6>
1a001cfe:	602f      	str	r7, [r5, #0]
1a001d00:	e7b1      	b.n	1a001c66 <__sflush_r+0x1a>
1a001d02:	89a3      	ldrh	r3, [r4, #12]
1a001d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a001d08:	81a3      	strh	r3, [r4, #12]
1a001d0a:	e7ad      	b.n	1a001c68 <__sflush_r+0x1c>
1a001d0c:	690f      	ldr	r7, [r1, #16]
1a001d0e:	2f00      	cmp	r7, #0
1a001d10:	d0a9      	beq.n	1a001c66 <__sflush_r+0x1a>
1a001d12:	0793      	lsls	r3, r2, #30
1a001d14:	680e      	ldr	r6, [r1, #0]
1a001d16:	bf08      	it	eq
1a001d18:	694b      	ldreq	r3, [r1, #20]
1a001d1a:	600f      	str	r7, [r1, #0]
1a001d1c:	bf18      	it	ne
1a001d1e:	2300      	movne	r3, #0
1a001d20:	eba6 0807 	sub.w	r8, r6, r7
1a001d24:	608b      	str	r3, [r1, #8]
1a001d26:	f1b8 0f00 	cmp.w	r8, #0
1a001d2a:	dd9c      	ble.n	1a001c66 <__sflush_r+0x1a>
1a001d2c:	4643      	mov	r3, r8
1a001d2e:	463a      	mov	r2, r7
1a001d30:	6a21      	ldr	r1, [r4, #32]
1a001d32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a001d34:	4628      	mov	r0, r5
1a001d36:	47b0      	blx	r6
1a001d38:	2800      	cmp	r0, #0
1a001d3a:	dc06      	bgt.n	1a001d4a <__sflush_r+0xfe>
1a001d3c:	89a3      	ldrh	r3, [r4, #12]
1a001d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a001d42:	81a3      	strh	r3, [r4, #12]
1a001d44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001d48:	e78e      	b.n	1a001c68 <__sflush_r+0x1c>
1a001d4a:	4407      	add	r7, r0
1a001d4c:	eba8 0800 	sub.w	r8, r8, r0
1a001d50:	e7e9      	b.n	1a001d26 <__sflush_r+0xda>
1a001d52:	bf00      	nop
1a001d54:	20400001 	.word	0x20400001

1a001d58 <_fflush_r>:
1a001d58:	b538      	push	{r3, r4, r5, lr}
1a001d5a:	690b      	ldr	r3, [r1, #16]
1a001d5c:	4605      	mov	r5, r0
1a001d5e:	460c      	mov	r4, r1
1a001d60:	b1db      	cbz	r3, 1a001d9a <_fflush_r+0x42>
1a001d62:	b118      	cbz	r0, 1a001d6c <_fflush_r+0x14>
1a001d64:	6983      	ldr	r3, [r0, #24]
1a001d66:	b90b      	cbnz	r3, 1a001d6c <_fflush_r+0x14>
1a001d68:	f000 f860 	bl	1a001e2c <__sinit>
1a001d6c:	4b0c      	ldr	r3, [pc, #48]	; (1a001da0 <_fflush_r+0x48>)
1a001d6e:	429c      	cmp	r4, r3
1a001d70:	d109      	bne.n	1a001d86 <_fflush_r+0x2e>
1a001d72:	686c      	ldr	r4, [r5, #4]
1a001d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a001d78:	b17b      	cbz	r3, 1a001d9a <_fflush_r+0x42>
1a001d7a:	4621      	mov	r1, r4
1a001d7c:	4628      	mov	r0, r5
1a001d7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a001d82:	f7ff bf63 	b.w	1a001c4c <__sflush_r>
1a001d86:	4b07      	ldr	r3, [pc, #28]	; (1a001da4 <_fflush_r+0x4c>)
1a001d88:	429c      	cmp	r4, r3
1a001d8a:	d101      	bne.n	1a001d90 <_fflush_r+0x38>
1a001d8c:	68ac      	ldr	r4, [r5, #8]
1a001d8e:	e7f1      	b.n	1a001d74 <_fflush_r+0x1c>
1a001d90:	4b05      	ldr	r3, [pc, #20]	; (1a001da8 <_fflush_r+0x50>)
1a001d92:	429c      	cmp	r4, r3
1a001d94:	bf08      	it	eq
1a001d96:	68ec      	ldreq	r4, [r5, #12]
1a001d98:	e7ec      	b.n	1a001d74 <_fflush_r+0x1c>
1a001d9a:	2000      	movs	r0, #0
1a001d9c:	bd38      	pop	{r3, r4, r5, pc}
1a001d9e:	bf00      	nop
1a001da0:	1a0024dc 	.word	0x1a0024dc
1a001da4:	1a0024fc 	.word	0x1a0024fc
1a001da8:	1a0024bc 	.word	0x1a0024bc

1a001dac <std>:
1a001dac:	2300      	movs	r3, #0
1a001dae:	b510      	push	{r4, lr}
1a001db0:	4604      	mov	r4, r0
1a001db2:	e9c0 3300 	strd	r3, r3, [r0]
1a001db6:	6083      	str	r3, [r0, #8]
1a001db8:	8181      	strh	r1, [r0, #12]
1a001dba:	6643      	str	r3, [r0, #100]	; 0x64
1a001dbc:	81c2      	strh	r2, [r0, #14]
1a001dbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a001dc2:	6183      	str	r3, [r0, #24]
1a001dc4:	4619      	mov	r1, r3
1a001dc6:	2208      	movs	r2, #8
1a001dc8:	305c      	adds	r0, #92	; 0x5c
1a001dca:	f7ff fe13 	bl	1a0019f4 <memset>
1a001dce:	4b05      	ldr	r3, [pc, #20]	; (1a001de4 <std+0x38>)
1a001dd0:	6263      	str	r3, [r4, #36]	; 0x24
1a001dd2:	4b05      	ldr	r3, [pc, #20]	; (1a001de8 <std+0x3c>)
1a001dd4:	62a3      	str	r3, [r4, #40]	; 0x28
1a001dd6:	4b05      	ldr	r3, [pc, #20]	; (1a001dec <std+0x40>)
1a001dd8:	62e3      	str	r3, [r4, #44]	; 0x2c
1a001dda:	4b05      	ldr	r3, [pc, #20]	; (1a001df0 <std+0x44>)
1a001ddc:	6224      	str	r4, [r4, #32]
1a001dde:	6323      	str	r3, [r4, #48]	; 0x30
1a001de0:	bd10      	pop	{r4, pc}
1a001de2:	bf00      	nop
1a001de4:	1a002159 	.word	0x1a002159
1a001de8:	1a00217b 	.word	0x1a00217b
1a001dec:	1a0021b3 	.word	0x1a0021b3
1a001df0:	1a0021d7 	.word	0x1a0021d7

1a001df4 <_cleanup_r>:
1a001df4:	4901      	ldr	r1, [pc, #4]	; (1a001dfc <_cleanup_r+0x8>)
1a001df6:	f000 b885 	b.w	1a001f04 <_fwalk_reent>
1a001dfa:	bf00      	nop
1a001dfc:	1a001d59 	.word	0x1a001d59

1a001e00 <__sfmoreglue>:
1a001e00:	b570      	push	{r4, r5, r6, lr}
1a001e02:	1e4a      	subs	r2, r1, #1
1a001e04:	2568      	movs	r5, #104	; 0x68
1a001e06:	4355      	muls	r5, r2
1a001e08:	460e      	mov	r6, r1
1a001e0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a001e0e:	f000 f949 	bl	1a0020a4 <_malloc_r>
1a001e12:	4604      	mov	r4, r0
1a001e14:	b140      	cbz	r0, 1a001e28 <__sfmoreglue+0x28>
1a001e16:	2100      	movs	r1, #0
1a001e18:	e9c0 1600 	strd	r1, r6, [r0]
1a001e1c:	300c      	adds	r0, #12
1a001e1e:	60a0      	str	r0, [r4, #8]
1a001e20:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a001e24:	f7ff fde6 	bl	1a0019f4 <memset>
1a001e28:	4620      	mov	r0, r4
1a001e2a:	bd70      	pop	{r4, r5, r6, pc}

1a001e2c <__sinit>:
1a001e2c:	6983      	ldr	r3, [r0, #24]
1a001e2e:	b510      	push	{r4, lr}
1a001e30:	4604      	mov	r4, r0
1a001e32:	bb33      	cbnz	r3, 1a001e82 <__sinit+0x56>
1a001e34:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a001e38:	6503      	str	r3, [r0, #80]	; 0x50
1a001e3a:	4b12      	ldr	r3, [pc, #72]	; (1a001e84 <__sinit+0x58>)
1a001e3c:	4a12      	ldr	r2, [pc, #72]	; (1a001e88 <__sinit+0x5c>)
1a001e3e:	681b      	ldr	r3, [r3, #0]
1a001e40:	6282      	str	r2, [r0, #40]	; 0x28
1a001e42:	4298      	cmp	r0, r3
1a001e44:	bf04      	itt	eq
1a001e46:	2301      	moveq	r3, #1
1a001e48:	6183      	streq	r3, [r0, #24]
1a001e4a:	f000 f81f 	bl	1a001e8c <__sfp>
1a001e4e:	6060      	str	r0, [r4, #4]
1a001e50:	4620      	mov	r0, r4
1a001e52:	f000 f81b 	bl	1a001e8c <__sfp>
1a001e56:	60a0      	str	r0, [r4, #8]
1a001e58:	4620      	mov	r0, r4
1a001e5a:	f000 f817 	bl	1a001e8c <__sfp>
1a001e5e:	2200      	movs	r2, #0
1a001e60:	60e0      	str	r0, [r4, #12]
1a001e62:	2104      	movs	r1, #4
1a001e64:	6860      	ldr	r0, [r4, #4]
1a001e66:	f7ff ffa1 	bl	1a001dac <std>
1a001e6a:	2201      	movs	r2, #1
1a001e6c:	2109      	movs	r1, #9
1a001e6e:	68a0      	ldr	r0, [r4, #8]
1a001e70:	f7ff ff9c 	bl	1a001dac <std>
1a001e74:	2202      	movs	r2, #2
1a001e76:	2112      	movs	r1, #18
1a001e78:	68e0      	ldr	r0, [r4, #12]
1a001e7a:	f7ff ff97 	bl	1a001dac <std>
1a001e7e:	2301      	movs	r3, #1
1a001e80:	61a3      	str	r3, [r4, #24]
1a001e82:	bd10      	pop	{r4, pc}
1a001e84:	1a00251c 	.word	0x1a00251c
1a001e88:	1a001df5 	.word	0x1a001df5

1a001e8c <__sfp>:
1a001e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001e8e:	4b1b      	ldr	r3, [pc, #108]	; (1a001efc <__sfp+0x70>)
1a001e90:	681e      	ldr	r6, [r3, #0]
1a001e92:	69b3      	ldr	r3, [r6, #24]
1a001e94:	4607      	mov	r7, r0
1a001e96:	b913      	cbnz	r3, 1a001e9e <__sfp+0x12>
1a001e98:	4630      	mov	r0, r6
1a001e9a:	f7ff ffc7 	bl	1a001e2c <__sinit>
1a001e9e:	3648      	adds	r6, #72	; 0x48
1a001ea0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a001ea4:	3b01      	subs	r3, #1
1a001ea6:	d503      	bpl.n	1a001eb0 <__sfp+0x24>
1a001ea8:	6833      	ldr	r3, [r6, #0]
1a001eaa:	b133      	cbz	r3, 1a001eba <__sfp+0x2e>
1a001eac:	6836      	ldr	r6, [r6, #0]
1a001eae:	e7f7      	b.n	1a001ea0 <__sfp+0x14>
1a001eb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a001eb4:	b16d      	cbz	r5, 1a001ed2 <__sfp+0x46>
1a001eb6:	3468      	adds	r4, #104	; 0x68
1a001eb8:	e7f4      	b.n	1a001ea4 <__sfp+0x18>
1a001eba:	2104      	movs	r1, #4
1a001ebc:	4638      	mov	r0, r7
1a001ebe:	f7ff ff9f 	bl	1a001e00 <__sfmoreglue>
1a001ec2:	6030      	str	r0, [r6, #0]
1a001ec4:	2800      	cmp	r0, #0
1a001ec6:	d1f1      	bne.n	1a001eac <__sfp+0x20>
1a001ec8:	230c      	movs	r3, #12
1a001eca:	603b      	str	r3, [r7, #0]
1a001ecc:	4604      	mov	r4, r0
1a001ece:	4620      	mov	r0, r4
1a001ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001ed2:	4b0b      	ldr	r3, [pc, #44]	; (1a001f00 <__sfp+0x74>)
1a001ed4:	6665      	str	r5, [r4, #100]	; 0x64
1a001ed6:	e9c4 5500 	strd	r5, r5, [r4]
1a001eda:	60a5      	str	r5, [r4, #8]
1a001edc:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a001ee0:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a001ee4:	2208      	movs	r2, #8
1a001ee6:	4629      	mov	r1, r5
1a001ee8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a001eec:	f7ff fd82 	bl	1a0019f4 <memset>
1a001ef0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a001ef4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a001ef8:	e7e9      	b.n	1a001ece <__sfp+0x42>
1a001efa:	bf00      	nop
1a001efc:	1a00251c 	.word	0x1a00251c
1a001f00:	ffff0001 	.word	0xffff0001

1a001f04 <_fwalk_reent>:
1a001f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001f08:	4680      	mov	r8, r0
1a001f0a:	4689      	mov	r9, r1
1a001f0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a001f10:	2600      	movs	r6, #0
1a001f12:	b914      	cbnz	r4, 1a001f1a <_fwalk_reent+0x16>
1a001f14:	4630      	mov	r0, r6
1a001f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001f1a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a001f1e:	3f01      	subs	r7, #1
1a001f20:	d501      	bpl.n	1a001f26 <_fwalk_reent+0x22>
1a001f22:	6824      	ldr	r4, [r4, #0]
1a001f24:	e7f5      	b.n	1a001f12 <_fwalk_reent+0xe>
1a001f26:	89ab      	ldrh	r3, [r5, #12]
1a001f28:	2b01      	cmp	r3, #1
1a001f2a:	d907      	bls.n	1a001f3c <_fwalk_reent+0x38>
1a001f2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a001f30:	3301      	adds	r3, #1
1a001f32:	d003      	beq.n	1a001f3c <_fwalk_reent+0x38>
1a001f34:	4629      	mov	r1, r5
1a001f36:	4640      	mov	r0, r8
1a001f38:	47c8      	blx	r9
1a001f3a:	4306      	orrs	r6, r0
1a001f3c:	3568      	adds	r5, #104	; 0x68
1a001f3e:	e7ee      	b.n	1a001f1e <_fwalk_reent+0x1a>

1a001f40 <__swhatbuf_r>:
1a001f40:	b570      	push	{r4, r5, r6, lr}
1a001f42:	460e      	mov	r6, r1
1a001f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a001f48:	2900      	cmp	r1, #0
1a001f4a:	b096      	sub	sp, #88	; 0x58
1a001f4c:	4614      	mov	r4, r2
1a001f4e:	461d      	mov	r5, r3
1a001f50:	da07      	bge.n	1a001f62 <__swhatbuf_r+0x22>
1a001f52:	2300      	movs	r3, #0
1a001f54:	602b      	str	r3, [r5, #0]
1a001f56:	89b3      	ldrh	r3, [r6, #12]
1a001f58:	061a      	lsls	r2, r3, #24
1a001f5a:	d410      	bmi.n	1a001f7e <__swhatbuf_r+0x3e>
1a001f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a001f60:	e00e      	b.n	1a001f80 <__swhatbuf_r+0x40>
1a001f62:	466a      	mov	r2, sp
1a001f64:	f7fe fa4b 	bl	1a0003fe <_fstat_r>
1a001f68:	2800      	cmp	r0, #0
1a001f6a:	dbf2      	blt.n	1a001f52 <__swhatbuf_r+0x12>
1a001f6c:	9a01      	ldr	r2, [sp, #4]
1a001f6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a001f72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a001f76:	425a      	negs	r2, r3
1a001f78:	415a      	adcs	r2, r3
1a001f7a:	602a      	str	r2, [r5, #0]
1a001f7c:	e7ee      	b.n	1a001f5c <__swhatbuf_r+0x1c>
1a001f7e:	2340      	movs	r3, #64	; 0x40
1a001f80:	2000      	movs	r0, #0
1a001f82:	6023      	str	r3, [r4, #0]
1a001f84:	b016      	add	sp, #88	; 0x58
1a001f86:	bd70      	pop	{r4, r5, r6, pc}

1a001f88 <__smakebuf_r>:
1a001f88:	898b      	ldrh	r3, [r1, #12]
1a001f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a001f8c:	079d      	lsls	r5, r3, #30
1a001f8e:	4606      	mov	r6, r0
1a001f90:	460c      	mov	r4, r1
1a001f92:	d507      	bpl.n	1a001fa4 <__smakebuf_r+0x1c>
1a001f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a001f98:	6023      	str	r3, [r4, #0]
1a001f9a:	6123      	str	r3, [r4, #16]
1a001f9c:	2301      	movs	r3, #1
1a001f9e:	6163      	str	r3, [r4, #20]
1a001fa0:	b002      	add	sp, #8
1a001fa2:	bd70      	pop	{r4, r5, r6, pc}
1a001fa4:	ab01      	add	r3, sp, #4
1a001fa6:	466a      	mov	r2, sp
1a001fa8:	f7ff ffca 	bl	1a001f40 <__swhatbuf_r>
1a001fac:	9900      	ldr	r1, [sp, #0]
1a001fae:	4605      	mov	r5, r0
1a001fb0:	4630      	mov	r0, r6
1a001fb2:	f000 f877 	bl	1a0020a4 <_malloc_r>
1a001fb6:	b948      	cbnz	r0, 1a001fcc <__smakebuf_r+0x44>
1a001fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a001fbc:	059a      	lsls	r2, r3, #22
1a001fbe:	d4ef      	bmi.n	1a001fa0 <__smakebuf_r+0x18>
1a001fc0:	f023 0303 	bic.w	r3, r3, #3
1a001fc4:	f043 0302 	orr.w	r3, r3, #2
1a001fc8:	81a3      	strh	r3, [r4, #12]
1a001fca:	e7e3      	b.n	1a001f94 <__smakebuf_r+0xc>
1a001fcc:	4b0d      	ldr	r3, [pc, #52]	; (1a002004 <__smakebuf_r+0x7c>)
1a001fce:	62b3      	str	r3, [r6, #40]	; 0x28
1a001fd0:	89a3      	ldrh	r3, [r4, #12]
1a001fd2:	6020      	str	r0, [r4, #0]
1a001fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001fd8:	81a3      	strh	r3, [r4, #12]
1a001fda:	9b00      	ldr	r3, [sp, #0]
1a001fdc:	6163      	str	r3, [r4, #20]
1a001fde:	9b01      	ldr	r3, [sp, #4]
1a001fe0:	6120      	str	r0, [r4, #16]
1a001fe2:	b15b      	cbz	r3, 1a001ffc <__smakebuf_r+0x74>
1a001fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a001fe8:	4630      	mov	r0, r6
1a001fea:	f7fe fa0d 	bl	1a000408 <_isatty_r>
1a001fee:	b128      	cbz	r0, 1a001ffc <__smakebuf_r+0x74>
1a001ff0:	89a3      	ldrh	r3, [r4, #12]
1a001ff2:	f023 0303 	bic.w	r3, r3, #3
1a001ff6:	f043 0301 	orr.w	r3, r3, #1
1a001ffa:	81a3      	strh	r3, [r4, #12]
1a001ffc:	89a3      	ldrh	r3, [r4, #12]
1a001ffe:	431d      	orrs	r5, r3
1a002000:	81a5      	strh	r5, [r4, #12]
1a002002:	e7cd      	b.n	1a001fa0 <__smakebuf_r+0x18>
1a002004:	1a001df5 	.word	0x1a001df5

1a002008 <_free_r>:
1a002008:	b538      	push	{r3, r4, r5, lr}
1a00200a:	4605      	mov	r5, r0
1a00200c:	2900      	cmp	r1, #0
1a00200e:	d045      	beq.n	1a00209c <_free_r+0x94>
1a002010:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a002014:	1f0c      	subs	r4, r1, #4
1a002016:	2b00      	cmp	r3, #0
1a002018:	bfb8      	it	lt
1a00201a:	18e4      	addlt	r4, r4, r3
1a00201c:	f000 f8df 	bl	1a0021de <__malloc_lock>
1a002020:	4a1f      	ldr	r2, [pc, #124]	; (1a0020a0 <_free_r+0x98>)
1a002022:	6813      	ldr	r3, [r2, #0]
1a002024:	4610      	mov	r0, r2
1a002026:	b933      	cbnz	r3, 1a002036 <_free_r+0x2e>
1a002028:	6063      	str	r3, [r4, #4]
1a00202a:	6014      	str	r4, [r2, #0]
1a00202c:	4628      	mov	r0, r5
1a00202e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002032:	f000 b8d5 	b.w	1a0021e0 <__malloc_unlock>
1a002036:	42a3      	cmp	r3, r4
1a002038:	d90c      	bls.n	1a002054 <_free_r+0x4c>
1a00203a:	6821      	ldr	r1, [r4, #0]
1a00203c:	1862      	adds	r2, r4, r1
1a00203e:	4293      	cmp	r3, r2
1a002040:	bf04      	itt	eq
1a002042:	681a      	ldreq	r2, [r3, #0]
1a002044:	685b      	ldreq	r3, [r3, #4]
1a002046:	6063      	str	r3, [r4, #4]
1a002048:	bf04      	itt	eq
1a00204a:	1852      	addeq	r2, r2, r1
1a00204c:	6022      	streq	r2, [r4, #0]
1a00204e:	6004      	str	r4, [r0, #0]
1a002050:	e7ec      	b.n	1a00202c <_free_r+0x24>
1a002052:	4613      	mov	r3, r2
1a002054:	685a      	ldr	r2, [r3, #4]
1a002056:	b10a      	cbz	r2, 1a00205c <_free_r+0x54>
1a002058:	42a2      	cmp	r2, r4
1a00205a:	d9fa      	bls.n	1a002052 <_free_r+0x4a>
1a00205c:	6819      	ldr	r1, [r3, #0]
1a00205e:	1858      	adds	r0, r3, r1
1a002060:	42a0      	cmp	r0, r4
1a002062:	d10b      	bne.n	1a00207c <_free_r+0x74>
1a002064:	6820      	ldr	r0, [r4, #0]
1a002066:	4401      	add	r1, r0
1a002068:	1858      	adds	r0, r3, r1
1a00206a:	4282      	cmp	r2, r0
1a00206c:	6019      	str	r1, [r3, #0]
1a00206e:	d1dd      	bne.n	1a00202c <_free_r+0x24>
1a002070:	6810      	ldr	r0, [r2, #0]
1a002072:	6852      	ldr	r2, [r2, #4]
1a002074:	605a      	str	r2, [r3, #4]
1a002076:	4401      	add	r1, r0
1a002078:	6019      	str	r1, [r3, #0]
1a00207a:	e7d7      	b.n	1a00202c <_free_r+0x24>
1a00207c:	d902      	bls.n	1a002084 <_free_r+0x7c>
1a00207e:	230c      	movs	r3, #12
1a002080:	602b      	str	r3, [r5, #0]
1a002082:	e7d3      	b.n	1a00202c <_free_r+0x24>
1a002084:	6820      	ldr	r0, [r4, #0]
1a002086:	1821      	adds	r1, r4, r0
1a002088:	428a      	cmp	r2, r1
1a00208a:	bf04      	itt	eq
1a00208c:	6811      	ldreq	r1, [r2, #0]
1a00208e:	6852      	ldreq	r2, [r2, #4]
1a002090:	6062      	str	r2, [r4, #4]
1a002092:	bf04      	itt	eq
1a002094:	1809      	addeq	r1, r1, r0
1a002096:	6021      	streq	r1, [r4, #0]
1a002098:	605c      	str	r4, [r3, #4]
1a00209a:	e7c7      	b.n	1a00202c <_free_r+0x24>
1a00209c:	bd38      	pop	{r3, r4, r5, pc}
1a00209e:	bf00      	nop
1a0020a0:	100000c0 	.word	0x100000c0

1a0020a4 <_malloc_r>:
1a0020a4:	b570      	push	{r4, r5, r6, lr}
1a0020a6:	1ccd      	adds	r5, r1, #3
1a0020a8:	f025 0503 	bic.w	r5, r5, #3
1a0020ac:	3508      	adds	r5, #8
1a0020ae:	2d0c      	cmp	r5, #12
1a0020b0:	bf38      	it	cc
1a0020b2:	250c      	movcc	r5, #12
1a0020b4:	2d00      	cmp	r5, #0
1a0020b6:	4606      	mov	r6, r0
1a0020b8:	db01      	blt.n	1a0020be <_malloc_r+0x1a>
1a0020ba:	42a9      	cmp	r1, r5
1a0020bc:	d903      	bls.n	1a0020c6 <_malloc_r+0x22>
1a0020be:	230c      	movs	r3, #12
1a0020c0:	6033      	str	r3, [r6, #0]
1a0020c2:	2000      	movs	r0, #0
1a0020c4:	bd70      	pop	{r4, r5, r6, pc}
1a0020c6:	f000 f88a 	bl	1a0021de <__malloc_lock>
1a0020ca:	4a21      	ldr	r2, [pc, #132]	; (1a002150 <_malloc_r+0xac>)
1a0020cc:	6814      	ldr	r4, [r2, #0]
1a0020ce:	4621      	mov	r1, r4
1a0020d0:	b991      	cbnz	r1, 1a0020f8 <_malloc_r+0x54>
1a0020d2:	4c20      	ldr	r4, [pc, #128]	; (1a002154 <_malloc_r+0xb0>)
1a0020d4:	6823      	ldr	r3, [r4, #0]
1a0020d6:	b91b      	cbnz	r3, 1a0020e0 <_malloc_r+0x3c>
1a0020d8:	4630      	mov	r0, r6
1a0020da:	f7fe f9df 	bl	1a00049c <_sbrk_r>
1a0020de:	6020      	str	r0, [r4, #0]
1a0020e0:	4629      	mov	r1, r5
1a0020e2:	4630      	mov	r0, r6
1a0020e4:	f7fe f9da 	bl	1a00049c <_sbrk_r>
1a0020e8:	1c43      	adds	r3, r0, #1
1a0020ea:	d124      	bne.n	1a002136 <_malloc_r+0x92>
1a0020ec:	230c      	movs	r3, #12
1a0020ee:	6033      	str	r3, [r6, #0]
1a0020f0:	4630      	mov	r0, r6
1a0020f2:	f000 f875 	bl	1a0021e0 <__malloc_unlock>
1a0020f6:	e7e4      	b.n	1a0020c2 <_malloc_r+0x1e>
1a0020f8:	680b      	ldr	r3, [r1, #0]
1a0020fa:	1b5b      	subs	r3, r3, r5
1a0020fc:	d418      	bmi.n	1a002130 <_malloc_r+0x8c>
1a0020fe:	2b0b      	cmp	r3, #11
1a002100:	d90f      	bls.n	1a002122 <_malloc_r+0x7e>
1a002102:	600b      	str	r3, [r1, #0]
1a002104:	50cd      	str	r5, [r1, r3]
1a002106:	18cc      	adds	r4, r1, r3
1a002108:	4630      	mov	r0, r6
1a00210a:	f000 f869 	bl	1a0021e0 <__malloc_unlock>
1a00210e:	f104 000b 	add.w	r0, r4, #11
1a002112:	1d23      	adds	r3, r4, #4
1a002114:	f020 0007 	bic.w	r0, r0, #7
1a002118:	1ac3      	subs	r3, r0, r3
1a00211a:	d0d3      	beq.n	1a0020c4 <_malloc_r+0x20>
1a00211c:	425a      	negs	r2, r3
1a00211e:	50e2      	str	r2, [r4, r3]
1a002120:	e7d0      	b.n	1a0020c4 <_malloc_r+0x20>
1a002122:	428c      	cmp	r4, r1
1a002124:	684b      	ldr	r3, [r1, #4]
1a002126:	bf16      	itet	ne
1a002128:	6063      	strne	r3, [r4, #4]
1a00212a:	6013      	streq	r3, [r2, #0]
1a00212c:	460c      	movne	r4, r1
1a00212e:	e7eb      	b.n	1a002108 <_malloc_r+0x64>
1a002130:	460c      	mov	r4, r1
1a002132:	6849      	ldr	r1, [r1, #4]
1a002134:	e7cc      	b.n	1a0020d0 <_malloc_r+0x2c>
1a002136:	1cc4      	adds	r4, r0, #3
1a002138:	f024 0403 	bic.w	r4, r4, #3
1a00213c:	42a0      	cmp	r0, r4
1a00213e:	d005      	beq.n	1a00214c <_malloc_r+0xa8>
1a002140:	1a21      	subs	r1, r4, r0
1a002142:	4630      	mov	r0, r6
1a002144:	f7fe f9aa 	bl	1a00049c <_sbrk_r>
1a002148:	3001      	adds	r0, #1
1a00214a:	d0cf      	beq.n	1a0020ec <_malloc_r+0x48>
1a00214c:	6025      	str	r5, [r4, #0]
1a00214e:	e7db      	b.n	1a002108 <_malloc_r+0x64>
1a002150:	100000c0 	.word	0x100000c0
1a002154:	100000c4 	.word	0x100000c4

1a002158 <__sread>:
1a002158:	b510      	push	{r4, lr}
1a00215a:	460c      	mov	r4, r1
1a00215c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002160:	f7fe f960 	bl	1a000424 <_read_r>
1a002164:	2800      	cmp	r0, #0
1a002166:	bfab      	itete	ge
1a002168:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a00216a:	89a3      	ldrhlt	r3, [r4, #12]
1a00216c:	181b      	addge	r3, r3, r0
1a00216e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002172:	bfac      	ite	ge
1a002174:	6563      	strge	r3, [r4, #84]	; 0x54
1a002176:	81a3      	strhlt	r3, [r4, #12]
1a002178:	bd10      	pop	{r4, pc}

1a00217a <__swrite>:
1a00217a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00217e:	461f      	mov	r7, r3
1a002180:	898b      	ldrh	r3, [r1, #12]
1a002182:	05db      	lsls	r3, r3, #23
1a002184:	4605      	mov	r5, r0
1a002186:	460c      	mov	r4, r1
1a002188:	4616      	mov	r6, r2
1a00218a:	d505      	bpl.n	1a002198 <__swrite+0x1e>
1a00218c:	2302      	movs	r3, #2
1a00218e:	2200      	movs	r2, #0
1a002190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002194:	f7fe f941 	bl	1a00041a <_lseek_r>
1a002198:	89a3      	ldrh	r3, [r4, #12]
1a00219a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00219e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a0021a2:	81a3      	strh	r3, [r4, #12]
1a0021a4:	4632      	mov	r2, r6
1a0021a6:	463b      	mov	r3, r7
1a0021a8:	4628      	mov	r0, r5
1a0021aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a0021ae:	f7fe b960 	b.w	1a000472 <_write_r>

1a0021b2 <__sseek>:
1a0021b2:	b510      	push	{r4, lr}
1a0021b4:	460c      	mov	r4, r1
1a0021b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0021ba:	f7fe f92e 	bl	1a00041a <_lseek_r>
1a0021be:	1c43      	adds	r3, r0, #1
1a0021c0:	89a3      	ldrh	r3, [r4, #12]
1a0021c2:	bf15      	itete	ne
1a0021c4:	6560      	strne	r0, [r4, #84]	; 0x54
1a0021c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0021ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a0021ce:	81a3      	strheq	r3, [r4, #12]
1a0021d0:	bf18      	it	ne
1a0021d2:	81a3      	strhne	r3, [r4, #12]
1a0021d4:	bd10      	pop	{r4, pc}

1a0021d6 <__sclose>:
1a0021d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0021da:	f7fe b90b 	b.w	1a0003f4 <_close_r>

1a0021de <__malloc_lock>:
1a0021de:	4770      	bx	lr

1a0021e0 <__malloc_unlock>:
1a0021e0:	4770      	bx	lr
1a0021e2:	ffff 454c 	vmls.f<illegal width 64>	q10, <illegal reg q7.5>, d12[0]
1a0021e6:	2044      	.short	0x2044
1a0021e8:	65636e65 	.word	0x65636e65
1a0021ec:	6469646e 	.word	0x6469646e
1a0021f0:	000d2e6f 	.word	0x000d2e6f
1a0021f4:	2044454c 	.word	0x2044454c
1a0021f8:	67617061 	.word	0x67617061
1a0021fc:	2e6f6461 	.word	0x2e6f6461
1a002200:	ffff000d 	.word	0xffff000d

1a002204 <ExtRateIn>:
1a002204:	00000000                                ....

1a002208 <GpioButtons>:
1a002208:	08000400 09010900                       ........

1a002210 <GpioLeds>:
1a002210:	01050005 0e000205 0c010b01              ............

1a00221c <GpioPorts>:
1a00221c:	03030003 0f050403 05031005 07030603     ................
1a00222c:	ffff0802                                ....

1a002230 <OscRateIn>:
1a002230:	00b71b00                                ....

1a002234 <InitClkStates>:
1a002234:	01010f01                                ....

1a002238 <pinmuxing>:
1a002238:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a002248:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a002258:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a002268:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a002278:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a002288:	00d50301 00d50401 00160107 00560207     ..............V.
1a002298:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0022a8:	00570206                                ..W.

1a0022ac <UART_BClock>:
1a0022ac:	01a201c2 01620182                       ......b.

1a0022b4 <UART_PClock>:
1a0022b4:	00820081 00a200a1 08040201 0f0f0f03     ................
1a0022c4:	000000ff                                ....

1a0022c8 <periph_to_base>:
1a0022c8:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0022d8:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a0022e8:	000100e0 01000100 01200003 00060120     .......... . ...
1a0022f8:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a002308:	01820013 00120182 01a201a2 01c20011     ................
1a002318:	001001c2 01e201e2 0202000f 000e0202     ................
1a002328:	02220222 0223000d 001c0223              "."...#.#...

1a002334 <InitClkStates>:
1a002334:	00010100 00010909 0001090a 01010701     ................
1a002344:	00010902 00010906 0101090c 0001090d     ................
1a002354:	0001090e 0001090f 00010910 00010911     ................
1a002364:	00010912 00010913 00011114 00011119     ................
1a002374:	0001111a 0001111b                       ........

1a00237c <gpioPinsInit>:
1a00237c:	00000001 04020204 01040205 07010200     ................
1a00238c:	0d030005 01000501 00020408 03040202     ................
1a00239c:	04030200 00020000 03000407 0402030c     ................
1a0023ac:	01030905 02080504 03050403 05040402     ................
1a0023bc:	000c0604 0b060802 06070300 05030009     ................
1a0023cc:	05040706 0004060f 04040303 04040200     ................
1a0023dc:	05020005 02000604 04080406 0a040c05     ................
1a0023ec:	010e0504 0a000003 00001401 0012010f     ................
1a0023fc:	11010d00 010c0000 03000010 03000707     ................
1a00240c:	0001000f 00000100 06000000 0603000a     ................
1a00241c:	05040806 00050610 01060403 04000300     ................
1a00242c:	0d050409 00000401 000f010b 00010200     ................
1a00243c:	01040000 08000001 00000201 00060109     ................
1a00244c:	00020901 02000504 01050401 05040202     ................
1a00245c:	000a0202 0b020e00 020b0100 0c01000c     ................
1a00246c:	02000004 00010400 02040102 04020200     ................
1a00247c:	03020003 03000307 0004070b 05070c03     ................
1a00248c:	070d0300 0e030006 05040102 00060401     ................
1a00249c:	05040602 04050200 04020004 05040804     ................
1a0024ac:	0409040c 0a040d05 010e0504 08010005     ................

1a0024bc <__sf_fake_stderr>:
	...

1a0024dc <__sf_fake_stdin>:
	...

1a0024fc <__sf_fake_stdout>:
	...

1a00251c <_global_impure_ptr>:
1a00251c:	10000040                                @...
