Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Dec  9 19:30:30 2025
| Host         : cs730-test3.bu.edu running 64-bit unknown
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 3327 |     0 |          0 |    117120 |  2.84 |
|   LUT as Logic             | 3257 |     0 |          0 |    117120 |  2.78 |
|   LUT as Memory            |   70 |     0 |          0 |     57600 |  0.12 |
|     LUT as Distributed RAM |   64 |     0 |            |           |       |
|     LUT as Shift Register  |    6 |     0 |            |           |       |
| CLB Registers              | 4400 |     0 |          0 |    234240 |  1.88 |
|   Register as Flip Flop    | 4400 |     0 |          0 |    234240 |  1.88 |
|   Register as Latch        |    0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   90 |     0 |          0 |     14640 |  0.61 |
| F7 Muxes                   |   98 |     0 |          0 |     58560 |  0.17 |
| F8 Muxes                   |   48 |     0 |          0 |     29280 |  0.16 |
| F9 Muxes                   |    0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 265   |          Yes |           - |        Reset |
| 79    |          Yes |         Set |            - |
| 4015  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  916 |     0 |          0 |     14640 |  6.26 |
|   CLBL                                     |  426 |     0 |            |           |       |
|   CLBM                                     |  490 |     0 |            |           |       |
| LUT as Logic                               | 3257 |     0 |          0 |    117120 |  2.78 |
|   using O5 output only                     |   88 |       |            |           |       |
|   using O6 output only                     | 2436 |       |            |           |       |
|   using O5 and O6                          |  733 |       |            |           |       |
| LUT as Memory                              |   70 |     0 |          0 |     57600 |  0.12 |
|   LUT as Distributed RAM                   |   64 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   60 |       |            |           |       |
|   LUT as Shift Register                    |    6 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    6 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              | 4400 |     0 |          0 |    234240 |  1.88 |
|   Register driven from within the CLB      | 2540 |       |            |           |       |
|   Register driven from outside the CLB     | 1860 |       |            |           |       |
|     LUT in front of the register is unused | 1594 |       |            |           |       |
|     LUT in front of the register is used   |  266 |       |            |           |       |
| Unique Control Sets                        |  229 |       |          0 |     29280 |  0.78 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  128 |     0 |          0 |       144 | 88.89 |
|   RAMB36/FIFO*    |  128 |     0 |          0 |       144 | 88.89 |
|     RAMB36E2 only |  128 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
|   HPIOB_M        |    0 |     0 |          0 |        58 |  0.00 |
|   HPIOB_S        |    0 |     0 |          0 |        58 |  0.00 |
|   HDIOB_M        |    0 |     0 |          0 |        35 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        35 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |       112 |  0.89 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |        96 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        96 |  1.04 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4015 |            Register |
| LUT3     | 1216 |                 CLB |
| LUT6     | 1002 |                 CLB |
| LUT2     |  600 |                 CLB |
| LUT4     |  593 |                 CLB |
| LUT5     |  453 |                 CLB |
| FDCE     |  265 |            Register |
| RAMB36E2 |  128 |            BLOCKRAM |
| LUT1     |  126 |                 CLB |
| RAMD32   |  108 |                 CLB |
| MUXF7    |   98 |                 CLB |
| CARRY8   |   90 |                 CLB |
| FDSE     |   79 |            Register |
| MUXF8    |   48 |                 CLB |
| FDPE     |   41 |            Register |
| RAMS32   |   16 |                 CLB |
| SRL16E   |    6 |                 CLB |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------+------+
|            Ref Name            | Used |
+--------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0   |    1 |
| design_1_vio_0_0               |    1 |
| design_1_util_vector_logic_0_0 |    1 |
| design_1_smartconnect_0_0      |    1 |
| design_1_proc_sys_reset_0_0    |    1 |
| design_1_picorv32_axi_0_0      |    1 |
| design_1_blk_mem_gen_0_0       |    1 |
| design_1_axi_bram_ctrl_0_0     |    1 |
| dbg_hub                        |    1 |
+--------------------------------+------+


