#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c33b129a60 .scope module, "GCD_test" "GCD_test" 2 4;
 .timescale 0 0;
v000001c33b1ebcb0_0 .net "LdA", 0 0, v000001c33b16fcb0_0;  1 drivers
v000001c33b1eab30_0 .net "LdB", 0 0, v000001c33b129bf0_0;  1 drivers
v000001c33b1ea8b0_0 .var "clk", 0 0;
v000001c33b1eae50_0 .var "data_in", 15 0;
v000001c33b1ead10_0 .net "done", 0 0, v000001c33b17d3d0_0;  1 drivers
v000001c33b1eb850_0 .net "eq", 0 0, L_000001c33b1eb7b0;  1 drivers
v000001c33b1eb5d0_0 .net "gt", 0 0, L_000001c33b1ebe90;  1 drivers
v000001c33b1eb490_0 .net "lt", 0 0, L_000001c33b1eb8f0;  1 drivers
v000001c33b1ea3b0_0 .net "sel1", 0 0, v000001c33b12dfb0_0;  1 drivers
v000001c33b1ea950_0 .net "sel2", 0 0, v000001c33b12e050_0;  1 drivers
v000001c33b1ea9f0_0 .net "sel_in", 0 0, v000001c33b12e0f0_0;  1 drivers
v000001c33b1eba30_0 .var "start", 0 0;
S_000001c33b17d0e0 .scope module, "CON" "controller" 2 12, 3 1 0, S_000001c33b129a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LdA";
    .port_info 1 /OUTPUT 1 "LdB";
    .port_info 2 /OUTPUT 1 "sel1";
    .port_info 3 /OUTPUT 1 "sel2";
    .port_info 4 /OUTPUT 1 "sel_in";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "lt";
    .port_info 8 /INPUT 1 "gt";
    .port_info 9 /INPUT 1 "eq";
    .port_info 10 /INPUT 1 "start";
P_000001c33b17d270 .param/l "S0" 0 3 6, C4<000>;
P_000001c33b17d2a8 .param/l "S1" 0 3 6, C4<001>;
P_000001c33b17d2e0 .param/l "S2" 0 3 6, C4<010>;
P_000001c33b17d318 .param/l "S3" 0 3 6, C4<011>;
P_000001c33b17d350 .param/l "S4" 0 3 6, C4<100>;
P_000001c33b17d388 .param/l "S5" 0 3 6, C4<101>;
v000001c33b16fcb0_0 .var "LdA", 0 0;
v000001c33b129bf0_0 .var "LdB", 0 0;
v000001c33b174f80_0 .net "clk", 0 0, v000001c33b1ea8b0_0;  1 drivers
v000001c33b17d3d0_0 .var "done", 0 0;
v000001c33b17d470_0 .net "eq", 0 0, L_000001c33b1eb7b0;  alias, 1 drivers
v000001c33b12de70_0 .net "gt", 0 0, L_000001c33b1ebe90;  alias, 1 drivers
v000001c33b12df10_0 .net "lt", 0 0, L_000001c33b1eb8f0;  alias, 1 drivers
v000001c33b12dfb0_0 .var "sel1", 0 0;
v000001c33b12e050_0 .var "sel2", 0 0;
v000001c33b12e0f0_0 .var "sel_in", 0 0;
v000001c33b12e190_0 .net "start", 0 0, v000001c33b1eba30_0;  1 drivers
v000001c33b1e8250_0 .var "state", 2 0;
E_000001c33b16a510 .event anyedge, v000001c33b1e8250_0;
E_000001c33b16a710 .event posedge, v000001c33b174f80_0;
S_000001c33b17a740 .scope module, "DP" "GCD_datapath" 2 11, 4 1 0, S_000001c33b129a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "gt";
    .port_info 1 /OUTPUT 1 "lt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 1 "LdA";
    .port_info 4 /INPUT 1 "LdB";
    .port_info 5 /INPUT 1 "sel1";
    .port_info 6 /INPUT 1 "sel2";
    .port_info 7 /INPUT 1 "sel_in";
    .port_info 8 /INPUT 16 "data_in";
    .port_info 9 /INPUT 1 "clk";
v000001c33b1ebfd0_0 .net "Aout", 15 0, v000001c33b1e8110_0;  1 drivers
v000001c33b1eadb0_0 .net "Bout", 15 0, v000001c33b1e8890_0;  1 drivers
v000001c33b1eb530_0 .net "Bus", 15 0, L_000001c33b1eb030;  1 drivers
v000001c33b1ea130_0 .net "LdA", 0 0, v000001c33b16fcb0_0;  alias, 1 drivers
v000001c33b1ebf30_0 .net "LdB", 0 0, v000001c33b129bf0_0;  alias, 1 drivers
v000001c33b1eb350_0 .net "SubOut", 15 0, v000001c33b1eaf90_0;  1 drivers
v000001c33b1ea810_0 .net "X", 15 0, L_000001c33b1ea630;  1 drivers
v000001c33b1ea1d0_0 .net "Y", 15 0, L_000001c33b1eaef0;  1 drivers
v000001c33b1ebc10_0 .net "clk", 0 0, v000001c33b1ea8b0_0;  alias, 1 drivers
v000001c33b1ea270_0 .net "data_in", 15 0, v000001c33b1eae50_0;  1 drivers
v000001c33b1eaa90_0 .net "eq", 0 0, L_000001c33b1eb7b0;  alias, 1 drivers
v000001c33b1ea310_0 .net "gt", 0 0, L_000001c33b1ebe90;  alias, 1 drivers
v000001c33b1eb3f0_0 .net "lt", 0 0, L_000001c33b1eb8f0;  alias, 1 drivers
v000001c33b1eac70_0 .net "sel1", 0 0, v000001c33b12dfb0_0;  alias, 1 drivers
v000001c33b1eabd0_0 .net "sel2", 0 0, v000001c33b12e050_0;  alias, 1 drivers
v000001c33b1eb710_0 .net "sel_in", 0 0, v000001c33b12e0f0_0;  alias, 1 drivers
S_000001c33b17a8d0 .scope module, "A" "PIPO" 4 8, 4 19 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001c33b1e8bb0_0 .net "clk", 0 0, v000001c33b1ea8b0_0;  alias, 1 drivers
v000001c33b1e81b0_0 .net "din", 15 0, L_000001c33b1eb030;  alias, 1 drivers
v000001c33b1e8110_0 .var "dout", 15 0;
v000001c33b1e8e30_0 .net "ld", 0 0, v000001c33b16fcb0_0;  alias, 1 drivers
S_000001c33b18dea0 .scope module, "B" "PIPO" 4 9, 4 19 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001c33b1e8c50_0 .net "clk", 0 0, v000001c33b1ea8b0_0;  alias, 1 drivers
v000001c33b1e82f0_0 .net "din", 15 0, L_000001c33b1eb030;  alias, 1 drivers
v000001c33b1e8890_0 .var "dout", 15 0;
v000001c33b1e8750_0 .net "ld", 0 0, v000001c33b129bf0_0;  alias, 1 drivers
S_000001c33b18e030 .scope module, "COMP" "COMPARE" 4 14, 4 42 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 16 "data1";
    .port_info 4 /INPUT 16 "data2";
v000001c33b1e8390_0 .net "data1", 15 0, v000001c33b1e8110_0;  alias, 1 drivers
v000001c33b1e8f70_0 .net "data2", 15 0, v000001c33b1e8890_0;  alias, 1 drivers
v000001c33b1e8930_0 .net "eq", 0 0, L_000001c33b1eb7b0;  alias, 1 drivers
v000001c33b1e89d0_0 .net "gt", 0 0, L_000001c33b1ebe90;  alias, 1 drivers
v000001c33b1e8a70_0 .net "lt", 0 0, L_000001c33b1eb8f0;  alias, 1 drivers
L_000001c33b1eb8f0 .cmp/gt 16, v000001c33b1e8890_0, v000001c33b1e8110_0;
L_000001c33b1ebe90 .cmp/gt 16, v000001c33b1e8110_0, v000001c33b1e8890_0;
L_000001c33b1eb7b0 .cmp/eq 16, v000001c33b1e8110_0, v000001c33b1e8890_0;
S_000001c33b179800 .scope module, "MUX_in1" "MUX" 4 10, 4 54 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 1 "sel";
v000001c33b1e8430_0 .net "in0", 15 0, v000001c33b1e8110_0;  alias, 1 drivers
v000001c33b1e8cf0_0 .net "in1", 15 0, v000001c33b1e8890_0;  alias, 1 drivers
v000001c33b1e8b10_0 .net "out", 15 0, L_000001c33b1ea630;  alias, 1 drivers
v000001c33b1e8ed0_0 .net "sel", 0 0, v000001c33b12dfb0_0;  alias, 1 drivers
L_000001c33b1ea630 .functor MUXZ 16, v000001c33b1e8110_0, v000001c33b1e8890_0, v000001c33b12dfb0_0, C4<>;
S_000001c33b179990 .scope module, "MUX_in2" "MUX" 4 11, 4 54 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 1 "sel";
v000001c33b1e8d90_0 .net "in0", 15 0, v000001c33b1e8110_0;  alias, 1 drivers
v000001c33b1e9010_0 .net "in1", 15 0, v000001c33b1e8890_0;  alias, 1 drivers
v000001c33b1e84d0_0 .net "out", 15 0, L_000001c33b1eaef0;  alias, 1 drivers
v000001c33b1e8570_0 .net "sel", 0 0, v000001c33b12e050_0;  alias, 1 drivers
L_000001c33b1eaef0 .functor MUXZ 16, v000001c33b1e8110_0, v000001c33b1e8890_0, v000001c33b12e050_0, C4<>;
S_000001c33b1750e0 .scope module, "MUX_load" "MUX" 4 12, 4 54 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 1 "sel";
v000001c33b1e8610_0 .net "in0", 15 0, v000001c33b1eaf90_0;  alias, 1 drivers
v000001c33b1e86b0_0 .net "in1", 15 0, v000001c33b1eae50_0;  alias, 1 drivers
v000001c33b1e87f0_0 .net "out", 15 0, L_000001c33b1eb030;  alias, 1 drivers
v000001c33b1ea770_0 .net "sel", 0 0, v000001c33b12e0f0_0;  alias, 1 drivers
L_000001c33b1eb030 .functor MUXZ 16, v000001c33b1eaf90_0, v000001c33b1eae50_0, v000001c33b12e0f0_0, C4<>;
S_000001c33b175270 .scope module, "SB" "SUB" 4 13, 4 31 0, S_000001c33b17a740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 16 "in2";
v000001c33b1eb0d0_0 .net "in1", 15 0, L_000001c33b1ea630;  alias, 1 drivers
v000001c33b1ebdf0_0 .net "in2", 15 0, L_000001c33b1eaef0;  alias, 1 drivers
v000001c33b1eaf90_0 .var "out", 15 0;
E_000001c33b16a950 .event anyedge, v000001c33b1e8b10_0, v000001c33b1e84d0_0;
    .scope S_000001c33b17a8d0;
T_0 ;
    %wait E_000001c33b16a710;
    %load/vec4 v000001c33b1e8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001c33b1e81b0_0;
    %assign/vec4 v000001c33b1e8110_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c33b18dea0;
T_1 ;
    %wait E_000001c33b16a710;
    %load/vec4 v000001c33b1e8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c33b1e82f0_0;
    %assign/vec4 v000001c33b1e8890_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c33b175270;
T_2 ;
    %wait E_000001c33b16a950;
    %load/vec4 v000001c33b1eb0d0_0;
    %load/vec4 v000001c33b1ebdf0_0;
    %sub;
    %store/vec4 v000001c33b1eaf90_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c33b17d0e0;
T_3 ;
    %wait E_000001c33b16a710;
    %load/vec4 v000001c33b1e8250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000001c33b12e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %delay 2, 0;
    %load/vec4 v000001c33b17d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000001c33b12de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000001c33b12df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
T_3.14 ;
T_3.13 ;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %delay 2, 0;
    %load/vec4 v000001c33b17d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v000001c33b12de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v000001c33b12df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
T_3.20 ;
T_3.19 ;
T_3.17 ;
    %jmp T_3.7;
T_3.4 ;
    %delay 2, 0;
    %load/vec4 v000001c33b17d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v000001c33b12de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v000001c33b12df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
T_3.26 ;
T_3.25 ;
T_3.23 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001c33b1e8250_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c33b17d0e0;
T_4 ;
    %wait E_000001c33b16a510;
    %load/vec4 v000001c33b1e8250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b17d3d0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001c33b17d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b17d3d0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001c33b12df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001c33b12de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
T_4.12 ;
T_4.11 ;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001c33b17d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b17d3d0_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001c33b12df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v000001c33b12de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
T_4.18 ;
T_4.17 ;
T_4.15 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001c33b17d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b17d3d0_0, 0, 1;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v000001c33b12df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v000001c33b12de70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e0f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
T_4.24 ;
T_4.23 ;
T_4.21 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b17d3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b12e050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b16fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b129bf0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c33b129a60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c33b1ea8b0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c33b1eba30_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001c33b129a60;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000001c33b1ea8b0_0;
    %inv;
    %store/vec4 v000001c33b1ea8b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c33b129a60;
T_7 ;
    %delay 12, 0;
    %pushi/vec4 143, 0, 16;
    %store/vec4 v000001c33b1eae50_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 78, 0, 16;
    %store/vec4 v000001c33b1eae50_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_000001c33b129a60;
T_8 ;
    %vpi_call 2 29 "$monitor", $time, "%d %b", v000001c33b1ebfd0_0, v000001c33b1ead10_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "gcd_test.v";
    "./controller.v";
    "./gcd_datapath.v";
