# riscv_project
32-bit, 5-stage pipelined RISC-V SystemVerilog Model
