
---------- Begin Simulation Statistics ----------
final_tick                               1225644707000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67531008                       # Number of bytes of host memory used
host_seconds                                  3618.65                       # Real time elapsed on the host
host_tick_rate                              338702631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  1.225645                       # Number of seconds simulated
sim_ticks                                1225644707000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 155308462                       # number of cc regfile reads
system.cpu.cc_regfile_writes                123492374                       # number of cc regfile writes
system.cpu.committedInsts::0                100000216                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200000216                       # Number of Instructions Simulated
system.cpu.committedOps::0                  199835642                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  199835209                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              399670851                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                           24.512841                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                           24.512894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        12.256434                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                 263925316                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    13032                       # number of floating regfile writes
system.cpu.idleCycles                           52837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17592                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              15584576                       # Number of branches executed
system.cpu.iew.exec_branches::1              15474002                       # Number of branches executed
system.cpu.iew.exec_branches::total          31058578                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.174999                       # Inst execution rate
system.cpu.iew.exec_refs::0                 121517096                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                 120858630                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             242375726                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0               121429630                       # Number of stores executed
system.cpu.iew.exec_stores::1               120771855                       # Number of stores executed
system.cpu.iew.exec_stores::total           242201485                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3700912                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                182709                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            245229094                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           432152636                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0              87466                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1              86775                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         174241                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             84921                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             428973650                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1545                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             495832319                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 457502                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             495773082                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11936                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5656                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0               91292897                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1               89827961                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          181120858                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  206960878                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  206322361                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              413283239                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.759529                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.766775                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.763123                       # average fanout of values written-back
system.cpu.iew.wb_producers::0               69339621                       # num instructions producing a value
system.cpu.iew.wb_producers::1               68877791                       # num instructions producing a value
system.cpu.iew.wb_producers::total          138217412                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.084429                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.084169                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                0.168598                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   215140756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   213816001                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               428956757                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                715972284                       # number of integer regfile reads
system.cpu.int_regfile_writes               155682919                       # number of integer regfile writes
system.cpu.ipc::0                            0.040795                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.040795                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.081590                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              6133      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              93629050     41.30%     41.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1108      0.00%     41.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1715      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 701      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  512      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1627      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1250      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1171      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                127      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                92290      0.04%     41.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               98901      0.04%     41.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2514      0.00%     41.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      132861426     58.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              226698577                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass              5944      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              92962435     41.45%     41.45% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                 1107      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1711      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                 700      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  479      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1502      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 1163      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                1147      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                145      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     41.46% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                91592      0.04%     41.50% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               98799      0.04%     41.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead            2330      0.00%     41.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite      131094521     58.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              224263627                       # Type of FU issued
system.cpu.iq.FU_type::total                450962204      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               263975378                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           530915653                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    226349011                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          264015857                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                   469519                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                   472972                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total               942491                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.001041                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.001049                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.002090                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  824428     87.47%     87.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    133      0.01%     87.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    5649      0.60%     88.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   228      0.02%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     5      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    222      0.02%     88.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    302      0.03%     88.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.00%     88.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    362      0.04%     88.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   300      0.03%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  92690      9.83%     98.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18123      1.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              188859531                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2827116281                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    186934228                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         200618746                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  432152504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 450962204                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 132                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32481785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2986166                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             72                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     75319719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2451236578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.183973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.688339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2228622491     90.92%     90.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            90275941      3.68%     94.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            81622894      3.33%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25877405      1.06%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8540454      0.35%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            13903576      0.57%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1305685      0.05%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              410602      0.02%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              677530      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2451236578                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.183969                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4058                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1768                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                91908                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           123072963                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              4037                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             1925                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                90801                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores           122156131                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               326439630                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                       2451289415                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   35                       # Number of system calls
system.cpu.workload1.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28202280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56470609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     28271839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56544275                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            512                       # Total number of snoops made to the snoop filter.
sim_insts                                   200000216                       # Number of instructions simulated
sim_ops                                     399670851                       # Number of ops (including micro ops) simulated
host_inst_rate                                  55269                       # Simulator instruction rate (inst/s)
host_op_rate                                   110448                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32369067                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32266412                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17308                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32089697                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                32086161                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988981                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6680                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                426                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1683                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          484                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        31241202                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             15548                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2451234995                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.163049                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.619546                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2245378449     91.60%     91.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        82404365      3.36%     94.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        71818155      2.93%     97.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        42584724      1.74%     99.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5183048      0.21%     99.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1388597      0.06%     99.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          596903      0.02%     99.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          426623      0.02%     99.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1454131      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2451234995                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000216                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200000216                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           199835642                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           199835209                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       399670851                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                113191422                       # Number of memory references committed
system.cpu.commit.memRefs::1                113191175                       # Number of memory references committed
system.cpu.commit.memRefs::total            226382597                       # Number of memory references committed
system.cpu.commit.loads::0                      65801                       # Number of loads committed
system.cpu.commit.loads::1                      65801                       # Number of loads committed
system.cpu.commit.loads::total                 131602                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                        8                       # Number of memory barriers committed
system.cpu.commit.membars::1                        8                       # Number of memory barriers committed
system.cpu.commit.membars::total                   16                       # Number of memory barriers committed
system.cpu.commit.branches::0                14429722                       # Number of branches committed
system.cpu.commit.branches::1                14429691                       # Number of branches committed
system.cpu.commit.branches::total            28859413                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0               113036621                       # Number of committed floating point instructions.
system.cpu.commit.floating::1               113036374                       # Number of committed floating point instructions.
system.cpu.commit.floating::total           226072995                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                199827891                       # Number of committed integer instructions.
system.cpu.commit.integer::1                199827458                       # Number of committed integer instructions.
system.cpu.commit.integer::total            399655349                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           5384                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     86633235     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite    113031168     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    199835642                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     86633049     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite    113030921     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    199835209                       # Class of committed instruction
system.cpu.commit.committedInstType::total    399670851      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1454131                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    198108245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        198108245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    198108245                       # number of overall hits
system.cpu.dcache.overall_hits::total       198108245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28287246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28287246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28287246                       # number of overall misses
system.cpu.dcache.overall_misses::total      28287246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2235286029390                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2235286029390                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2235286029390                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2235286029390                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    226395491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    226395491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    226395491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    226395491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79020.984559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79020.984559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79020.984559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79020.984559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        84498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             977                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.487206                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     28269319                       # number of writebacks
system.cpu.dcache.writebacks::total          28269319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17842                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17842                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17842                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17842                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     28269404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28269404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     28269404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28269404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2206072701890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2206072701890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2206072701890                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2206072701890                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78037.467712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78037.467712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78037.467712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78037.467712                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.expired                    28269283                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       119380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          119380                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1285306500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1285306500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.174052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.174052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51091.405971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51091.405971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    334517500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    334517500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.050679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050679                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45667.918089                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45667.918089                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    197988865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      197988865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     28262089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     28262089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2234000722890                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2234000722890                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    226250954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    226250954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79045.845581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79045.845581                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     28262079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     28262079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2205738184390                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2205738184390                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78045.857291                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78045.857291                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            90.782747                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           226377647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28269402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.007868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    90.782747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.177310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.177310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1839433330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1839433330                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 44633025                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            4759133179                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  17546942                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              80702508                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 457502                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30953542                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1932                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              435174424                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 99713                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      163105                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   245219105                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4691                       # TLB misses on read requests
system.cpu.dtb.wrMisses                      21898960                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             334864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      225771009                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32369067                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32093267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2450711872                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  459388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        517                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  138                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  96821332                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2032                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      227                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples          2451236578                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.505865                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.500120                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   189187      0.01%      0.01% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                1210863887     49.40%     49.41% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                1240183504     50.59%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total            2451236578                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples         2451236578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.183982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.865520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               2327398809     94.95%     94.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 14460907      0.59%     95.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 15424341      0.63%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14982156      0.61%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 54183601      2.21%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  5099724      0.21%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 19448810      0.79%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   105209      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   133021      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2451236578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013205                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.092103                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     96817314                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96817314                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     96817314                       # number of overall hits
system.cpu.icache.overall_hits::total        96817314                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4016                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4016                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4016                       # number of overall misses
system.cpu.icache.overall_misses::total          4016                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    234294500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    234294500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    234294500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    234294500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     96821330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     96821330                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     96821330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     96821330                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58340.263944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58340.263944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58340.263944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58340.263944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          357                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    27.461538                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2520                       # number of writebacks
system.cpu.icache.writebacks::total              2520                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          984                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          984                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          984                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          984                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3032                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3032                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3032                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3032                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    189444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    189444500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189444500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62481.695251                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62481.695251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62481.695251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62481.695251                       # average overall mshr miss latency
system.cpu.icache.replacements                   2520                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     96817314                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96817314                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4016                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4016                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    234294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    234294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     96821330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     96821330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58340.263944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58340.263944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          984                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          984                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    189444500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189444500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62481.695251                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62481.695251                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96820346                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3032                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31932.831794                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.994970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         774573672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        774573672                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    96821696                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           659                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        8850                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   26107                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  97                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9947342                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        8671                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   25000                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  93                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                9030757                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1225644707000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 457502                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 92205852                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               499862715                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3665                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  52652733                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            4257290689                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              432276531                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 31089                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               1449                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               1518                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           2967                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0                7902                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1                8019                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           15921                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  17                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                   0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total              17                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0          2123588393                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1          2122026030                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total      4245614423                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0         5933                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1         6062                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        11995                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           279487987                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1387072471                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                678710641                       # Number of integer rename lookups
system.cpu.rename.fpLookups                 245133828                       # Number of floating rename lookups
system.cpu.rename.committedMaps             259250989                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 20236998                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      78                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  43                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 324543549                       # count of insts added to the skid buffer
system.cpu.rob.reads                       6256381645                       # The number of ROB reads
system.cpu.rob.writes                       865934243                       # The number of ROB writes
system.cpu.thread21875.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21875.numOps               199835209                       # Number of Ops committed
system.cpu.thread21875.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  408                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3713                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4121                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 408                       # number of overall hits
system.l2.overall_hits::.cpu.data                3713                       # number of overall hits
system.l2.overall_hits::total                    4121                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2623                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           28265691                       # number of demand (read+write) misses
system.l2.demand_misses::total               28268314                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2623                       # number of overall misses
system.l2.overall_misses::.cpu.data          28265691                       # number of overall misses
system.l2.overall_misses::total              28268314                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    183249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2163603364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2163786614000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    183249500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2163603364500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2163786614000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         28269404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28272435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        28269404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28272435                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.865391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.865391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69862.561952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76545.213931                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76544.593852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69862.561952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76545.213931                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76544.593852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            28196027                       # number of writebacks
system.l2.writebacks::total                  28196027                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      28265688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28268311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     28265688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28268330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    167511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1994009133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1994176645000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    167511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1994009133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      1269464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1994177914464                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.865391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999854                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.865391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999855                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63862.561952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70545.218411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70544.598331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63862.561952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70545.218411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66813.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70544.595824                       # average overall mshr miss latency
system.l2.replacements                       28202792                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks     28263775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28263775                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28263775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28263775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8049                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8049                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8049                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8049                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           19                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             19                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      1269464                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      1269464                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66813.894737                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66813.894737                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   646                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        28261435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            28261435                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2163305820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2163305820000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      28262081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          28262081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76546.212887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76546.212887                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     28261435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       28261435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1993737222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1993737222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70546.213312                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70546.213312                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                408                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    183249500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    183249500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.865391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.865391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69862.561952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69862.561952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    167511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    167511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.865391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.865391                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63862.561952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63862.561952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    297544500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    297544500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.581183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.581183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 69911.771617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69911.771617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    271911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    271911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.580773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63934.046555                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63934.046555                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      40                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  40                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     8                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65451.227389                       # Cycle average of tags in use
system.l2.tags.total_refs                    56544273                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28268328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000269                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        11.285876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     65439.865108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.076404                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998706                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        43889                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 932976472                       # Number of tag accesses
system.l2.tags.data_accesses                932976472                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples  14098006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples  14132859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000401087652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       854012                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       854012                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           40802447                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          13269770                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   14134175                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  14098006                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 14134175                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                14098006                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.78                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     58.06                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             14134175                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            14098006                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                8480680                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5653208                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    215                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     59                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                124594                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                216516                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                734473                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                854255                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                854718                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                855901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                856800                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                858822                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                861536                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                865102                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                867868                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                882936                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                928119                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                912379                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                859553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                855078                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                854014                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                854012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                  1283                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples       854012                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     16.550317                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    16.490061                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    31.209960                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511       854010    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28672-29183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       854012                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       854012                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.507909                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.486336                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.864524                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          601681     70.45%     70.45% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17          101893     11.93%     82.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          119447     13.99%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           30991      3.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       854012                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys              904587200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           902272384                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   738.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   736.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 1225644674000                       # Total gap between requests
system.mem_ctrls0.avgGap                     43413.04                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        83584                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data    904502976                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          640                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks    902268928                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 68195.945792959712                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 737981383.050185918808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 522.174163805205                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 736158629.696591138840                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1306                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data     14132859                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher           10                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks     14098006                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     33683072                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data 468674408204                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher       246736                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 69381826536267                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     25791.02                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     33162.04                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     24673.60                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks   4921392.89                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        83584                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data    904502976                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total    904587200                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        83584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        83584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks    902272384                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total    902272384                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1306                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data     14132859                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total      14134175                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks     14098006                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total     14098006                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst        68196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    737981383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher          522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       738050101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst        68196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total        68196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    736161449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      736161449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    736161449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst        68196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    737981383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher          522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total     1474211551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts            14134175                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts           14097952                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0       441816                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1       441731                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2       441826                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3       441941                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4       441812                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5       441719                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6       441806                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7       441931                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8       441859                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9       441780                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10       441791                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11       441816                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12       441703                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13       441661                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14       441566                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15       441630                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16       441548                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17       441486                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18       441527                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19       441544                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20       441554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21       441629                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22       441565                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23       441647                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24       441658                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25       441606                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26       441633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27       441712                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28       441619                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29       441633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30       441673                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31       441753                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0       440522                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1       440518                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2       440667                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3       440746                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4       440518                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5       440547                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6       440571                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7       440655                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8       440708                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9       440673                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10       440678                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11       440692                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12       440545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13       440526                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14       440514                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15       440522                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16       440523                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17       440508                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18       440491                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19       440461                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20       440544                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21       440611                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22       440508                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23       440591                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24       440523                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25       440543                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26       440478                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27       440569                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28       440479                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29       440462                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30       440503                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31       440556                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat           221473348912                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat          47095071100                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat      468708338012                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               15669.35                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          33161.35                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits           12692529                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits           6767998                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           89.80                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          48.01                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples      8771595                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   205.989396                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   132.358058                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   248.859338                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127      3979934     45.37%     45.37% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255      2781973     31.72%     77.09% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383       773666      8.82%     85.91% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511       264698      3.02%     88.93% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639       245234      2.80%     91.72% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767        85005      0.97%     92.69% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895        76120      0.87%     93.56% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023        72177      0.82%     94.38% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151       492788      5.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total      8771595                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead            904587200                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten         902268928                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             738.050101                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             736.158630                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   7.68                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              3.83                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              68.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   13679229878.496384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   18186348309.700855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  29731879193.322868                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 26495900918.597599                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 218084760695.842957                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 824852367799.644775                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 166315994948.809296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 1297346481744.796875                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1058.501272                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 240471634506                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF  55096650000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 930076422494                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   13677215164.704334                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   18183673919.885197                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  29720938563.326298                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 26491195281.605732                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 218084760695.842957                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 824089892119.986084                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 166901851968.228699                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 1297149527713.917969                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1058.340578                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 241353956417                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF  55096650000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT 929194100583                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples  14098021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples  14132828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000398445652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       853900                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       853900                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           40782358                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          13269395                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   14134154                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  14098021                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14134154                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                14098021                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.79                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     58.01                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14134154                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            14098021                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                8348723                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5785140                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    210                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     68                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                121252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                216718                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                729357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                854152                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                854530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                855655                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                856565                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                858432                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                861087                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                864841                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                867249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                884036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                933100                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                916829                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                859921                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                855119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                853902                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                853900                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                  1329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples       853900                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     16.552453                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    16.492225                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    31.195540                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       853899    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28672-29183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       853900                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       853900                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.510081                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.488464                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.865572                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          599297     70.18%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17          105876     12.40%     82.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          116499     13.64%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           32228      3.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       853900                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys              904585856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           902273344                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   738.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   736.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 1225644548000                       # Total gap between requests
system.mem_ctrls1.avgGap                     43413.04                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        84288                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data    904500992                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          576                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks    902269312                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 68770.337373145449                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 737979764.310278177261                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 469.956747424684                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 736158943.001089453697                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1317                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data     14132828                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher            9                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks     14098021                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     35091042                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data 468449057048                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher       229424                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 69338221546664                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     26644.68                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     33146.17                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     25491.56                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks   4918294.67                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        84288                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data    904500992                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total    904585856                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks    902273344                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total    902273344                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1317                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data     14132828                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total      14134154                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks     14098021                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total     14098021                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst        68770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    737979764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher          470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       738049005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst        68770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total        68770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    736162233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      736162233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    736162233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst        68770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    737979764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher          470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total     1474211237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts            14134154                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts           14097958                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0       441811                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1       441733                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2       441813                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3       441940                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4       441814                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5       441718                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6       441812                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7       441932                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8       441858                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9       441780                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10       441792                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11       441813                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12       441704                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13       441657                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14       441570                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15       441631                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16       441554                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17       441487                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18       441531                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19       441542                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20       441553                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21       441629                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22       441564                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23       441652                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24       441657                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25       441603                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26       441635                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27       441709                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28       441615                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29       441632                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30       441668                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31       441745                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0       440552                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1       440531                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2       440714                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3       440733                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4       440542                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5       440519                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6       440571                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7       440668                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8       440693                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9       440674                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10       440688                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11       440641                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12       440526                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13       440526                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14       440517                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15       440547                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16       440493                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17       440495                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18       440445                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19       440472                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20       440520                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21       440643                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22       440511                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23       440582                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24       440548                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25       440540                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26       440469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27       440618                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28       440498                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29       440447                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30       440502                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31       440533                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat           221249755746                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat          47095001128                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat      468484377514                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               15653.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          33145.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits           12692146                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits           6768873                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           89.80                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          48.01                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples      8771088                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   206.001127                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   132.380437                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   248.827460                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127      3978589     45.36%     45.36% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255      2781176     31.71%     77.07% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383       775859      8.85%     85.91% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511       264275      3.01%     88.93% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639       245302      2.80%     91.72% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767        85019      0.97%     92.69% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895        75671      0.86%     93.56% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023        72704      0.83%     94.39% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151       492493      5.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total      8771088                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead            904585856                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten         902269312                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             738.049005                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             736.158943                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   7.68                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              3.83                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              68.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   13679594772.480452                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   18186833431.574520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  29731837130.155178                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 26496051258.437607                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 218084760695.842957                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 824366834442.734131                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 166689060127.023926                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 1297234971858.580078                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1058.410292                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 241022264475                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF  55096650000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 929525792525                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   13675269063.456413                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   18181086603.225731                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  29720892293.840935                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 26491067492.741398                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 218084760695.842957                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 824703243377.308960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 166430576425.881653                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 1297286895952.652100                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1058.452656                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 240654187249                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF  55096650000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT 929893869751                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     28196027                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6253                       # Transaction distribution
system.membus.trans_dist::ReadExReq          28261434                       # Transaction distribution
system.membus.trans_dist::ReadExResp         28261433                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port     42369499                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port     42369438                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     84738937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               84738937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port   1806859520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port   1806859200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   3613718720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              3613718720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28268329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28268329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28268329                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy         87337053565                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         87285307358                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy       150248690029                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     56459802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8064                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6765                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         28262081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        28262079                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8583                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84808125                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              84816708                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       355264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3618478144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3618833408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        28202822                       # Total snoops (count)
system.tol2bus.snoopTraffic                1804545792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56475257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56474729    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    528      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56475257                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1225644707000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        56543976500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4557980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42404103499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
