
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003545                       # Number of seconds simulated
sim_ticks                                  3545143431                       # Number of ticks simulated
final_tick                               533109523368                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 340808                       # Simulator instruction rate (inst/s)
host_op_rate                                   431131                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 297994                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926640                       # Number of bytes of host memory used
host_seconds                                 11896.71                       # Real time elapsed on the host
sim_insts                                  4054490394                       # Number of instructions simulated
sim_ops                                    5129033011                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       132992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       176256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        46464                       # Number of bytes read from this memory
system.physmem.bytes_read::total               419328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       238848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            238848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1377                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          444                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          363                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3276                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1866                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1866                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37513856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       469375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49717593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       505480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16030945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       577692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13106381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118282379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361057                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       469375                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       505480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       577692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1913604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67373297                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67373297                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67373297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37513856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       469375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49717593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       505480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16030945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       577692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13106381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185655676                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8501544                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113730                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556736                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203009                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1267052                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204658                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315101                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3202793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17068215                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113730                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519759                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1087180                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        660215                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1567142                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8407737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4744104     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366131      4.35%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318320      3.79%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342493      4.07%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300305      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154867      1.84%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102025      1.21%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271078      3.22%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1808414     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8407737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366255                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.007661                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3371534                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       617216                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3482546                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56175                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        880257                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507615                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20246569                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6297                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        880257                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540185                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         271638                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69643                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279332                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19553765                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          710                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174802                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76815                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27146740                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91153826                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91153826                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10339745                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3298                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1701                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           744083                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1942962                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26239                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       218435                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18435385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3295                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14788088                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29414                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6155859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18792691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8407737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758867                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.916915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2995939     35.63%     35.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1809460     21.52%     57.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1146022     13.63%     70.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       757554      9.01%     79.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       774702      9.21%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       439705      5.23%     94.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340345      4.05%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        77561      0.92%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66449      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8407737                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         107851     68.77%     68.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21337     13.61%     82.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27631     17.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12148194     82.15%     82.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200496      1.36%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579306     10.68%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       858495      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14788088                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739459                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156824                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010605                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38170149                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24594663                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14368409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14944912                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26220                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       713759                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228789                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        880257                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         196803                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16738                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18438680                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1942962                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008689                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          889                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115916                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237847                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14525543                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486293                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       262543                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2317352                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058285                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            831059                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708577                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14382972                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14368409                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9363202                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26135372                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690094                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358258                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6199771                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205157                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7527480                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176931                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3002374     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2043709     27.15%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838390     11.14%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429029      5.70%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       363664      4.83%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177462      2.36%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       196375      2.61%     93.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100281      1.33%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       376196      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7527480                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       376196                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25590382                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37759390                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  93807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850154                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850154                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176257                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176257                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65595073                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19690149                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18999001                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8501544                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3084618                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2507593                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212198                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1276879                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1198135                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324177                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9059                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3093269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17105919                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3084618                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1522312                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3758913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133282                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        623328                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1514386                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8391979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4633066     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330902      3.94%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          266142      3.17%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646596      7.70%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173703      2.07%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225860      2.69%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164555      1.96%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90965      1.08%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1860190     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8391979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362830                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012096                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3236760                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       605500                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3613043                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24833                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        911834                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526255                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4671                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20440475                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10537                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        911834                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3475498                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134646                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       120387                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3393616                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       355990                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19713350                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2752                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146843                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          226                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27602069                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92013871                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92013871                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16875456                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10726606                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4045                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2297                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           981380                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1838118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       935660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14859                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       286607                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18627577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3909                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14783423                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29883                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6457940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19725523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          641                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8391979                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761613                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2917529     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1809674     21.56%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1173306     13.98%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875234     10.43%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756186      9.01%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389145      4.64%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       336776      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62722      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71407      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8391979                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86817     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17665     14.45%     85.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17725     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12316039     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209804      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1634      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468410      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       787536      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14783423                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738910                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122208                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008267                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38110916                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25089495                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14403108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14905631                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55362                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727502                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          294                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241064                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        911834                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58777                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8218                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18631488                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1838118                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       935660                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2275                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7301                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120210                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245531                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14546529                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1377834                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       236894                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2144137                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051526                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766303                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711046                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14412884                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14403108                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9378933                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26486208                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694176                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354106                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9886030                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12141108                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6490463                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212178                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7480145                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623111                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138756                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2907303     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2074691     27.74%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       843251     11.27%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       474522      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       386933      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157334      2.10%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186477      2.49%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93987      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355647      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7480145                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9886030                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12141108                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1805211                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110616                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1744342                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10939712                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247195                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355647                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25756069                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38175574                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 109565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9886030                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12141108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9886030                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859955                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859955                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162851                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65435906                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19908105                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18866838                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8501544                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3148636                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2568488                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211882                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1334273                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1228731                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338695                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9504                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3149356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17300992                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3148636                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1567426                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3841554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1122973                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        520222                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1554754                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8419662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4578108     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          253521      3.01%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          475107      5.64%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470117      5.58%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          293086      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          233233      2.77%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147978      1.76%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          137050      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1831462     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8419662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370360                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.035041                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3286513                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       513670                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3688442                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22742                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        908288                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       530716                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20755007                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        908288                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3526811                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101275                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        86053                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3466365                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       330864                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20001947                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        136520                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       102220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28078879                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93312774                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93312774                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17322960                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10755880                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3531                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           928550                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1855454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       942948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11791                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       280770                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18849652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14994518                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29181                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6401209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19594017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8419662                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780893                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.899027                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2888224     34.30%     34.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1837615     21.83%     56.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1190414     14.14%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       794661      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       838573      9.96%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       403551      4.79%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       320304      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72339      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73981      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8419662                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93259     72.15%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18181     14.07%     86.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17812     13.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12541360     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201363      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1449442      9.67%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       800647      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14994518                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763741                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             129252                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008620                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38567129                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25254303                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14650998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15123770                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47495                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       725773                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227245                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        908288                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          53286                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9167                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18853067                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1855454                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       942948                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118869                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250289                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14794381                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1383716                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       200135                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2164406                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2096550                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            780690                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740199                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14655732                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14650998                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9336774                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26793969                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723334                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348466                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10089740                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12423877                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6429228                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214219                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7511374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654009                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150096                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2847007     37.90%     37.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2106526     28.04%     65.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       877978     11.69%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       435633      5.80%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       433427      5.77%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173840      2.31%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       174878      2.33%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94360      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       367725      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7511374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10089740                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12423877                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1845381                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129678                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1793285                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11193001                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256261                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       367725                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25996754                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38615124                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  81882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10089740                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12423877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10089740                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.842593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.842593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186813                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186813                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66462421                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20348427                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19066117                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8501544                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3207810                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2617921                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215354                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1361463                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1262124                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331427                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9544                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3325566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17429991                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3207810                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1593551                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3778792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1121507                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        461087                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1619142                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8469840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.545657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.341098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4691048     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310404      3.66%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          462012      5.45%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          321902      3.80%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          225427      2.66%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219883      2.60%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134479      1.59%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          284307      3.36%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1820378     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8469840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377321                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.050215                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3419691                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       485530                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3607551                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        52847                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        904215                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539341                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20879935                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        904215                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3612232                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51533                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       158663                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3463972                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279220                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20252751                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        115511                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28405625                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94283546                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94283546                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17450695                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10954930                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           834476                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1860141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       948748                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11296                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       310032                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18868020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15060769                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29803                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6312388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19323998                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8469840                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.778165                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915572                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3015716     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1687678     19.93%     55.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1242689     14.67%     70.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       817711      9.65%     79.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815994      9.63%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395168      4.67%     94.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       349491      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65326      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80067      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8469840                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81987     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16208     14.08%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16909     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12596805     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189895      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1482847      9.85%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       789489      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15060769                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771533                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115104                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38736285                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25183923                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14640942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15175873                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47196                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       726103                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227623                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        904215                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27444                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5002                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18871495                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1860141                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       948748                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       247861                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14782135                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1384152                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       278634                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2154549                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2099541                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            770397                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738759                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14647530                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14640942                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9484988                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26956343                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.722151                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351865                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10146344                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12506991                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6364537                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216921                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7565625                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653134                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2884317     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2170720     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       820561     10.85%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458380      6.06%     83.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       390212      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       174771      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       166958      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114090      1.51%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385616      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7565625                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10146344                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12506991                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1855163                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134038                       # Number of loads committed
system.switch_cpus3.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1814666                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11259483                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258681                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385616                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26051537                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38647844                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  31704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10146344                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12506991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10146344                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837892                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837892                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.193471                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.193471                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66391161                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20367614                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19184252                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3468                       # number of misc regfile writes
system.l2.replacements                           3276                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          2219823                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68812                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.259243                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5129.929606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975429                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    549.489976                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.971024                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    727.970797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    230.583653                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     15.962533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    190.868510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          19381.295751                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17458.461492                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          12137.132220                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           9673.381809                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.078277                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.008385                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003518                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.295735                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.266395                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.185198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.147604                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5948                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3032                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21347                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7008                       # number of Writeback hits
system.l2.Writeback_hits::total                  7008                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8799                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5948                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3032                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21347                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8799                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5948                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3568                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3032                       # number of overall hits
system.l2.overall_hits::total                   21347                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1039                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1377                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          444                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          363                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3276                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          444                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          363                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3276                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1039                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1377                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          444                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          363                       # number of overall misses
system.l2.overall_misses::total                  3276                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     48458494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       685438                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     62922019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     20614270                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       726311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16844420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       151292206                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     48458494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       685438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     62922019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     20614270                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       726311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16844420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        151292206                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     48458494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       685438                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     62922019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     20614270                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       726311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16844420                       # number of overall miss cycles
system.l2.overall_miss_latency::total       151292206                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7325                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24623                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7008                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7325                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3395                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24623                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7325                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3395                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24623                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.105611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.187986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.110668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.106922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133046                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.105611                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.187986                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.110668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.106922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133046                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.105611                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.187986                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.110668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.106922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133046                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46639.551492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        52726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45695.002905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46428.536036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45394.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46403.360882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46181.992063                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46639.551492                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        52726                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45695.002905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46428.536036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45394.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46403.360882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46181.992063                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46639.551492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        52726                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45695.002905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46428.536036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45394.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46403.360882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46181.992063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1866                       # number of writebacks
system.l2.writebacks::total                      1866                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          444                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3276                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          444                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3276                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          444                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3276                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     42460152                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       611471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     54961696                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       537419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     18044939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       634977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     14747767                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    132362946                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     42460152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       611471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     54961696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       537419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     18044939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       634977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     14747767                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    132362946                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     42460152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       611471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     54961696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       537419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     18044939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       634977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     14747767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132362946                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.105611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.187986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.110668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.106922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.133046                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.105611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.187986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.110668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.106922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.105611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.187986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.110668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.106922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133046                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40866.363811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47036.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39914.085694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40641.754505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39686.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40627.457300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40403.829670                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40866.363811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 47036.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39914.085694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40641.754505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39686.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40627.457300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40403.829670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40866.363811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 47036.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39914.085694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38387.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40641.754505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39686.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40627.457300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40403.829670                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975413                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001574792                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821045.076364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975413                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1567131                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1567131                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1567131                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1567131                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1567131                       # number of overall hits
system.cpu0.icache.overall_hits::total        1567131                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       503575                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       503575                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       503575                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       503575                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1567142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1567142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1567142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1567142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1567142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1567142                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9838                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470414                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10094                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17284.566475                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.923201                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.076799                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898138                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101862                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168677                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168677                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1630                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945364                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945364                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945364                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945364                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37751                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37756                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37756                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37756                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37756                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1010569683                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1010569683                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data        91271                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total        91271                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1010660954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1010660954                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1010660954                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1010660954                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1983120                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1983120                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1983120                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1983120                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031292                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019039                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019039                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019039                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019039                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26769.348706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26769.348706                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 18254.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18254.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26768.221051                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26768.221051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26768.221051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26768.221051                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2576                       # number of writebacks
system.cpu0.dcache.writebacks::total             2576                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27913                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27918                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27918                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27918                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27918                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9838                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9838                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9838                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9838                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    142921654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    142921654                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    142921654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    142921654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    142921654                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    142921654                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004961                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004961                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14527.511079                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14527.511079                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14527.511079                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14527.511079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14527.511079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14527.511079                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.971003                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006595125                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029425.655242                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.971003                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020787                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1514370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1514370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1514370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1514370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1514370                       # number of overall hits
system.cpu1.icache.overall_hits::total        1514370                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       895264                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       895264                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       895264                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       895264                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       895264                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       895264                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1514386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1514386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1514386                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1514386                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1514386                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1514386                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        55954                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        55954                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        55954                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        55954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        55954                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        55954                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       701673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       701673                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       701673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       701673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       701673                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       701673                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53974.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53974.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53974.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7325                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165475482                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7581                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21827.658884                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.068406                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.931594                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879173                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120827                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1046779                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1046779                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       691327                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691327                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2182                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2182                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1738106                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1738106                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1738106                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1738106                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15800                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15800                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15800                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15800                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15800                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    467448140                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    467448140                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    467448140                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    467448140                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    467448140                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    467448140                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1062579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1062579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       691327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       691327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1753906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1753906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1753906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1753906                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014869                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014869                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009008                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009008                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009008                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009008                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29585.325316                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29585.325316                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29585.325316                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29585.325316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29585.325316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29585.325316                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2380                       # number of writebacks
system.cpu1.dcache.writebacks::total             2380                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8475                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8475                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8475                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8475                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7325                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7325                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7325                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7325                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7325                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7325                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122307389                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122307389                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122307389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122307389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122307389                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122307389                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006894                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006894                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004176                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004176                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004176                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004176                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16697.254471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16697.254471                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16697.254471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16697.254471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16697.254471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16697.254471                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977170                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004514611                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169577.993521                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977170                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1554737                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1554737                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1554737                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1554737                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1554737                       # number of overall hits
system.cpu2.icache.overall_hits::total        1554737                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       811721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       811721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1554754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1554754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1554754                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1554754                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1554754                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1554754                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47748.294118                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153870432                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36052.116214                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.914821                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.085179                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862949                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137051                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1054902                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1054902                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       712354                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        712354                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1767256                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1767256                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1767256                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1767256                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10502                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10502                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10502                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10502                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10502                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10502                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    303392649                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    303392649                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    303392649                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    303392649                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    303392649                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    303392649                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1065404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1065404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       712354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       712354                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1777758                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1777758                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1777758                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1777758                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009857                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005907                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005907                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005907                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005907                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28889.035327                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28889.035327                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28889.035327                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28889.035327                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28889.035327                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28889.035327                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          994                       # number of writebacks
system.cpu2.dcache.writebacks::total              994                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6490                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6490                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6490                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6490                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6490                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6490                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     49750315                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     49750315                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     49750315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     49750315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     49750315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     49750315                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002257                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002257                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12400.377617                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12400.377617                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12400.377617                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12400.377617                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12400.377617                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12400.377617                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962492                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969689                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181752.573593                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962492                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1619124                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1619124                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1619124                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1619124                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1619124                       # number of overall hits
system.cpu3.icache.overall_hits::total        1619124                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       917475                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       917475                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       917475                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       917475                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       917475                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       917475                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1619142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1619142                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1619142                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1619142                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1619142                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1619142                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50970.833333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50970.833333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50970.833333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50970.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50970.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50970.833333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       795652                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       795652                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       795652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       795652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       795652                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       795652                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49728.250000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 49728.250000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 49728.250000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 49728.250000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 49728.250000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 49728.250000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3395                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148915654                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3651                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40787.634621                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.440841                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.559159                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837660                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162340                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1053824                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1053824                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717658                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717658                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1734                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1771482                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1771482                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1771482                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1771482                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7034                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7034                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7034                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7034                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7034                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7034                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    176220956                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    176220956                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    176220956                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    176220956                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    176220956                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    176220956                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1060858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060858                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717658                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717658                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1778516                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1778516                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1778516                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1778516                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006630                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006630                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003955                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003955                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003955                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003955                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25052.737560                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25052.737560                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25052.737560                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25052.737560                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25052.737560                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25052.737560                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1058                       # number of writebacks
system.cpu3.dcache.writebacks::total             1058                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3639                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3639                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3639                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3639                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3639                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3395                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3395                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3395                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3395                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3395                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3395                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     46388989                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     46388989                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     46388989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     46388989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     46388989                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     46388989                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001909                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001909                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13663.914286                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13663.914286                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13663.914286                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13663.914286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13663.914286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13663.914286                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
