$date
	Tue Feb  3 18:00:36 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_nor_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module n1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ gnd $end
$var wire 1 % vcd $end
$var wire 1 & w $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
0$
0#
0"
1!
$end
#10
0!
1#
#20
0#
z&
1"
#30
1#
#50
