name: I2C
description: I2C
groupName: I2C
source: STM32H723 SVD v2.1
registers:
  - name: CR1
    displayName: CR1
    description: "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PE
        description: "Peripheral enable Note: When PE=0, the\n              I2C SCL and SDA lines are released. Internal state\n              machines and status bits are put back to their reset\n              value. When cleared, PE must be kept low for at least\n              3 APB clock cycles."
        bitOffset: 0
        bitWidth: 1
      - name: TXIE
        description: TX Interrupt enable
        bitOffset: 1
        bitWidth: 1
      - name: RXIE
        description: RX Interrupt enable
        bitOffset: 2
        bitWidth: 1
      - name: ADDRIE
        description: "Address match Interrupt enable (slave\n              only)"
        bitOffset: 3
        bitWidth: 1
      - name: NACKIE
        description: "Not acknowledge received Interrupt\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: STOPIE
        description: "STOP detection Interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: TCIE
        description: "Transfer Complete interrupt enable Note:\n              Any of these events will generate an interrupt:\n              Transfer Complete (TC) Transfer Complete Reload\n              (TCR)"
        bitOffset: 6
        bitWidth: 1
      - name: ERRIE
        description: "Error interrupts enable Note: Any of\n              these errors generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n              (ALERT)"
        bitOffset: 7
        bitWidth: 1
      - name: DNF
        description: "Digital noise filter These bits are used\n              to configure the digital noise filter on SDA and SCL\n              input. The digital filter will filter spikes with a\n              length of up to DNF[3:0] * tI2CCLK ... Note: If the\n              analog filter is also enabled, the digital filter is\n              added to the analog filter. This filter can only be\n              programmed when the I2C is disabled (PE =\n              0)."
        bitOffset: 8
        bitWidth: 4
      - name: ANFOFF
        description: "Analog noise filter OFF Note: This bit\n              can only be programmed when the I2C is disabled (PE =\n              0)."
        bitOffset: 12
        bitWidth: 1
      - name: TXDMAEN
        description: "DMA transmission requests\n              enable"
        bitOffset: 14
        bitWidth: 1
      - name: RXDMAEN
        description: "DMA reception requests\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: SBC
        description: "Slave byte control This bit is used to\n              enable hardware byte control in slave\n              mode."
        bitOffset: 16
        bitWidth: 1
      - name: NOSTRETCH
        description: "Clock stretching disable This bit is\n              used to disable clock stretching in slave mode. It\n              must be kept cleared in master mode. Note: This bit\n              can only be programmed when the I2C is disabled (PE =\n              0)."
        bitOffset: 17
        bitWidth: 1
      - name: WUPEN
        description: "Wakeup from Stop mode enable Note: If\n              the Wakeup from Stop mode feature is not supported,\n              this bit is reserved and forced by hardware to 0.\n              Please refer to Section25.3: I2C implementation.\n              Note: WUPEN can be set only when DNF =\n              0000"
        bitOffset: 18
        bitWidth: 1
      - name: GCEN
        description: General call enable
        bitOffset: 19
        bitWidth: 1
      - name: SMBHEN
        description: "SMBus Host address enable Note: If the\n              SMBus feature is not supported, this bit is reserved\n              and forced by hardware to 0. Please refer to\n              Section25.3: I2C implementation."
        bitOffset: 20
        bitWidth: 1
      - name: SMBDEN
        description: "SMBus Device Default address enable\n              Note: If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
        bitOffset: 21
        bitWidth: 1
      - name: ALERTEN
        description: "SMBus alert enable Device mode\n              (SMBHEN=0): Host mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be used as a standard\n              GPIO. If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
        bitOffset: 22
        bitWidth: 1
      - name: PECEN
        description: "PEC enable Note: If the SMBus feature is\n              not supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
        bitOffset: 23
        bitWidth: 1
  - name: CR2
    displayName: CR2
    description: "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SADD0
        description: "Slave address bit 0 (master mode) In\n              7-bit addressing mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing mode (ADD10 = 1): This bit\n              should be written with bit 0 of the slave address to\n              be sent Note: Changing these bits when the START bit\n              is set is not allowed."
        bitOffset: 0
        bitWidth: 1
      - name: SADD1
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 1
        bitWidth: 1
      - name: SADD2
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 2
        bitWidth: 1
      - name: SADD3
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 3
        bitWidth: 1
      - name: SADD4
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 4
        bitWidth: 1
      - name: SADD5
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 5
        bitWidth: 1
      - name: SADD6
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 6
        bitWidth: 1
      - name: SADD7
        description: "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
        bitOffset: 7
        bitWidth: 1
      - name: SADD8
        description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing mode (ADD10 = 1):\n              These bits should be written with bits 9:8 of the\n              slave address to be sent Note: Changing these bits\n              when the START bit is set is not\n              allowed."
        bitOffset: 8
        bitWidth: 1
      - name: SADD9
        description: "Slave address bit 9:8 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing mode (ADD10 = 1):\n              These bits should be written with bits 9:8 of the\n              slave address to be sent Note: Changing these bits\n              when the START bit is set is not\n              allowed."
        bitOffset: 9
        bitWidth: 1
      - name: RD_WRN
        description: "Transfer direction (master mode) Note:\n              Changing this bit when the START bit is set is not\n              allowed."
        bitOffset: 10
        bitWidth: 1
      - name: ADD10
        description: "10-bit addressing mode (master mode)\n              Note: Changing this bit when the START bit is set is\n              not allowed."
        bitOffset: 11
        bitWidth: 1
      - name: HEAD10R
        description: "10-bit address header only read\n              direction (master receiver mode) Note: Changing this\n              bit when the START bit is set is not\n              allowed."
        bitOffset: 12
        bitWidth: 1
      - name: START
        description: "Start generation This bit is set by\n              software, and cleared by hardware after the Start\n              followed by the address sequence is sent, by an\n              arbitration loss, by a timeout error detection, or\n              when PE = 0. It can also be cleared by software by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n              If the I2C is already in master mode with AUTOEND =\n              0, setting this bit generates a Repeated Start\n              condition when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise setting this bit will generate a\n              START condition once the bus is free. Note: Writing 0\n              to this bit has no effect. The START bit can be set\n              even if the bus is BUSY or I2C is in slave mode. This\n              bit has no effect when RELOAD is set."
        bitOffset: 13
        bitWidth: 1
      - name: STOP
        description: "Stop generation (master mode) The bit is\n              set by software, cleared by hardware when a Stop\n              condition is detected, or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit has no\n              effect."
        bitOffset: 14
        bitWidth: 1
      - name: NACK
        description: "NACK generation (slave mode) The bit is\n              set by software, cleared by hardware when the NACK is\n              sent, or when a STOP condition or an Address matched\n              is received, or when PE=0. Note: Writing 0 to this\n              bit has no effect. This bit is used in slave mode\n              only: in master receiver mode, NACK is automatically\n              generated after last byte preceding STOP or RESTART\n              condition, whatever the NACK bit value. When an\n              overrun occurs in slave receiver NOSTRETCH mode, a\n              NACK is automatically generated whatever the NACK bit\n              value. When hardware PEC checking is enabled\n              (PECBYTE=1), the PEC acknowledge value does not\n              depend on the NACK value."
        bitOffset: 15
        bitWidth: 1
      - name: NBYTES
        description: "Number of bytes The number of bytes to\n              be transmitted/received is programmed there. This\n              field is dont care in slave mode with SBC=0. Note:\n              Changing these bits when the START bit is set is not\n              allowed."
        bitOffset: 16
        bitWidth: 8
      - name: RELOAD
        description: "NBYTES reload mode This bit is set and\n              cleared by software."
        bitOffset: 24
        bitWidth: 1
      - name: AUTOEND
        description: "Automatic end mode (master mode) This\n              bit is set and cleared by software. Note: This bit\n              has no effect in slave mode or when the RELOAD bit is\n              set."
        bitOffset: 25
        bitWidth: 1
      - name: PECBYTE
        description: "Packet error checking byte This bit is\n              set by software, and cleared by hardware when the PEC\n              is transferred, or when a STOP condition or an\n              Address matched is received, also when PE=0. Note:\n              Writing 0 to this bit has no effect. This bit has no\n              effect when RELOAD is set. This bit has no effect is\n              slave mode when SBC=0. If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
        bitOffset: 26
        bitWidth: 1
  - name: OAR1
    displayName: OAR1
    description: "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OA1
        description: "Interface address 7-bit addressing mode:\n              dont care 10-bit addressing mode: bits 9:8 of address\n              Note: These bits can be written only when OA1EN=0.\n              OA1[7:1]: Interface address Bits 7:1 of address Note:\n              These bits can be written only when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing mode: dont care\n              10-bit addressing mode: bit 0 of address Note: This\n              bit can be written only when OA1EN=0."
        bitOffset: 0
        bitWidth: 10
      - name: OA1MODE
        description: "Own Address 1 10-bit mode Note: This bit\n              can be written only when OA1EN=0."
        bitOffset: 10
        bitWidth: 1
      - name: OA1EN
        description: Own Address 1 enable
        bitOffset: 15
        bitWidth: 1
  - name: OAR2
    displayName: OAR2
    description: "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OA2
        description: "Interface address bits 7:1 of address\n              Note: These bits can be written only when\n              OA2EN=0."
        bitOffset: 1
        bitWidth: 7
      - name: OA2MSK
        description: "Own Address 2 masks Note: These bits can\n              be written only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not acknowledged even if the\n              comparison matches."
        bitOffset: 8
        bitWidth: 3
      - name: OA2EN
        description: Own Address 2 enable
        bitOffset: 15
        bitWidth: 1
  - name: TIMINGR
    displayName: TIMINGR
    description: 'Access: No wait states'
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SCLL
        description: "SCL low period (master mode) This field\n              is used to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n              timings."
        bitOffset: 0
        bitWidth: 8
      - name: SCLH
        description: "SCL high period (master mode) This field\n              is used to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also\n              used to generate tSU:STO and tHD:STA\n              timing."
        bitOffset: 8
        bitWidth: 8
      - name: SDADEL
        description: "Data hold time This field is used to\n              generate the delay tSDADEL between SCL falling edge\n              and SDA edge. In master mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is\n              used to generate tHD:DAT timing."
        bitOffset: 16
        bitWidth: 4
      - name: SCLDEL
        description: "Data setup time This field is used to\n              generate a delay tSCLDEL between SDA edge and SCL\n              rising edge. In master mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing."
        bitOffset: 20
        bitWidth: 4
      - name: PRESC
        description: "Timing prescaler This field is used to\n              prescale I2CCLK in order to generate the clock period\n              tPRESC used for data setup and hold counters (refer\n              to I2C timings on page9) and for SCL high and low\n              level counters (refer to I2C master initialization on\n              page24). tPRESC = (PRESC+1) x tI2CCLK"
        bitOffset: 28
        bitWidth: 4
  - name: TIMEOUTR
    displayName: TIMEOUTR
    description: "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIMEOUTA
        description: "Bus Timeout A This field is used to\n              configure: The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These\n              bits can be written only when\n              TIMOUTEN=0."
        bitOffset: 0
        bitWidth: 12
      - name: TIDLE
        description: "Idle clock timeout detection Note: This\n              bit can be written only when\n              TIMOUTEN=0."
        bitOffset: 12
        bitWidth: 1
      - name: TIMOUTEN
        description: Clock timeout enable
        bitOffset: 15
        bitWidth: 1
      - name: TIMEOUTB
        description: "Bus timeout B This field is used to\n              configure the cumulative clock extension timeout: In\n              master mode, the master cumulative clock low extend\n              time (tLOW:MEXT) is detected In slave mode, the slave\n              cumulative clock low extend time (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n              Note: These bits can be written only when\n              TEXTEN=0."
        bitOffset: 16
        bitWidth: 12
      - name: TEXTEN
        description: "Extended clock timeout\n              enable"
        bitOffset: 31
        bitWidth: 1
  - name: ISR
    displayName: ISR
    description: 'Access: No wait states'
    addressOffset: 24
    size: 32
    resetValue: 1
    fields:
      - name: TXE
        description: "Transmit data register empty\n              (transmitters) This bit is set by hardware when the\n              I2C_TXDR register is empty. It is cleared when the\n              next data to be sent is written in the I2C_TXDR\n              register. This bit can be written to 1 by software in\n              order to flush the transmit data register I2C_TXDR.\n              Note: This bit is set by hardware when\n              PE=0."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TXIS
        description: "Transmit interrupt status (transmitters)\n              This bit is set by hardware when the I2C_TXDR\n              register is empty and the data to be transmitted must\n              be written in the I2C_TXDR register. It is cleared\n              when the next data to be sent is written in the\n              I2C_TXDR register. This bit can be written to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n              a TXIS event (interrupt if TXIE=1 or DMA request if\n              TXDMAEN=1). Note: This bit is cleared by hardware\n              when PE=0."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RXNE
        description: "Receive data register not empty\n              (receivers) This bit is set by hardware when the\n              received data is copied into the I2C_RXDR register,\n              and is ready to be read. It is cleared when I2C_RXDR\n              is read. Note: This bit is cleared by hardware when\n              PE=0."
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: ADDR
        description: "Address matched (slave mode) This bit is\n              set by hardware as soon as the received slave address\n              matched with one of the enabled slave addresses. It\n              is cleared by software by setting ADDRCF bit. Note:\n              This bit is cleared by hardware when\n              PE=0."
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: NACKF
        description: "Not Acknowledge received flag This flag\n              is set by hardware when a NACK is received after a\n              byte transmission. It is cleared by software by\n              setting the NACKCF bit. Note: This bit is cleared by\n              hardware when PE=0."
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: STOPF
        description: "Stop detection flag This flag is set by\n              hardware when a Stop condition is detected on the bus\n              and the peripheral is involved in this transfer:\n              either as a master, provided that the STOP condition\n              is generated by the peripheral. or as a slave,\n              provided that the peripheral has been addressed\n              previously during this transfer. It is cleared by\n              software by setting the STOPCF bit. Note: This bit is\n              cleared by hardware when PE=0."
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TC
        description: "Transfer Complete (master mode) This\n              flag is set by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have been transferred. It is cleared by\n              software when START bit or STOP bit is set. Note:\n              This bit is cleared by hardware when\n              PE=0."
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: TCR
        description: "Transfer Complete Reload This flag is\n              set by hardware when RELOAD=1 and NBYTES data have\n              been transferred. It is cleared by software when\n              NBYTES is written to a non-zero value. Note: This bit\n              is cleared by hardware when PE=0. This flag is only\n              for master mode, or for slave mode when the SBC bit\n              is set."
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: BERR
        description: "Bus error This flag is set by hardware\n              when a misplaced Start or Stop condition is detected\n              whereas the peripheral is involved in the transfer.\n              The flag is not set during the address phase in slave\n              mode. It is cleared by software by setting BERRCF\n              bit. Note: This bit is cleared by hardware when\n              PE=0."
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: ARLO
        description: "Arbitration lost This flag is set by\n              hardware in case of arbitration loss. It is cleared\n              by software by setting the ARLOCF bit. Note: This bit\n              is cleared by hardware when PE=0."
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: OVR
        description: "Overrun/Underrun (slave mode) This flag\n              is set by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun error occurs. It is cleared\n              by software by setting the OVRCF bit. Note: This bit\n              is cleared by hardware when PE=0."
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: PECERR
        description: "PEC Error in reception This flag is set\n              by hardware when the received PEC does not match with\n              the PEC register content. A NACK is automatically\n              sent after the wrong PEC reception. It is cleared by\n              software by setting the PECCF bit. Note: This bit is\n              cleared by hardware when PE=0. If the SMBus feature\n              is not supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: TIMEOUT
        description: "Timeout or tLOW detection flag This flag\n              is set by hardware when a timeout or extended clock\n              timeout occurred. It is cleared by software by\n              setting the TIMEOUTCF bit. Note: This bit is cleared\n              by hardware when PE=0. If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: ALERT
        description: "SMBus alert This flag is set by hardware\n              when SMBHEN=1 (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event (falling edge) is detected on\n              SMBA pin. It is cleared by software by setting the\n              ALERTCF bit. Note: This bit is cleared by hardware\n              when PE=0. If the SMBus feature is not supported,\n              this bit is reserved and forced by hardware to 0.\n              Please refer to Section25.3: I2C\n              implementation."
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: BUSY
        description: "Bus busy This flag indicates that a\n              communication is in progress on the bus. It is set by\n              hardware when a START condition is detected. It is\n              cleared by hardware when a Stop condition is\n              detected, or when PE=0."
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: DIR
        description: "Transfer direction (Slave mode) This\n              flag is updated when an address match event occurs\n              (ADDR=1)."
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: ADDCODE
        description: "Address match code (Slave mode) These\n              bits are updated with the received address when an\n              address match event occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE provides the 10-bit header\n              followed by the 2 MSBs of the address."
        bitOffset: 17
        bitWidth: 7
        access: read-only
  - name: ICR
    displayName: ICR
    description: 'Access: No wait states'
    addressOffset: 28
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: ADDRCF
        description: "Address matched flag clear Writing 1 to\n              this bit clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to this bit also clears the START\n              bit in the I2C_CR2 register."
        bitOffset: 3
        bitWidth: 1
      - name: NACKCF
        description: "Not Acknowledge flag clear Writing 1 to\n              this bit clears the ACKF flag in I2C_ISR\n              register."
        bitOffset: 4
        bitWidth: 1
      - name: STOPCF
        description: "Stop detection flag clear Writing 1 to\n              this bit clears the STOPF flag in the I2C_ISR\n              register."
        bitOffset: 5
        bitWidth: 1
      - name: BERRCF
        description: "Bus error flag clear Writing 1 to this\n              bit clears the BERRF flag in the I2C_ISR\n              register."
        bitOffset: 8
        bitWidth: 1
      - name: ARLOCF
        description: "Arbitration Lost flag clear Writing 1 to\n              this bit clears the ARLO flag in the I2C_ISR\n              register."
        bitOffset: 9
        bitWidth: 1
      - name: OVRCF
        description: "Overrun/Underrun flag clear Writing 1 to\n              this bit clears the OVR flag in the I2C_ISR\n              register."
        bitOffset: 10
        bitWidth: 1
      - name: PECCF
        description: "PEC Error flag clear Writing 1 to this\n              bit clears the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
        bitOffset: 11
        bitWidth: 1
      - name: TIMOUTCF
        description: "Timeout detection flag clear Writing 1\n              to this bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note: If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
        bitOffset: 12
        bitWidth: 1
      - name: ALERTCF
        description: "Alert flag clear Writing 1 to this bit\n              clears the ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature is not supported, this bit is\n              reserved and forced by hardware to 0. Please refer to\n              Section25.3: I2C implementation."
        bitOffset: 13
        bitWidth: 1
  - name: PECR
    displayName: PECR
    description: 'Access: No wait states'
    addressOffset: 32
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PEC
        description: "Packet error checking register This\n              field contains the internal PEC when PECEN=1. The PEC\n              is cleared by hardware when PE=0."
        bitOffset: 0
        bitWidth: 8
  - name: RXDR
    displayName: RXDR
    description: 'Access: No wait states'
    addressOffset: 36
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RXDATA
        description: "8-bit receive data Data byte received\n              from the I2C bus."
        bitOffset: 0
        bitWidth: 8
  - name: TXDR
    displayName: TXDR
    description: 'Access: No wait states'
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TXDATA
        description: "8-bit transmit data Data byte to be\n              transmitted to the I2C bus. Note: These bits can be\n              written only when TXE=1."
        bitOffset: 0
        bitWidth: 8
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: EV
    description: I2C1 event interrupt
  - name: ER
    description: I2C1 global error interrupt
