

================================================================
== Vitis HLS Report for 'flatten_layer'
================================================================
* Date:           Mon Apr  7 00:43:03 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      413|      413| 5.204 us | 5.204 us |  413|  413|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3  |      401|      401|         3|          1|          1|   400|    yes   |
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      59|    171|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_163_p2               |     +    |   0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state10_io               |    and   |   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln138_fu_157_p2              |   icmp   |   0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          25|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |gmem_blk_n_AR             |   9|          2|    1|          2|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |indvar_flatten17_reg_104  |   9|          2|    9|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 131|         30|   17|         46|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |gmem_addr_read_reg_190            |  32|   0|   32|          0|
    |icmp_ln138_reg_181                |   1|   0|    1|          0|
    |icmp_ln138_reg_181_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten17_reg_104          |   9|   0|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  59|   0|   59|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | flatten_layer | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLEN     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLEN     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |      gmem     |    pointer   |
|input_r              |  in |   64|   ap_none  |    input_r    |    scalar    |
|output_r             |  in |   64|   ap_none  |    output_r   |    scalar    |
+---------------------+-----+-----+------------+---------------+--------------+

