
*** Running vivado
    with args -log pipeline_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pipeline_top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jan 23 13:54:04 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source pipeline_top.tcl -notrace
Command: link_design -top pipeline_top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.082 ; gain = 0.000 ; free physical = 1044 ; free virtual = 7762
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/constrs_1/imports/dragonlord/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/constrs_1/imports/dragonlord/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1599.645 ; gain = 0.000 ; free physical = 978 ; free virtual = 7700
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1714.645 ; gain = 115.000 ; free physical = 911 ; free virtual = 7633

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11ffecc93

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2127.598 ; gain = 412.953 ; free physical = 536 ; free virtual = 7260

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 11ffecc93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 11ffecc93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Phase 1 Initialization | Checksum: 11ffecc93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 11ffecc93

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 11ffecc93

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Phase 2 Timer Update And Timing Data Collection | Checksum: 11ffecc93

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11ffecc93

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Retarget | Checksum: 11ffecc93
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13e90e690

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Constant propagation | Checksum: 13e90e690
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Phase 5 Sweep | Checksum: 159445faf

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2470.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Sweep | Checksum: 159445faf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 159445faf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916
BUFG optimization | Checksum: 159445faf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 159445faf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916
Shift Register Optimization | Checksum: 159445faf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 159445faf

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916
Post Processing Netlist | Checksum: 159445faf
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 154c01529

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Phase 9.2 Verifying Netlist Connectivity | Checksum: 154c01529

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916
Phase 9 Finalization | Checksum: 154c01529

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 154c01529

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2502.449 ; gain = 32.016 ; free physical = 195 ; free virtual = 6916

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 154c01529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 154c01529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
Ending Netlist Obfuscation Task | Checksum: 154c01529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 195 ; free virtual = 6916
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.449 ; gain = 902.805 ; free physical = 195 ; free virtual = 6916
INFO: [Vivado 12-24828] Executing command : report_drc -file pipeline_top_drc_opted.rpt -pb pipeline_top_drc_opted.pb -rpx pipeline_top_drc_opted.rpx
Command: report_drc -file pipeline_top_drc_opted.rpt -pb pipeline_top_drc_opted.pb -rpx pipeline_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dragonlord/Vivado/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 221 ; free virtual = 6920
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 221 ; free virtual = 6920
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 221 ; free virtual = 6920
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 217 ; free virtual = 6916
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 217 ; free virtual = 6916
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 217 ; free virtual = 6917
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2502.449 ; gain = 0.000 ; free physical = 216 ; free virtual = 6917
INFO: [Common 17-1381] The checkpoint '/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.211 ; gain = 0.000 ; free physical = 183 ; free virtual = 6817
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e48661f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.211 ; gain = 0.000 ; free physical = 183 ; free virtual = 6817
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.211 ; gain = 0.000 ; free physical = 183 ; free virtual = 6817

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124c57bc6

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2588.227 ; gain = 32.016 ; free physical = 176 ; free virtual = 6809

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2210edd2d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 165 ; free virtual = 6798

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2210edd2d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 165 ; free virtual = 6798
Phase 1 Placer Initialization | Checksum: 2210edd2d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 165 ; free virtual = 6798

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f50eb5e9

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 208 ; free virtual = 6842

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 135e5c16f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 208 ; free virtual = 6841

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12f9d3bce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 208 ; free virtual = 6841

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 158140a16

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 228 ; free virtual = 6862

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 13b20316a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 228 ; free virtual = 6861

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6863

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 199a47e0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 223 ; free virtual = 6857
Phase 2.5 Global Place Phase2 | Checksum: 1744405c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 225 ; free virtual = 6858
Phase 2 Global Placement | Checksum: 1744405c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 225 ; free virtual = 6858

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 268553ee0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 225 ; free virtual = 6858

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 223f4ba03

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 224 ; free virtual = 6858

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26b967b54

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 224 ; free virtual = 6858

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fbaca7ad

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 224 ; free virtual = 6858

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2163af197

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 204 ; free virtual = 6838

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c08264e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 210 ; free virtual = 6844

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18f41b04c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 210 ; free virtual = 6844

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 105472c5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 210 ; free virtual = 6844

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 192ebbba4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 218 ; free virtual = 6852
Phase 3 Detail Placement | Checksum: 192ebbba4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 218 ; free virtual = 6852

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18fc88c1b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.473 | TNS=-6904.606 |
Phase 1 Physical Synthesis Initialization | Checksum: 18596cec0

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 232 ; free virtual = 6860
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 225b51d37

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 232 ; free virtual = 6860
Phase 4.1.1.1 BUFG Insertion | Checksum: 18fc88c1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 232 ; free virtual = 6860

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.900. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a3e9e78f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876
Phase 4.1 Post Commit Optimization | Checksum: 2a3e9e78f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a3e9e78f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a3e9e78f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876
Phase 4.3 Placer Reporting | Checksum: 2a3e9e78f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 255 ; free virtual = 6876

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27594d30d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876
Ending Placer Task | Checksum: 19730a89c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 71.059 ; free physical = 255 ; free virtual = 6876
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2627.270 ; gain = 100.809 ; free physical = 255 ; free virtual = 6876
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pipeline_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6851
INFO: [Vivado 12-24828] Executing command : report_utilization -file pipeline_top_utilization_placed.rpt -pb pipeline_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file pipeline_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 215 ; free virtual = 6836
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6851
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6853
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6853
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6853
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6853
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6854
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 230 ; free virtual = 6854
INFO: [Common 17-1381] The checkpoint '/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 219 ; free virtual = 6841
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.35s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 219 ; free virtual = 6841

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.900 | TNS=-6914.641 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ac34d26f

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 219 ; free virtual = 6841
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.900 | TNS=-6914.641 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1ac34d26f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 219 ; free virtual = 6841

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.900 | TNS=-6914.641 |
INFO: [Physopt 32-663] Processed net execute/A[0].  Re-placed instance execute/ALUResultE_R_reg_rep[0]_rep
INFO: [Physopt 32-735] Processed net execute/A[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.879 | TNS=-6899.646 |
INFO: [Physopt 32-702] Processed net execute/ALUResultE_R_reg_rep[7]_rep__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net execute/RD_E_R_reg[3]_0[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net execute/RD_E_R_reg[3]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.847 | TNS=-6898.752 |
INFO: [Physopt 32-702] Processed net execute/RD_E_R_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/slt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net decode/ALUSrcD_R_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.808 | TNS=-6897.269 |
INFO: [Physopt 32-81] Processed net memory/RD_M_R_reg[3]_2[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory/RD_M_R_reg[3]_2[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.737 | TNS=-6846.409 |
INFO: [Physopt 32-663] Processed net memory/RD_M_R_reg[3]_2[1]_repN.  Re-placed instance memory/RD_M_R_reg[1]_replica
INFO: [Physopt 32-735] Processed net memory/RD_M_R_reg[3]_2[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.736 | TNS=-6846.213 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net decode/ALUSrcD_R_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.733 | TNS=-6846.123 |
INFO: [Physopt 32-702] Processed net memory/RD_M_R_reg[3]_2[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net decode/ALUSrcD_R_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net decode/ALUSrcD_R_reg_0[1]. Critical path length was reduced through logic transformation on cell decode/sum0_carry__0_i_7_comp.
INFO: [Physopt 32-735] Processed net memory/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.716 | TNS=-6845.472 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net decode/ALUSrcD_R_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.685 | TNS=-6844.728 |
INFO: [Physopt 32-702] Processed net execute/alu/SrcAE[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net execute/alu/RD_E_R_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.643 | TNS=-6842.668 |
INFO: [Physopt 32-81] Processed net execute/RD_E_R_reg[3]_0[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net execute/RD_E_R_reg[3]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.639 | TNS=-6843.991 |
INFO: [Physopt 32-81] Processed net memory/RD_M_R_reg[3]_2[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net memory/RD_M_R_reg[3]_2[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.635 | TNS=-6808.238 |
INFO: [Physopt 32-134] Processed net execute/alu/RD_E_R_reg[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net execute/alu/RD_E_R_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.602 | TNS=-6806.752 |
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net decode/mux_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net memory/RS2_D_R_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.583 | TNS=-6805.042 |
INFO: [Physopt 32-81] Processed net memory/RD_M_R_reg[3]_2[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net memory/RD_M_R_reg[3]_2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.562 | TNS=-6761.453 |
INFO: [Physopt 32-81] Processed net memory/RS2_D_R_reg[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net memory/RS2_D_R_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.556 | TNS=-6760.864 |
INFO: [Physopt 32-663] Processed net decode/RS2_D_R[1].  Re-placed instance decode/RS2_D_R_reg[1]
INFO: [Physopt 32-735] Processed net decode/RS2_D_R[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.540 | TNS=-6758.168 |
INFO: [Physopt 32-81] Processed net execute/RegWriteM. Replicated 1 times.
INFO: [Physopt 32-735] Processed net execute/RegWriteM. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.529 | TNS=-6757.401 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net execute/alu/RD_E_R_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.522 | TNS=-6756.829 |
INFO: [Physopt 32-702] Processed net execute/RegWriteM_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/D[5]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/RD_E_R_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/RegWriteE_R_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/ALUResultE_R_reg_rep[7]_rep__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/RegWriteM_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/slt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net decode/ALUSrcD_R_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-6756.290 |
INFO: [Physopt 32-702] Processed net decode/mux_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/RS2_D_R_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/RegWriteE_R_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-6756.290 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 190 ; free virtual = 6809
Phase 3 Critical Path Optimization | Checksum: 184fe3be1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 190 ; free virtual = 6809

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-6756.290 |
INFO: [Physopt 32-702] Processed net execute/ALUResultE_R_reg_rep[7]_rep__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/RegWriteM_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/slt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/sum0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net decode/mux_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/RS2_D_R_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net execute/alu/RegWriteE_R_reg. Replicated 1 times.
INFO: [Physopt 32-735] Processed net execute/alu/RegWriteE_R_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-6756.349 |
INFO: [Physopt 32-702] Processed net execute/alu/RegWriteE_R_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/ALUResultE_R_reg_rep[7]_rep__0_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/RegWriteM_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/slt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net decode/mux_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory/RS2_D_R_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/RegWriteE_R_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-6756.349 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 188 ; free virtual = 6807
Phase 4 Critical Path Optimization | Checksum: 184fe3be1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 188 ; free virtual = 6807
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 188 ; free virtual = 6807
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.504 | TNS=-6756.349 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.396  |        158.292  |           14  |              0  |                    20  |           0  |           2  |  00:00:04  |
|  Total          |          0.396  |        158.292  |           14  |              0  |                    20  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 188 ; free virtual = 6807
Ending Physical Synthesis Task | Checksum: 2c708f28f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 185 ; free virtual = 6804
INFO: [Common 17-83] Releasing license: Implementation
211 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 185 ; free virtual = 6804
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 180 ; free virtual = 6800
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 180 ; free virtual = 6800
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 180 ; free virtual = 6800
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 180 ; free virtual = 6800
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 178 ; free virtual = 6799
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2627.270 ; gain = 0.000 ; free physical = 178 ; free virtual = 6799
INFO: [Common 17-1381] The checkpoint '/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9de1027a ConstDB: 0 ShapeSum: e65dcd6c RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 1349194 | NumContArr: e8a16905 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26f27efd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 193 ; free virtual = 6734

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26f27efd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 193 ; free virtual = 6734

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26f27efd3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 193 ; free virtual = 6734
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 282d49397

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 181 ; free virtual = 6720
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.364 | TNS=-12444.999| WHS=-0.189 | THS=-65.263|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 690
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 690
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dbf22092

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 177 ; free virtual = 6716

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dbf22092

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 177 ; free virtual = 6716

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21b038f16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 170 ; free virtual = 6710
Phase 4 Initial Routing | Checksum: 21b038f16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.840 ; gain = 0.000 ; free physical = 170 ; free virtual = 6710
INFO: [Route 35-580] Design has 1241 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                            |
+====================+===================+================================================================+
| sys_clk_pin        | sys_clk_pin       | memory/data_memory/data_memory_reg_768_1023_8_8/RAMS64E_A/ADR1 |
| sys_clk_pin        | sys_clk_pin       | memory/data_memory/data_memory_reg_768_1023_8_8/RAMS64E_B/ADR1 |
| sys_clk_pin        | sys_clk_pin       | memory/data_memory/data_memory_reg_768_1023_8_8/RAMS64E_C/ADR1 |
| sys_clk_pin        | sys_clk_pin       | memory/data_memory/data_memory_reg_768_1023_8_8/RAMS64E_D/ADR1 |
| sys_clk_pin        | sys_clk_pin       | memory/data_memory/data_memory_reg_768_1023_8_8/RAMS64E_A/ADR2 |
+--------------------+-------------------+----------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.985 | TNS=-14757.493| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 29bcdc8aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 202 ; free virtual = 6732

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.762 | TNS=-14857.355| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1645f1cf7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 193 ; free virtual = 6723

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.824 | TNS=-14911.085| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 25eac8984

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 208 ; free virtual = 6731
Phase 5 Rip-up And Reroute | Checksum: 25eac8984

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 208 ; free virtual = 6731

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2541650b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 208 ; free virtual = 6731
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.762 | TNS=-14579.029| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2b9a6788e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6717

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b9a6788e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6717
Phase 6 Delay and Skew Optimization | Checksum: 2b9a6788e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6717

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.762 | TNS=-14478.080| WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a3dfb02a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716
Phase 7 Post Hold Fix | Checksum: 2a3dfb02a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.28604 %
  Global Horizontal Routing Utilization  = 1.2438 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2a3dfb02a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a3dfb02a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 267831848

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 267831848

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.762 | TNS=-14478.080| WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 267831848

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716
Total Elapsed time in route_design: 10.26 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1cb57d1df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1cb57d1df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 24.062 ; free physical = 192 ; free virtual = 6716

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2752.902 ; gain = 125.633 ; free physical = 192 ; free virtual = 6716
INFO: [Vivado 12-24828] Executing command : report_drc -file pipeline_top_drc_routed.rpt -pb pipeline_top_drc_routed.pb -rpx pipeline_top_drc_routed.rpx
Command: report_drc -file pipeline_top_drc_routed.rpt -pb pipeline_top_drc_routed.pb -rpx pipeline_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pipeline_top_methodology_drc_routed.rpt -pb pipeline_top_methodology_drc_routed.pb -rpx pipeline_top_methodology_drc_routed.rpx
Command: report_methodology -file pipeline_top_methodology_drc_routed.rpt -pb pipeline_top_methodology_drc_routed.pb -rpx pipeline_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_top_timing_summary_routed.rpt -pb pipeline_top_timing_summary_routed.pb -rpx pipeline_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pipeline_top_route_status.rpt -pb pipeline_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pipeline_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pipeline_top_bus_skew_routed.rpt -pb pipeline_top_bus_skew_routed.pb -rpx pipeline_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pipeline_top_power_routed.rpt -pb pipeline_top_power_summary_routed.pb -rpx pipeline_top_power_routed.rpx
Command: report_power -file pipeline_top_power_routed.rpt -pb pipeline_top_power_summary_routed.pb -rpx pipeline_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
248 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pipeline_top_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 177 ; free virtual = 6615
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 177 ; free virtual = 6616
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 177 ; free virtual = 6616
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 175 ; free virtual = 6615
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 174 ; free virtual = 6614
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 174 ; free virtual = 6615
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2895.848 ; gain = 0.000 ; free physical = 174 ; free virtual = 6615
INFO: [Common 17-1381] The checkpoint '/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/impl_1/pipeline_top_routed.dcp' has been generated.
Command: write_bitstream -force pipeline_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./pipeline_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
260 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3142.988 ; gain = 247.141 ; free physical = 259 ; free virtual = 6284
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 13:54:53 2025...
