
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401530 <.init>:
  401530:	stp	x29, x30, [sp, #-16]!
  401534:	mov	x29, sp
  401538:	bl	401990 <__fxstatat@plt+0x60>
  40153c:	ldp	x29, x30, [sp], #16
  401540:	ret

Disassembly of section .plt:

0000000000401550 <mbrtowc@plt-0x20>:
  401550:	stp	x16, x30, [sp, #-16]!
  401554:	adrp	x16, 419000 <__fxstatat@plt+0x176d0>
  401558:	ldr	x17, [x16, #4088]
  40155c:	add	x16, x16, #0xff8
  401560:	br	x17
  401564:	nop
  401568:	nop
  40156c:	nop

0000000000401570 <mbrtowc@plt>:
  401570:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401574:	ldr	x17, [x16]
  401578:	add	x16, x16, #0x0
  40157c:	br	x17

0000000000401580 <memcpy@plt>:
  401580:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401584:	ldr	x17, [x16, #8]
  401588:	add	x16, x16, #0x8
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401594:	ldr	x17, [x16, #16]
  401598:	add	x16, x16, #0x10
  40159c:	br	x17

00000000004015a0 <_exit@plt>:
  4015a0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4015a4:	ldr	x17, [x16, #24]
  4015a8:	add	x16, x16, #0x18
  4015ac:	br	x17

00000000004015b0 <strlen@plt>:
  4015b0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4015b4:	ldr	x17, [x16, #32]
  4015b8:	add	x16, x16, #0x20
  4015bc:	br	x17

00000000004015c0 <fputs@plt>:
  4015c0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4015c4:	ldr	x17, [x16, #40]
  4015c8:	add	x16, x16, #0x28
  4015cc:	br	x17

00000000004015d0 <exit@plt>:
  4015d0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4015d4:	ldr	x17, [x16, #48]
  4015d8:	add	x16, x16, #0x30
  4015dc:	br	x17

00000000004015e0 <error@plt>:
  4015e0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4015e4:	ldr	x17, [x16, #56]
  4015e8:	add	x16, x16, #0x38
  4015ec:	br	x17

00000000004015f0 <fchdir@plt>:
  4015f0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4015f4:	ldr	x17, [x16, #64]
  4015f8:	add	x16, x16, #0x40
  4015fc:	br	x17

0000000000401600 <ferror_unlocked@plt>:
  401600:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401604:	ldr	x17, [x16, #72]
  401608:	add	x16, x16, #0x48
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401614:	ldr	x17, [x16, #80]
  401618:	add	x16, x16, #0x50
  40161c:	br	x17

0000000000401620 <qsort@plt>:
  401620:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401624:	ldr	x17, [x16, #88]
  401628:	add	x16, x16, #0x58
  40162c:	br	x17

0000000000401630 <lseek@plt>:
  401630:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401634:	ldr	x17, [x16, #96]
  401638:	add	x16, x16, #0x60
  40163c:	br	x17

0000000000401640 <__fpending@plt>:
  401640:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401644:	ldr	x17, [x16, #104]
  401648:	add	x16, x16, #0x68
  40164c:	br	x17

0000000000401650 <fileno@plt>:
  401650:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401654:	ldr	x17, [x16, #112]
  401658:	add	x16, x16, #0x70
  40165c:	br	x17

0000000000401660 <fclose@plt>:
  401660:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401664:	ldr	x17, [x16, #120]
  401668:	add	x16, x16, #0x78
  40166c:	br	x17

0000000000401670 <nl_langinfo@plt>:
  401670:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401674:	ldr	x17, [x16, #128]
  401678:	add	x16, x16, #0x80
  40167c:	br	x17

0000000000401680 <malloc@plt>:
  401680:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401684:	ldr	x17, [x16, #136]
  401688:	add	x16, x16, #0x88
  40168c:	br	x17

0000000000401690 <open@plt>:
  401690:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401694:	ldr	x17, [x16, #144]
  401698:	add	x16, x16, #0x90
  40169c:	br	x17

00000000004016a0 <strncmp@plt>:
  4016a0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4016a4:	ldr	x17, [x16, #152]
  4016a8:	add	x16, x16, #0x98
  4016ac:	br	x17

00000000004016b0 <bindtextdomain@plt>:
  4016b0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4016b4:	ldr	x17, [x16, #160]
  4016b8:	add	x16, x16, #0xa0
  4016bc:	br	x17

00000000004016c0 <__libc_start_main@plt>:
  4016c0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4016c4:	ldr	x17, [x16, #168]
  4016c8:	add	x16, x16, #0xa8
  4016cc:	br	x17

00000000004016d0 <__printf_chk@plt>:
  4016d0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4016d4:	ldr	x17, [x16, #176]
  4016d8:	add	x16, x16, #0xb0
  4016dc:	br	x17

00000000004016e0 <fstatfs@plt>:
  4016e0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4016e4:	ldr	x17, [x16, #184]
  4016e8:	add	x16, x16, #0xb8
  4016ec:	br	x17

00000000004016f0 <memset@plt>:
  4016f0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4016f4:	ldr	x17, [x16, #192]
  4016f8:	add	x16, x16, #0xc0
  4016fc:	br	x17

0000000000401700 <calloc@plt>:
  401700:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401704:	ldr	x17, [x16, #200]
  401708:	add	x16, x16, #0xc8
  40170c:	br	x17

0000000000401710 <bcmp@plt>:
  401710:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401714:	ldr	x17, [x16, #208]
  401718:	add	x16, x16, #0xd0
  40171c:	br	x17

0000000000401720 <readdir@plt>:
  401720:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401724:	ldr	x17, [x16, #216]
  401728:	add	x16, x16, #0xd8
  40172c:	br	x17

0000000000401730 <realloc@plt>:
  401730:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401734:	ldr	x17, [x16, #224]
  401738:	add	x16, x16, #0xe0
  40173c:	br	x17

0000000000401740 <closedir@plt>:
  401740:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401744:	ldr	x17, [x16, #232]
  401748:	add	x16, x16, #0xe8
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401754:	ldr	x17, [x16, #240]
  401758:	add	x16, x16, #0xf0
  40175c:	br	x17

0000000000401760 <strrchr@plt>:
  401760:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401764:	ldr	x17, [x16, #248]
  401768:	add	x16, x16, #0xf8
  40176c:	br	x17

0000000000401770 <__gmon_start__@plt>:
  401770:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401774:	ldr	x17, [x16, #256]
  401778:	add	x16, x16, #0x100
  40177c:	br	x17

0000000000401780 <fdopendir@plt>:
  401780:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401784:	ldr	x17, [x16, #264]
  401788:	add	x16, x16, #0x108
  40178c:	br	x17

0000000000401790 <abort@plt>:
  401790:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401794:	ldr	x17, [x16, #272]
  401798:	add	x16, x16, #0x110
  40179c:	br	x17

00000000004017a0 <mbsinit@plt>:
  4017a0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4017a4:	ldr	x17, [x16, #280]
  4017a8:	add	x16, x16, #0x118
  4017ac:	br	x17

00000000004017b0 <textdomain@plt>:
  4017b0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4017b4:	ldr	x17, [x16, #288]
  4017b8:	add	x16, x16, #0x120
  4017bc:	br	x17

00000000004017c0 <getopt_long@plt>:
  4017c0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4017c4:	ldr	x17, [x16, #296]
  4017c8:	add	x16, x16, #0x128
  4017cc:	br	x17

00000000004017d0 <__fprintf_chk@plt>:
  4017d0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4017d4:	ldr	x17, [x16, #304]
  4017d8:	add	x16, x16, #0x130
  4017dc:	br	x17

00000000004017e0 <strcmp@plt>:
  4017e0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4017e4:	ldr	x17, [x16, #312]
  4017e8:	add	x16, x16, #0x138
  4017ec:	br	x17

00000000004017f0 <__ctype_b_loc@plt>:
  4017f0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4017f4:	ldr	x17, [x16, #320]
  4017f8:	add	x16, x16, #0x140
  4017fc:	br	x17

0000000000401800 <fseeko@plt>:
  401800:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401804:	ldr	x17, [x16, #328]
  401808:	add	x16, x16, #0x148
  40180c:	br	x17

0000000000401810 <free@plt>:
  401810:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401814:	ldr	x17, [x16, #336]
  401818:	add	x16, x16, #0x150
  40181c:	br	x17

0000000000401820 <__ctype_get_mb_cur_max@plt>:
  401820:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401824:	ldr	x17, [x16, #344]
  401828:	add	x16, x16, #0x158
  40182c:	br	x17

0000000000401830 <fcntl@plt>:
  401830:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401834:	ldr	x17, [x16, #352]
  401838:	add	x16, x16, #0x160
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401844:	ldr	x17, [x16, #360]
  401848:	add	x16, x16, #0x168
  40184c:	br	x17

0000000000401850 <dirfd@plt>:
  401850:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401854:	ldr	x17, [x16, #368]
  401858:	add	x16, x16, #0x170
  40185c:	br	x17

0000000000401860 <__lxstat@plt>:
  401860:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401864:	ldr	x17, [x16, #376]
  401868:	add	x16, x16, #0x178
  40186c:	br	x17

0000000000401870 <__fxstat@plt>:
  401870:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401874:	ldr	x17, [x16, #384]
  401878:	add	x16, x16, #0x180
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401884:	ldr	x17, [x16, #392]
  401888:	add	x16, x16, #0x188
  40188c:	br	x17

0000000000401890 <fputs_unlocked@plt>:
  401890:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401894:	ldr	x17, [x16, #400]
  401898:	add	x16, x16, #0x190
  40189c:	br	x17

00000000004018a0 <__freading@plt>:
  4018a0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4018a4:	ldr	x17, [x16, #408]
  4018a8:	add	x16, x16, #0x198
  4018ac:	br	x17

00000000004018b0 <iswprint@plt>:
  4018b0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4018b4:	ldr	x17, [x16, #416]
  4018b8:	add	x16, x16, #0x1a0
  4018bc:	br	x17

00000000004018c0 <umask@plt>:
  4018c0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4018c4:	ldr	x17, [x16, #424]
  4018c8:	add	x16, x16, #0x1a8
  4018cc:	br	x17

00000000004018d0 <openat@plt>:
  4018d0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4018d4:	ldr	x17, [x16, #432]
  4018d8:	add	x16, x16, #0x1b0
  4018dc:	br	x17

00000000004018e0 <__assert_fail@plt>:
  4018e0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4018e4:	ldr	x17, [x16, #440]
  4018e8:	add	x16, x16, #0x1b8
  4018ec:	br	x17

00000000004018f0 <__errno_location@plt>:
  4018f0:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  4018f4:	ldr	x17, [x16, #448]
  4018f8:	add	x16, x16, #0x1c0
  4018fc:	br	x17

0000000000401900 <__xstat@plt>:
  401900:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401904:	ldr	x17, [x16, #456]
  401908:	add	x16, x16, #0x1c8
  40190c:	br	x17

0000000000401910 <fchmodat@plt>:
  401910:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401914:	ldr	x17, [x16, #464]
  401918:	add	x16, x16, #0x1d0
  40191c:	br	x17

0000000000401920 <setlocale@plt>:
  401920:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401924:	ldr	x17, [x16, #472]
  401928:	add	x16, x16, #0x1d8
  40192c:	br	x17

0000000000401930 <__fxstatat@plt>:
  401930:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401934:	ldr	x17, [x16, #480]
  401938:	add	x16, x16, #0x1e0
  40193c:	br	x17

Disassembly of section .text:

0000000000401940 <.text>:
  401940:	mov	x29, #0x0                   	// #0
  401944:	mov	x30, #0x0                   	// #0
  401948:	mov	x5, x0
  40194c:	ldr	x1, [sp]
  401950:	add	x2, sp, #0x8
  401954:	mov	x6, sp
  401958:	movz	x0, #0x0, lsl #48
  40195c:	movk	x0, #0x0, lsl #32
  401960:	movk	x0, #0x40, lsl #16
  401964:	movk	x0, #0x1cdc
  401968:	movz	x3, #0x0, lsl #48
  40196c:	movk	x3, #0x0, lsl #32
  401970:	movk	x3, #0x40, lsl #16
  401974:	movk	x3, #0x8368
  401978:	movz	x4, #0x0, lsl #48
  40197c:	movk	x4, #0x0, lsl #32
  401980:	movk	x4, #0x40, lsl #16
  401984:	movk	x4, #0x83e8
  401988:	bl	4016c0 <__libc_start_main@plt>
  40198c:	bl	401790 <abort@plt>
  401990:	adrp	x0, 419000 <__fxstatat@plt+0x176d0>
  401994:	ldr	x0, [x0, #4064]
  401998:	cbz	x0, 4019a0 <__fxstatat@plt+0x70>
  40199c:	b	401770 <__gmon_start__@plt>
  4019a0:	ret
  4019a4:	nop
  4019a8:	adrp	x0, 41a000 <__fxstatat@plt+0x186d0>
  4019ac:	add	x0, x0, #0x268
  4019b0:	adrp	x1, 41a000 <__fxstatat@plt+0x186d0>
  4019b4:	add	x1, x1, #0x268
  4019b8:	cmp	x1, x0
  4019bc:	b.eq	4019d4 <__fxstatat@plt+0xa4>  // b.none
  4019c0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4019c4:	ldr	x1, [x1, #1128]
  4019c8:	cbz	x1, 4019d4 <__fxstatat@plt+0xa4>
  4019cc:	mov	x16, x1
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	adrp	x0, 41a000 <__fxstatat@plt+0x186d0>
  4019dc:	add	x0, x0, #0x268
  4019e0:	adrp	x1, 41a000 <__fxstatat@plt+0x186d0>
  4019e4:	add	x1, x1, #0x268
  4019e8:	sub	x1, x1, x0
  4019ec:	lsr	x2, x1, #63
  4019f0:	add	x1, x2, x1, asr #3
  4019f4:	cmp	xzr, x1, asr #1
  4019f8:	asr	x1, x1, #1
  4019fc:	b.eq	401a14 <__fxstatat@plt+0xe4>  // b.none
  401a00:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401a04:	ldr	x2, [x2, #1136]
  401a08:	cbz	x2, 401a14 <__fxstatat@plt+0xe4>
  401a0c:	mov	x16, x2
  401a10:	br	x16
  401a14:	ret
  401a18:	stp	x29, x30, [sp, #-32]!
  401a1c:	mov	x29, sp
  401a20:	str	x19, [sp, #16]
  401a24:	adrp	x19, 41a000 <__fxstatat@plt+0x186d0>
  401a28:	ldrb	w0, [x19, #664]
  401a2c:	cbnz	w0, 401a3c <__fxstatat@plt+0x10c>
  401a30:	bl	4019a8 <__fxstatat@plt+0x78>
  401a34:	mov	w0, #0x1                   	// #1
  401a38:	strb	w0, [x19, #664]
  401a3c:	ldr	x19, [sp, #16]
  401a40:	ldp	x29, x30, [sp], #32
  401a44:	ret
  401a48:	b	4019d8 <__fxstatat@plt+0xa8>
  401a4c:	sub	sp, sp, #0xa0
  401a50:	stp	x20, x19, [sp, #144]
  401a54:	mov	w19, w0
  401a58:	stp	x29, x30, [sp, #112]
  401a5c:	stp	x22, x21, [sp, #128]
  401a60:	add	x29, sp, #0x70
  401a64:	cbnz	w0, 401ca0 <__fxstatat@plt+0x370>
  401a68:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401a6c:	add	x1, x1, #0x6b7
  401a70:	mov	w2, #0x5                   	// #5
  401a74:	mov	x0, xzr
  401a78:	bl	401880 <dcgettext@plt>
  401a7c:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401a80:	ldr	x2, [x8, #736]
  401a84:	mov	x1, x0
  401a88:	mov	w0, #0x1                   	// #1
  401a8c:	mov	x3, x2
  401a90:	mov	x4, x2
  401a94:	bl	4016d0 <__printf_chk@plt>
  401a98:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401a9c:	add	x1, x1, #0x73e
  401aa0:	mov	w2, #0x5                   	// #5
  401aa4:	mov	x0, xzr
  401aa8:	bl	401880 <dcgettext@plt>
  401aac:	adrp	x22, 41a000 <__fxstatat@plt+0x186d0>
  401ab0:	ldr	x1, [x22, #648]
  401ab4:	bl	401890 <fputs_unlocked@plt>
  401ab8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401abc:	add	x1, x1, #0x7a7
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	mov	x0, xzr
  401ac8:	bl	401880 <dcgettext@plt>
  401acc:	ldr	x1, [x22, #648]
  401ad0:	bl	401890 <fputs_unlocked@plt>
  401ad4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401ad8:	add	x1, x1, #0x870
  401adc:	mov	w2, #0x5                   	// #5
  401ae0:	mov	x0, xzr
  401ae4:	bl	401880 <dcgettext@plt>
  401ae8:	ldr	x1, [x22, #648]
  401aec:	bl	401890 <fputs_unlocked@plt>
  401af0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401af4:	add	x1, x1, #0x8f0
  401af8:	mov	w2, #0x5                   	// #5
  401afc:	mov	x0, xzr
  401b00:	bl	401880 <dcgettext@plt>
  401b04:	ldr	x1, [x22, #648]
  401b08:	bl	401890 <fputs_unlocked@plt>
  401b0c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401b10:	add	x1, x1, #0x932
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	mov	x0, xzr
  401b1c:	bl	401880 <dcgettext@plt>
  401b20:	ldr	x1, [x22, #648]
  401b24:	bl	401890 <fputs_unlocked@plt>
  401b28:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401b2c:	add	x1, x1, #0x975
  401b30:	mov	w2, #0x5                   	// #5
  401b34:	mov	x0, xzr
  401b38:	bl	401880 <dcgettext@plt>
  401b3c:	ldr	x1, [x22, #648]
  401b40:	bl	401890 <fputs_unlocked@plt>
  401b44:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401b48:	add	x1, x1, #0x9a2
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	401880 <dcgettext@plt>
  401b58:	ldr	x1, [x22, #648]
  401b5c:	bl	401890 <fputs_unlocked@plt>
  401b60:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401b64:	add	x1, x1, #0x9d8
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	mov	x0, xzr
  401b70:	bl	401880 <dcgettext@plt>
  401b74:	ldr	x1, [x22, #648]
  401b78:	bl	401890 <fputs_unlocked@plt>
  401b7c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401b80:	add	x1, x1, #0x620
  401b84:	mov	x0, sp
  401b88:	mov	w2, #0x70                  	// #112
  401b8c:	mov	x21, sp
  401b90:	bl	401580 <memcpy@plt>
  401b94:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401b98:	adrp	x20, 408000 <__fxstatat@plt+0x66d0>
  401b9c:	add	x1, x1, #0xb2f
  401ba0:	add	x20, x20, #0xa23
  401ba4:	mov	x0, x20
  401ba8:	bl	4017e0 <strcmp@plt>
  401bac:	cbz	w0, 401bb8 <__fxstatat@plt+0x288>
  401bb0:	ldr	x1, [x21, #16]!
  401bb4:	cbnz	x1, 401ba4 <__fxstatat@plt+0x274>
  401bb8:	ldr	x8, [x21, #8]
  401bbc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401bc0:	add	x1, x1, #0xb8e
  401bc4:	mov	w2, #0x5                   	// #5
  401bc8:	cmp	x8, #0x0
  401bcc:	mov	x0, xzr
  401bd0:	csel	x21, x20, x8, eq  // eq = none
  401bd4:	bl	401880 <dcgettext@plt>
  401bd8:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401bdc:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  401be0:	mov	x1, x0
  401be4:	add	x2, x2, #0xa7f
  401be8:	add	x3, x3, #0xba5
  401bec:	mov	w0, #0x1                   	// #1
  401bf0:	bl	4016d0 <__printf_chk@plt>
  401bf4:	mov	w0, #0x5                   	// #5
  401bf8:	mov	x1, xzr
  401bfc:	bl	401920 <setlocale@plt>
  401c00:	cbz	x0, 401c34 <__fxstatat@plt+0x304>
  401c04:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c08:	add	x1, x1, #0xbcd
  401c0c:	mov	w2, #0x3                   	// #3
  401c10:	bl	4016a0 <strncmp@plt>
  401c14:	cbz	w0, 401c34 <__fxstatat@plt+0x304>
  401c18:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c1c:	add	x1, x1, #0xbd1
  401c20:	mov	w2, #0x5                   	// #5
  401c24:	mov	x0, xzr
  401c28:	bl	401880 <dcgettext@plt>
  401c2c:	ldr	x1, [x22, #648]
  401c30:	bl	401890 <fputs_unlocked@plt>
  401c34:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c38:	add	x1, x1, #0xc18
  401c3c:	mov	w2, #0x5                   	// #5
  401c40:	mov	x0, xzr
  401c44:	bl	401880 <dcgettext@plt>
  401c48:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401c4c:	mov	x1, x0
  401c50:	add	x2, x2, #0xba5
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	mov	x3, x20
  401c5c:	bl	4016d0 <__printf_chk@plt>
  401c60:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401c64:	add	x1, x1, #0xc33
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401880 <dcgettext@plt>
  401c74:	adrp	x8, 408000 <__fxstatat@plt+0x66d0>
  401c78:	adrp	x9, 408000 <__fxstatat@plt+0x66d0>
  401c7c:	add	x8, x8, #0x7a6
  401c80:	add	x9, x9, #0xb4b
  401c84:	cmp	x21, x20
  401c88:	mov	x1, x0
  401c8c:	csel	x3, x9, x8, eq  // eq = none
  401c90:	mov	w0, #0x1                   	// #1
  401c94:	mov	x2, x21
  401c98:	bl	4016d0 <__printf_chk@plt>
  401c9c:	b	401cd4 <__fxstatat@plt+0x3a4>
  401ca0:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401ca4:	ldr	x20, [x8, #624]
  401ca8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401cac:	add	x1, x1, #0x690
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	mov	x0, xzr
  401cb8:	bl	401880 <dcgettext@plt>
  401cbc:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401cc0:	ldr	x3, [x8, #736]
  401cc4:	mov	x2, x0
  401cc8:	mov	w1, #0x1                   	// #1
  401ccc:	mov	x0, x20
  401cd0:	bl	4017d0 <__fprintf_chk@plt>
  401cd4:	mov	w0, w19
  401cd8:	bl	4015d0 <exit@plt>
  401cdc:	sub	sp, sp, #0x110
  401ce0:	stp	x29, x30, [sp, #176]
  401ce4:	stp	x28, x27, [sp, #192]
  401ce8:	stp	x26, x25, [sp, #208]
  401cec:	stp	x24, x23, [sp, #224]
  401cf0:	stp	x22, x21, [sp, #240]
  401cf4:	stp	x20, x19, [sp, #256]
  401cf8:	str	xzr, [sp, #16]
  401cfc:	ldr	x8, [x1]
  401d00:	mov	w20, w0
  401d04:	add	x29, sp, #0xb0
  401d08:	mov	x19, x1
  401d0c:	mov	x0, x8
  401d10:	bl	402ef4 <__fxstatat@plt+0x15c4>
  401d14:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401d18:	add	x1, x1, #0x7a6
  401d1c:	mov	w0, #0x6                   	// #6
  401d20:	bl	401920 <setlocale@plt>
  401d24:	adrp	x21, 408000 <__fxstatat@plt+0x66d0>
  401d28:	add	x21, x21, #0xa83
  401d2c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401d30:	add	x1, x1, #0xa29
  401d34:	mov	x0, x21
  401d38:	bl	4016b0 <bindtextdomain@plt>
  401d3c:	mov	x0, x21
  401d40:	bl	4017b0 <textdomain@plt>
  401d44:	adrp	x0, 402000 <__fxstatat@plt+0x6d0>
  401d48:	add	x0, x0, #0x834
  401d4c:	bl	4083f0 <__fxstatat@plt+0x6ac0>
  401d50:	mov	w8, wzr
  401d54:	mov	x23, xzr
  401d58:	mov	x22, xzr
  401d5c:	adrp	x10, 41a000 <__fxstatat@plt+0x186d0>
  401d60:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  401d64:	adrp	x11, 41a000 <__fxstatat@plt+0x186d0>
  401d68:	mov	w21, #0x1                   	// #1
  401d6c:	str	xzr, [sp, #8]
  401d70:	strb	wzr, [x10, #672]
  401d74:	strb	wzr, [x9, #673]
  401d78:	strb	wzr, [x11, #674]
  401d7c:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401d80:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  401d84:	mov	w0, w20
  401d88:	mov	x1, x19
  401d8c:	add	x2, x2, #0xa3b
  401d90:	add	x3, x3, #0x4c0
  401d94:	mov	x4, xzr
  401d98:	mov	w28, w8
  401d9c:	bl	4017c0 <getopt_long@plt>
  401da0:	cmp	w0, #0x60
  401da4:	b.le	401de4 <__fxstatat@plt+0x4b4>
  401da8:	cmp	w0, #0xff
  401dac:	b.gt	401e9c <__fxstatat@plt+0x56c>
  401db0:	sub	w8, w0, #0x61
  401db4:	cmp	w8, #0x17
  401db8:	b.hi	402810 <__fxstatat@plt+0xee0>  // b.pmore
  401dbc:	adrp	x11, 408000 <__fxstatat@plt+0x66d0>
  401dc0:	add	x11, x11, #0x478
  401dc4:	adr	x9, 401dd4 <__fxstatat@plt+0x4a4>
  401dc8:	ldrh	w10, [x11, x8, lsl #1]
  401dcc:	add	x9, x9, x10, lsl #2
  401dd0:	br	x9
  401dd4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401dd8:	str	w21, [x8, #504]
  401ddc:	mov	w8, w28
  401de0:	b	401d7c <__fxstatat@plt+0x44c>
  401de4:	cmp	w0, #0x2f
  401de8:	b.le	401e84 <__fxstatat@plt+0x554>
  401dec:	sub	w8, w0, #0x30
  401df0:	cmp	w8, #0x28
  401df4:	b.hi	402810 <__fxstatat@plt+0xee0>  // b.pmore
  401df8:	mov	x10, #0x20ff                	// #8447
  401dfc:	lsl	x9, x21, x8
  401e00:	movk	x10, #0x100, lsl #32
  401e04:	tst	x9, x10
  401e08:	b.eq	401ed4 <__fxstatat@plt+0x5a4>  // b.none
  401e0c:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401e10:	ldrsw	x8, [x8, #640]
  401e14:	add	x8, x19, x8, lsl #3
  401e18:	ldur	x25, [x8, #-8]
  401e1c:	mov	x0, x25
  401e20:	bl	4015b0 <strlen@plt>
  401e24:	ldr	x8, [sp, #16]
  401e28:	cmp	x23, #0x0
  401e2c:	cinc	x24, x23, ne  // ne = any
  401e30:	add	x27, x0, x24
  401e34:	mov	x26, x0
  401e38:	cmp	x8, x27
  401e3c:	b.hi	401e58 <__fxstatat@plt+0x528>  // b.pmore
  401e40:	add	x8, x27, #0x1
  401e44:	add	x1, sp, #0x10
  401e48:	mov	x0, x22
  401e4c:	str	x8, [sp, #16]
  401e50:	bl	404b90 <__fxstatat@plt+0x3260>
  401e54:	mov	x22, x0
  401e58:	mov	w8, #0x2c                  	// #44
  401e5c:	add	x0, x22, x24
  401e60:	add	x2, x26, #0x1
  401e64:	mov	x1, x25
  401e68:	strb	w8, [x22, x23]
  401e6c:	bl	401580 <memcpy@plt>
  401e70:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401e74:	strb	w21, [x8, #672]
  401e78:	mov	w8, w28
  401e7c:	mov	x23, x27
  401e80:	b	401d7c <__fxstatat@plt+0x44c>
  401e84:	cmp	w0, #0x2a
  401e88:	b.le	401f0c <__fxstatat@plt+0x5dc>
  401e8c:	sub	w8, w0, #0x2b
  401e90:	cmp	w8, #0x2
  401e94:	b.cc	401e0c <__fxstatat@plt+0x4dc>  // b.lo, b.ul, b.last
  401e98:	b	402810 <__fxstatat@plt+0xee0>
  401e9c:	cmp	w0, #0x100
  401ea0:	mov	w8, wzr
  401ea4:	b.eq	401d7c <__fxstatat@plt+0x44c>  // b.none
  401ea8:	cmp	w0, #0x101
  401eac:	b.ne	401eb8 <__fxstatat@plt+0x588>  // b.any
  401eb0:	mov	w8, #0x1                   	// #1
  401eb4:	b	401d7c <__fxstatat@plt+0x44c>
  401eb8:	cmp	w0, #0x102
  401ebc:	b.ne	402810 <__fxstatat@plt+0xee0>  // b.any
  401ec0:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401ec4:	ldr	x8, [x8, #632]
  401ec8:	str	x8, [sp, #8]
  401ecc:	mov	w8, w28
  401ed0:	b	401d7c <__fxstatat@plt+0x44c>
  401ed4:	cmp	x8, #0x22
  401ed8:	b.ne	402810 <__fxstatat@plt+0xee0>  // b.any
  401edc:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401ee0:	strb	w21, [x8, #674]
  401ee4:	mov	w8, w28
  401ee8:	b	401d7c <__fxstatat@plt+0x44c>
  401eec:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401ef0:	str	wzr, [x8, #504]
  401ef4:	mov	w8, w28
  401ef8:	b	401d7c <__fxstatat@plt+0x44c>
  401efc:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401f00:	strb	w21, [x8, #673]
  401f04:	mov	w8, w28
  401f08:	b	401d7c <__fxstatat@plt+0x44c>
  401f0c:	cmn	w0, #0x1
  401f10:	b.ne	402720 <__fxstatat@plt+0xdf0>  // b.any
  401f14:	ldr	x23, [sp, #8]
  401f18:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  401f1c:	cbz	x23, 401f30 <__fxstatat@plt+0x600>
  401f20:	cbz	x22, 401f48 <__fxstatat@plt+0x618>
  401f24:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401f28:	add	x1, x1, #0xaaa
  401f2c:	b	4027c0 <__fxstatat@plt+0xe90>
  401f30:	cbnz	x22, 401f48 <__fxstatat@plt+0x618>
  401f34:	adrp	x10, 41a000 <__fxstatat@plt+0x186d0>
  401f38:	ldrsw	x8, [x10, #640]
  401f3c:	add	w9, w8, #0x1
  401f40:	str	w9, [x10, #640]
  401f44:	ldr	x22, [x19, x8, lsl #3]
  401f48:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401f4c:	ldr	w8, [x8, #640]
  401f50:	cmp	w8, w20
  401f54:	b.ge	40277c <__fxstatat@plt+0xe4c>  // b.tcont
  401f58:	cbz	x23, 401f9c <__fxstatat@plt+0x66c>
  401f5c:	mov	x0, x23
  401f60:	bl	402d8c <__fxstatat@plt+0x145c>
  401f64:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401f68:	str	x0, [x8, #680]
  401f6c:	cbnz	x0, 401fc0 <__fxstatat@plt+0x690>
  401f70:	bl	4018f0 <__errno_location@plt>
  401f74:	ldr	w19, [x0]
  401f78:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401f7c:	add	x1, x1, #0xaff
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	mov	x0, xzr
  401f88:	bl	401880 <dcgettext@plt>
  401f8c:	mov	x20, x0
  401f90:	mov	w0, #0x4                   	// #4
  401f94:	mov	x1, x23
  401f98:	b	402014 <__fxstatat@plt+0x6e4>
  401f9c:	mov	x0, x22
  401fa0:	bl	402a34 <__fxstatat@plt+0x1104>
  401fa4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401fa8:	str	x0, [x8, #680]
  401fac:	cbz	x0, 4027e0 <__fxstatat@plt+0xeb0>
  401fb0:	mov	w0, wzr
  401fb4:	bl	4018c0 <umask@plt>
  401fb8:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401fbc:	str	w0, [x8, #688]
  401fc0:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  401fc4:	ldrb	w8, [x8, #674]
  401fc8:	adrp	x20, 41a000 <__fxstatat@plt+0x186d0>
  401fcc:	and	w8, w28, w8
  401fd0:	tbz	w8, #0, 40202c <__fxstatat@plt+0x6fc>
  401fd4:	adrp	x0, 41a000 <__fxstatat@plt+0x186d0>
  401fd8:	add	x0, x0, #0x2b8
  401fdc:	bl	4045b4 <__fxstatat@plt+0x2c84>
  401fe0:	str	x0, [x20, #712]
  401fe4:	cbnz	x0, 402030 <__fxstatat@plt+0x700>
  401fe8:	bl	4018f0 <__errno_location@plt>
  401fec:	ldr	w19, [x0]
  401ff0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  401ff4:	add	x1, x1, #0xaff
  401ff8:	mov	w2, #0x5                   	// #5
  401ffc:	mov	x0, xzr
  402000:	bl	401880 <dcgettext@plt>
  402004:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402008:	mov	x20, x0
  40200c:	add	x1, x1, #0x4
  402010:	mov	w0, #0x4                   	// #4
  402014:	bl	40415c <__fxstatat@plt+0x282c>
  402018:	mov	x3, x0
  40201c:	mov	w0, #0x1                   	// #1
  402020:	mov	w1, w19
  402024:	mov	x2, x20
  402028:	bl	4015e0 <error@plt>
  40202c:	str	xzr, [x20, #712]
  402030:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402034:	ldrsw	x8, [x8, #640]
  402038:	mov	w1, #0x411                 	// #1041
  40203c:	mov	x2, xzr
  402040:	add	x0, x19, x8, lsl #3
  402044:	bl	404d0c <__fxstatat@plt+0x33dc>
  402048:	mov	x19, x0
  40204c:	bl	4056a8 <__fxstatat@plt+0x3d78>
  402050:	cbz	x0, 40267c <__fxstatat@plt+0xd4c>
  402054:	add	x8, sp, #0x18
  402058:	sub	x9, x29, #0x14
  40205c:	orr	x8, x8, #0x1
  402060:	mov	x23, x0
  402064:	mov	w26, #0x1                   	// #1
  402068:	str	x8, [sp, #8]
  40206c:	orr	x8, x9, #0x1
  402070:	str	x8, [sp]
  402074:	ldrh	w8, [x23, #108]
  402078:	ldp	x20, x27, [x23, #48]
  40207c:	sub	w8, w8, #0x2
  402080:	cmp	w8, #0xb
  402084:	b.hi	4020f4 <__fxstatat@plt+0x7c4>  // b.pmore
  402088:	adrp	x11, 408000 <__fxstatat@plt+0x66d0>
  40208c:	add	x11, x11, #0x4a8
  402090:	adr	x9, 4020a4 <__fxstatat@plt+0x774>
  402094:	ldrh	w10, [x11, x8, lsl #1]
  402098:	add	x9, x9, x10, lsl #2
  40209c:	mov	w25, #0x1                   	// #1
  4020a0:	br	x9
  4020a4:	mov	x0, x19
  4020a8:	mov	x1, x23
  4020ac:	bl	404d5c <__fxstatat@plt+0x342c>
  4020b0:	tbz	w0, #0, 4020f4 <__fxstatat@plt+0x7c4>
  4020b4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4020b8:	mov	w2, #0x5                   	// #5
  4020bc:	mov	x0, xzr
  4020c0:	add	x1, x1, #0xd26
  4020c4:	bl	401880 <dcgettext@plt>
  4020c8:	mov	x20, x0
  4020cc:	mov	w1, #0x3                   	// #3
  4020d0:	mov	w0, wzr
  4020d4:	mov	x2, x27
  4020d8:	bl	404320 <__fxstatat@plt+0x29f0>
  4020dc:	mov	x3, x0
  4020e0:	mov	w0, wzr
  4020e4:	mov	w1, wzr
  4020e8:	mov	x2, x20
  4020ec:	bl	4015e0 <error@plt>
  4020f0:	b	402660 <__fxstatat@plt+0xd30>
  4020f4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4020f8:	ldr	x8, [x8, #712]
  4020fc:	cbz	x8, 402190 <__fxstatat@plt+0x860>
  402100:	ldr	x9, [x23, #128]
  402104:	ldr	x10, [x8]
  402108:	cmp	x9, x10
  40210c:	b.ne	402190 <__fxstatat@plt+0x860>  // b.any
  402110:	ldr	x9, [x23, #120]
  402114:	ldr	x8, [x8, #8]
  402118:	cmp	x9, x8
  40211c:	b.ne	402190 <__fxstatat@plt+0x860>  // b.any
  402120:	adrp	x24, 409000 <__fxstatat@plt+0x76d0>
  402124:	add	x24, x24, #0x4
  402128:	mov	x0, x27
  40212c:	mov	x1, x24
  402130:	bl	4017e0 <strcmp@plt>
  402134:	mov	w2, #0x5                   	// #5
  402138:	cbz	w0, 4025f0 <__fxstatat@plt+0xcc0>
  40213c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402140:	mov	x0, xzr
  402144:	add	x1, x1, #0xe0d
  402148:	bl	401880 <dcgettext@plt>
  40214c:	mov	x20, x0
  402150:	mov	w1, #0x4                   	// #4
  402154:	mov	w0, wzr
  402158:	mov	x2, x27
  40215c:	bl	4040c4 <__fxstatat@plt+0x2794>
  402160:	mov	x22, x0
  402164:	mov	w0, #0x1                   	// #1
  402168:	mov	w1, #0x4                   	// #4
  40216c:	mov	x2, x24
  402170:	bl	4040c4 <__fxstatat@plt+0x2794>
  402174:	mov	x4, x0
  402178:	mov	w0, wzr
  40217c:	mov	w1, wzr
  402180:	mov	x2, x20
  402184:	mov	x3, x22
  402188:	bl	4015e0 <error@plt>
  40218c:	b	402624 <__fxstatat@plt+0xcf4>
  402190:	ldr	w24, [x23, #136]
  402194:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402198:	ldr	w2, [x8, #688]
  40219c:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4021a0:	ldr	x3, [x8, #680]
  4021a4:	and	w21, w24, #0xf000
  4021a8:	cmp	w21, #0x4, lsl #12
  4021ac:	cset	w1, eq  // eq = none
  4021b0:	mov	w0, w24
  4021b4:	mov	x4, xzr
  4021b8:	bl	402de4 <__fxstatat@plt+0x14b4>
  4021bc:	cmp	w21, #0xa, lsl #12
  4021c0:	mov	w22, w0
  4021c4:	b.ne	402358 <__fxstatat@plt+0xa28>  // b.any
  4021c8:	mov	w28, wzr
  4021cc:	mov	w25, #0x1                   	// #1
  4021d0:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  4021d4:	b	4022c8 <__fxstatat@plt+0x998>
  4021d8:	ldrb	w8, [x21, #673]
  4021dc:	tbnz	w8, #0, 4022c0 <__fxstatat@plt+0x990>
  4021e0:	ldr	w22, [x23, #64]
  4021e4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	mov	x0, xzr
  4021f0:	add	x1, x1, #0xce7
  4021f4:	b	402298 <__fxstatat@plt+0x968>
  4021f8:	ldrb	w8, [x21, #673]
  4021fc:	tbnz	w8, #0, 4022c0 <__fxstatat@plt+0x990>
  402200:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402204:	mov	w2, #0x5                   	// #5
  402208:	mov	x0, xzr
  40220c:	add	x1, x1, #0xd00
  402210:	bl	401880 <dcgettext@plt>
  402214:	mov	x22, x0
  402218:	mov	w0, #0x4                   	// #4
  40221c:	mov	x1, x27
  402220:	bl	40415c <__fxstatat@plt+0x282c>
  402224:	mov	x3, x0
  402228:	mov	w0, wzr
  40222c:	mov	w1, wzr
  402230:	mov	x2, x22
  402234:	b	4022bc <__fxstatat@plt+0x98c>
  402238:	ldrb	w8, [x21, #673]
  40223c:	tbnz	w8, #0, 4022c0 <__fxstatat@plt+0x990>
  402240:	ldr	w22, [x23, #64]
  402244:	mov	w1, #0x3                   	// #3
  402248:	mov	w0, wzr
  40224c:	mov	x2, x27
  402250:	bl	404320 <__fxstatat@plt+0x29f0>
  402254:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  402258:	mov	x3, x0
  40225c:	mov	w0, wzr
  402260:	mov	w1, w22
  402264:	add	x2, x2, #0xb2c
  402268:	b	4022bc <__fxstatat@plt+0x98c>
  40226c:	ldr	x8, [x23, #88]
  402270:	cbnz	x8, 40227c <__fxstatat@plt+0x94c>
  402274:	ldr	x8, [x23, #32]
  402278:	cbz	x8, 4025e0 <__fxstatat@plt+0xcb0>
  40227c:	ldrb	w8, [x21, #673]
  402280:	tbnz	w8, #0, 4022c0 <__fxstatat@plt+0x990>
  402284:	ldr	w22, [x23, #64]
  402288:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40228c:	mov	w2, #0x5                   	// #5
  402290:	mov	x0, xzr
  402294:	add	x1, x1, #0xcd6
  402298:	bl	401880 <dcgettext@plt>
  40229c:	mov	x24, x0
  4022a0:	mov	w0, #0x4                   	// #4
  4022a4:	mov	x1, x27
  4022a8:	bl	40415c <__fxstatat@plt+0x282c>
  4022ac:	mov	x3, x0
  4022b0:	mov	w0, wzr
  4022b4:	mov	w1, w22
  4022b8:	mov	x2, x24
  4022bc:	bl	4015e0 <error@plt>
  4022c0:	mov	w28, wzr
  4022c4:	mov	w25, wzr
  4022c8:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4022cc:	ldr	w8, [x8, #504]
  4022d0:	cmp	w8, #0x2
  4022d4:	b.eq	40250c <__fxstatat@plt+0xbdc>  // b.none
  4022d8:	cbz	w28, 40234c <__fxstatat@plt+0xa1c>
  4022dc:	tst	w22, #0xe00
  4022e0:	mov	w8, w22
  4022e4:	b.eq	4023d0 <__fxstatat@plt+0xaa0>  // b.none
  4022e8:	ldr	w0, [x19, #44]
  4022ec:	add	x2, sp, #0x18
  4022f0:	mov	x1, x20
  4022f4:	mov	w3, wzr
  4022f8:	bl	408430 <__fxstatat@plt+0x6b00>
  4022fc:	cbz	w0, 4023cc <__fxstatat@plt+0xa9c>
  402300:	ldrb	w8, [x21, #673]
  402304:	tbnz	w8, #0, 40234c <__fxstatat@plt+0xa1c>
  402308:	bl	4018f0 <__errno_location@plt>
  40230c:	ldr	w20, [x0]
  402310:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	add	x1, x1, #0xeb6
  402320:	bl	401880 <dcgettext@plt>
  402324:	mov	x21, x0
  402328:	mov	w0, #0x4                   	// #4
  40232c:	mov	x1, x27
  402330:	bl	40415c <__fxstatat@plt+0x282c>
  402334:	mov	x3, x0
  402338:	mov	w0, wzr
  40233c:	mov	w1, w20
  402340:	mov	x2, x21
  402344:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  402348:	bl	4015e0 <error@plt>
  40234c:	mov	w8, wzr
  402350:	tbz	w8, #0, 4023e0 <__fxstatat@plt+0xab0>
  402354:	b	4023ec <__fxstatat@plt+0xabc>
  402358:	ldr	w0, [x19, #44]
  40235c:	mov	x1, x20
  402360:	mov	w2, w22
  402364:	mov	w3, wzr
  402368:	bl	401910 <fchmodat@plt>
  40236c:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  402370:	cbz	w0, 4025d4 <__fxstatat@plt+0xca4>
  402374:	ldrb	w8, [x21, #673]
  402378:	tbnz	w8, #0, 4023c0 <__fxstatat@plt+0xa90>
  40237c:	bl	4018f0 <__errno_location@plt>
  402380:	ldr	w21, [x0]
  402384:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402388:	mov	w2, #0x5                   	// #5
  40238c:	mov	x0, xzr
  402390:	add	x1, x1, #0xe78
  402394:	bl	401880 <dcgettext@plt>
  402398:	mov	x25, x0
  40239c:	mov	w0, #0x4                   	// #4
  4023a0:	mov	x1, x27
  4023a4:	bl	40415c <__fxstatat@plt+0x282c>
  4023a8:	mov	x3, x0
  4023ac:	mov	w0, wzr
  4023b0:	mov	w1, w21
  4023b4:	mov	x2, x25
  4023b8:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  4023bc:	bl	4015e0 <error@plt>
  4023c0:	mov	w28, wzr
  4023c4:	mov	w25, wzr
  4023c8:	b	4022c8 <__fxstatat@plt+0x998>
  4023cc:	ldr	w8, [sp, #40]
  4023d0:	eor	w8, w8, w24
  4023d4:	tst	w8, #0xfff
  4023d8:	cset	w8, ne  // ne = any
  4023dc:	tbnz	w8, #0, 4023ec <__fxstatat@plt+0xabc>
  4023e0:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  4023e4:	ldr	w9, [x9, #504]
  4023e8:	cbnz	w9, 40250c <__fxstatat@plt+0xbdc>
  4023ec:	cmp	w8, #0x0
  4023f0:	mov	w8, #0x3                   	// #3
  4023f4:	csinc	w8, w8, wzr, eq  // eq = none
  4023f8:	cmp	w28, #0x0
  4023fc:	csel	w8, w8, wzr, ne  // ne = any
  402400:	cmp	w25, #0x0
  402404:	mov	w9, #0x2                   	// #2
  402408:	csel	w20, w8, w9, ne  // ne = any
  40240c:	cbz	w20, 402454 <__fxstatat@plt+0xb24>
  402410:	add	x1, sp, #0x18
  402414:	mov	w0, w22
  402418:	bl	402908 <__fxstatat@plt+0xfd8>
  40241c:	sub	x1, x29, #0x14
  402420:	mov	w0, w24
  402424:	strb	wzr, [sp, #34]
  402428:	bl	402908 <__fxstatat@plt+0xfd8>
  40242c:	cmp	w20, #0x1
  402430:	sturb	wzr, [x29, #-10]
  402434:	b.eq	4024cc <__fxstatat@plt+0xb9c>  // b.none
  402438:	cmp	w20, #0x3
  40243c:	b.eq	40248c <__fxstatat@plt+0xb5c>  // b.none
  402440:	cmp	w20, #0x2
  402444:	b.ne	402778 <__fxstatat@plt+0xe48>  // b.any
  402448:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40244c:	add	x1, x1, #0xf3d
  402450:	b	4024d4 <__fxstatat@plt+0xba4>
  402454:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	add	x1, x1, #0xed3
  402464:	bl	401880 <dcgettext@plt>
  402468:	mov	x20, x0
  40246c:	mov	w0, #0x4                   	// #4
  402470:	mov	x1, x27
  402474:	bl	40415c <__fxstatat@plt+0x282c>
  402478:	mov	x2, x0
  40247c:	mov	w0, #0x1                   	// #1
  402480:	mov	x1, x20
  402484:	bl	4016d0 <__printf_chk@plt>
  402488:	b	40250c <__fxstatat@plt+0xbdc>
  40248c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402490:	mov	w2, #0x5                   	// #5
  402494:	mov	x0, xzr
  402498:	add	x1, x1, #0xf78
  40249c:	bl	401880 <dcgettext@plt>
  4024a0:	mov	x20, x0
  4024a4:	mov	w0, #0x4                   	// #4
  4024a8:	mov	x1, x27
  4024ac:	bl	40415c <__fxstatat@plt+0x282c>
  4024b0:	ldr	x4, [sp, #8]
  4024b4:	mov	x2, x0
  4024b8:	and	w3, w22, #0xfff
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	mov	x1, x20
  4024c4:	bl	4016d0 <__printf_chk@plt>
  4024c8:	b	40250c <__fxstatat@plt+0xbdc>
  4024cc:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4024d0:	add	x1, x1, #0xf0b
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	mov	x0, xzr
  4024dc:	bl	401880 <dcgettext@plt>
  4024e0:	mov	x20, x0
  4024e4:	mov	w0, #0x4                   	// #4
  4024e8:	mov	x1, x27
  4024ec:	bl	40415c <__fxstatat@plt+0x282c>
  4024f0:	ldp	x4, x6, [sp]
  4024f4:	mov	x2, x0
  4024f8:	and	w3, w24, #0xfff
  4024fc:	and	w5, w22, #0xfff
  402500:	mov	w0, #0x1                   	// #1
  402504:	mov	x1, x20
  402508:	bl	4016d0 <__printf_chk@plt>
  40250c:	cbz	w28, 4025b4 <__fxstatat@plt+0xc84>
  402510:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402514:	ldrb	w8, [x8, #672]
  402518:	cmp	w8, #0x1
  40251c:	b.ne	4025b4 <__fxstatat@plt+0xc84>  // b.any
  402520:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402524:	ldr	x3, [x8, #680]
  402528:	and	w8, w24, #0xf000
  40252c:	cmp	w8, #0x4, lsl #12
  402530:	cset	w1, eq  // eq = none
  402534:	mov	w0, w24
  402538:	mov	w2, wzr
  40253c:	mov	x4, xzr
  402540:	bl	402de4 <__fxstatat@plt+0x14b4>
  402544:	bics	wzr, w22, w0
  402548:	b.eq	4025b4 <__fxstatat@plt+0xc84>  // b.none
  40254c:	mov	w20, w0
  402550:	add	x1, sp, #0x18
  402554:	mov	w0, w22
  402558:	bl	402908 <__fxstatat@plt+0xfd8>
  40255c:	sub	x1, x29, #0x14
  402560:	mov	w0, w20
  402564:	bl	402908 <__fxstatat@plt+0xfd8>
  402568:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40256c:	mov	w2, #0x5                   	// #5
  402570:	mov	x0, xzr
  402574:	add	x1, x1, #0xe93
  402578:	sturb	wzr, [x29, #-10]
  40257c:	strb	wzr, [sp, #34]
  402580:	bl	401880 <dcgettext@plt>
  402584:	mov	x20, x0
  402588:	mov	w1, #0x3                   	// #3
  40258c:	mov	w0, wzr
  402590:	mov	x2, x27
  402594:	bl	404320 <__fxstatat@plt+0x29f0>
  402598:	ldp	x5, x4, [sp]
  40259c:	mov	x3, x0
  4025a0:	mov	w0, wzr
  4025a4:	mov	w1, wzr
  4025a8:	mov	x2, x20
  4025ac:	bl	4015e0 <error@plt>
  4025b0:	mov	w25, wzr
  4025b4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4025b8:	ldrb	w8, [x8, #674]
  4025bc:	tbnz	w8, #0, 402664 <__fxstatat@plt+0xd34>
  4025c0:	mov	w2, #0x4                   	// #4
  4025c4:	mov	x0, x19
  4025c8:	mov	x1, x23
  4025cc:	bl	4068d4 <__fxstatat@plt+0x4fa4>
  4025d0:	b	402664 <__fxstatat@plt+0xd34>
  4025d4:	mov	w28, #0x1                   	// #1
  4025d8:	mov	w25, #0x1                   	// #1
  4025dc:	b	4022c8 <__fxstatat@plt+0x998>
  4025e0:	mov	w25, #0x1                   	// #1
  4025e4:	str	x25, [x23, #32]
  4025e8:	mov	w2, #0x1                   	// #1
  4025ec:	b	4025c4 <__fxstatat@plt+0xc94>
  4025f0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4025f4:	mov	x0, xzr
  4025f8:	add	x1, x1, #0xde0
  4025fc:	bl	401880 <dcgettext@plt>
  402600:	mov	x20, x0
  402604:	mov	w0, #0x4                   	// #4
  402608:	mov	x1, x27
  40260c:	bl	40415c <__fxstatat@plt+0x282c>
  402610:	mov	x3, x0
  402614:	mov	w0, wzr
  402618:	mov	w1, wzr
  40261c:	mov	x2, x20
  402620:	bl	4015e0 <error@plt>
  402624:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402628:	mov	w2, #0x5                   	// #5
  40262c:	mov	x0, xzr
  402630:	add	x1, x1, #0xe47
  402634:	bl	401880 <dcgettext@plt>
  402638:	mov	x2, x0
  40263c:	mov	w0, wzr
  402640:	mov	w1, wzr
  402644:	bl	4015e0 <error@plt>
  402648:	mov	w2, #0x4                   	// #4
  40264c:	mov	x0, x19
  402650:	mov	x1, x23
  402654:	bl	4068d4 <__fxstatat@plt+0x4fa4>
  402658:	mov	x0, x19
  40265c:	bl	4056a8 <__fxstatat@plt+0x3d78>
  402660:	mov	w25, wzr
  402664:	mov	x0, x19
  402668:	and	w26, w26, w25
  40266c:	bl	4056a8 <__fxstatat@plt+0x3d78>
  402670:	mov	x23, x0
  402674:	cbnz	x0, 402074 <__fxstatat@plt+0x744>
  402678:	b	402680 <__fxstatat@plt+0xd50>
  40267c:	mov	w26, #0x1                   	// #1
  402680:	bl	4018f0 <__errno_location@plt>
  402684:	ldr	w21, [x0]
  402688:	mov	x20, x0
  40268c:	cbz	w21, 4026c4 <__fxstatat@plt+0xd94>
  402690:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402694:	ldrb	w8, [x8, #673]
  402698:	tbnz	w8, #0, 4026c0 <__fxstatat@plt+0xd90>
  40269c:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4026a0:	add	x1, x1, #0xcb5
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	mov	x0, xzr
  4026ac:	bl	401880 <dcgettext@plt>
  4026b0:	mov	x2, x0
  4026b4:	mov	w0, wzr
  4026b8:	mov	w1, w21
  4026bc:	bl	4015e0 <error@plt>
  4026c0:	mov	w26, wzr
  4026c4:	mov	x0, x19
  4026c8:	bl	40553c <__fxstatat@plt+0x3c0c>
  4026cc:	cbz	w0, 4026fc <__fxstatat@plt+0xdcc>
  4026d0:	ldr	w19, [x20]
  4026d4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4026d8:	add	x1, x1, #0xcc5
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	mov	x0, xzr
  4026e4:	bl	401880 <dcgettext@plt>
  4026e8:	mov	x2, x0
  4026ec:	mov	w0, wzr
  4026f0:	mov	w1, w19
  4026f4:	bl	4015e0 <error@plt>
  4026f8:	mov	w26, wzr
  4026fc:	eor	w0, w26, #0x1
  402700:	ldp	x20, x19, [sp, #256]
  402704:	ldp	x22, x21, [sp, #240]
  402708:	ldp	x24, x23, [sp, #224]
  40270c:	ldp	x26, x25, [sp, #208]
  402710:	ldp	x28, x27, [sp, #192]
  402714:	ldp	x29, x30, [sp, #176]
  402718:	add	sp, sp, #0x110
  40271c:	ret
  402720:	cmn	w0, #0x3
  402724:	b.ne	402768 <__fxstatat@plt+0xe38>  // b.any
  402728:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  40272c:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  402730:	ldr	x0, [x8, #648]
  402734:	ldr	x3, [x9, #512]
  402738:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  40273c:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  402740:	adrp	x4, 408000 <__fxstatat@plt+0x66d0>
  402744:	adrp	x5, 408000 <__fxstatat@plt+0x66d0>
  402748:	add	x1, x1, #0xa23
  40274c:	add	x2, x2, #0xa7f
  402750:	add	x4, x4, #0xa8d
  402754:	add	x5, x5, #0xa9d
  402758:	mov	x6, xzr
  40275c:	bl	404980 <__fxstatat@plt+0x3050>
  402760:	mov	w0, wzr
  402764:	bl	4015d0 <exit@plt>
  402768:	cmn	w0, #0x2
  40276c:	b.ne	402810 <__fxstatat@plt+0xee0>  // b.any
  402770:	mov	w0, wzr
  402774:	bl	401a4c <__fxstatat@plt+0x11c>
  402778:	bl	401790 <abort@plt>
  40277c:	cbz	x22, 4027b8 <__fxstatat@plt+0xe88>
  402780:	sub	w8, w8, #0x1
  402784:	ldr	x8, [x19, w8, sxtw #3]
  402788:	cmp	x22, x8
  40278c:	b.ne	4027b8 <__fxstatat@plt+0xe88>  // b.any
  402790:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402794:	add	x1, x1, #0xae6
  402798:	mov	w2, #0x5                   	// #5
  40279c:	mov	x0, xzr
  4027a0:	bl	401880 <dcgettext@plt>
  4027a4:	sub	w8, w20, #0x1
  4027a8:	ldr	x8, [x19, w8, sxtw #3]
  4027ac:	mov	x19, x0
  4027b0:	mov	x0, x8
  4027b4:	b	4027f8 <__fxstatat@plt+0xec8>
  4027b8:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4027bc:	add	x1, x1, #0xad6
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	mov	x0, xzr
  4027c8:	bl	401880 <dcgettext@plt>
  4027cc:	mov	x2, x0
  4027d0:	mov	w0, wzr
  4027d4:	mov	w1, wzr
  4027d8:	bl	4015e0 <error@plt>
  4027dc:	b	402810 <__fxstatat@plt+0xee0>
  4027e0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4027e4:	add	x1, x1, #0xb1e
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	bl	401880 <dcgettext@plt>
  4027f0:	mov	x19, x0
  4027f4:	mov	x0, x22
  4027f8:	bl	404464 <__fxstatat@plt+0x2b34>
  4027fc:	mov	x3, x0
  402800:	mov	w0, wzr
  402804:	mov	w1, wzr
  402808:	mov	x2, x19
  40280c:	bl	4015e0 <error@plt>
  402810:	mov	w0, #0x1                   	// #1
  402814:	bl	401a4c <__fxstatat@plt+0x11c>
  402818:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  40281c:	str	x0, [x8, #720]
  402820:	ret
  402824:	and	w8, w0, #0x1
  402828:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  40282c:	strb	w8, [x9, #728]
  402830:	ret
  402834:	stp	x29, x30, [sp, #-48]!
  402838:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  40283c:	ldr	x0, [x8, #648]
  402840:	str	x21, [sp, #16]
  402844:	stp	x20, x19, [sp, #32]
  402848:	mov	x29, sp
  40284c:	bl	406c68 <__fxstatat@plt+0x5338>
  402850:	cbz	w0, 402870 <__fxstatat@plt+0xf40>
  402854:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402858:	ldrb	w8, [x8, #728]
  40285c:	cbz	w8, 402890 <__fxstatat@plt+0xf60>
  402860:	bl	4018f0 <__errno_location@plt>
  402864:	ldr	w8, [x0]
  402868:	cmp	w8, #0x20
  40286c:	b.ne	402890 <__fxstatat@plt+0xf60>  // b.any
  402870:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402874:	ldr	x0, [x8, #624]
  402878:	bl	406c68 <__fxstatat@plt+0x5338>
  40287c:	cbnz	w0, 4028fc <__fxstatat@plt+0xfcc>
  402880:	ldp	x20, x19, [sp, #32]
  402884:	ldr	x21, [sp, #16]
  402888:	ldp	x29, x30, [sp], #48
  40288c:	ret
  402890:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402894:	add	x1, x1, #0xfa0
  402898:	mov	w2, #0x5                   	// #5
  40289c:	mov	x0, xzr
  4028a0:	bl	401880 <dcgettext@plt>
  4028a4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4028a8:	ldr	x21, [x8, #720]
  4028ac:	mov	x19, x0
  4028b0:	bl	4018f0 <__errno_location@plt>
  4028b4:	ldr	w20, [x0]
  4028b8:	cbnz	x21, 4028d8 <__fxstatat@plt+0xfa8>
  4028bc:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  4028c0:	add	x2, x2, #0xb2c
  4028c4:	mov	w0, wzr
  4028c8:	mov	w1, w20
  4028cc:	mov	x3, x19
  4028d0:	bl	4015e0 <error@plt>
  4028d4:	b	4028fc <__fxstatat@plt+0xfcc>
  4028d8:	mov	x0, x21
  4028dc:	bl	404270 <__fxstatat@plt+0x2940>
  4028e0:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  4028e4:	mov	x3, x0
  4028e8:	add	x2, x2, #0xfac
  4028ec:	mov	w0, wzr
  4028f0:	mov	w1, w20
  4028f4:	mov	x4, x19
  4028f8:	bl	4015e0 <error@plt>
  4028fc:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402900:	ldr	w0, [x8, #520]
  402904:	bl	4015a0 <_exit@plt>
  402908:	and	w8, w0, #0xf000
  40290c:	sub	w8, w8, #0x1, lsl #12
  402910:	lsr	w8, w8, #12
  402914:	cmp	w8, #0xb
  402918:	b.hi	402948 <__fxstatat@plt+0x1018>  // b.pmore
  40291c:	adrp	x9, 408000 <__fxstatat@plt+0x66d0>
  402920:	add	x9, x9, #0xfb3
  402924:	adr	x10, 402938 <__fxstatat@plt+0x1008>
  402928:	ldrb	w11, [x9, x8]
  40292c:	add	x10, x10, x11, lsl #2
  402930:	mov	w8, #0x2d                  	// #45
  402934:	br	x10
  402938:	mov	w8, #0x70                  	// #112
  40293c:	b	40296c <__fxstatat@plt+0x103c>
  402940:	mov	w8, #0x63                  	// #99
  402944:	b	40296c <__fxstatat@plt+0x103c>
  402948:	mov	w8, #0x3f                  	// #63
  40294c:	b	40296c <__fxstatat@plt+0x103c>
  402950:	mov	w8, #0x64                  	// #100
  402954:	b	40296c <__fxstatat@plt+0x103c>
  402958:	mov	w8, #0x6c                  	// #108
  40295c:	b	40296c <__fxstatat@plt+0x103c>
  402960:	mov	w8, #0x73                  	// #115
  402964:	b	40296c <__fxstatat@plt+0x103c>
  402968:	mov	w8, #0x62                  	// #98
  40296c:	strb	w8, [x1]
  402970:	tst	w0, #0x100
  402974:	mov	w8, #0x72                  	// #114
  402978:	mov	w9, #0x2d                  	// #45
  40297c:	mov	w10, #0x77                  	// #119
  402980:	csel	w14, w9, w8, eq  // eq = none
  402984:	tst	w0, #0x80
  402988:	mov	w11, #0x53                  	// #83
  40298c:	mov	w12, #0x73                  	// #115
  402990:	mov	w13, #0x78                  	// #120
  402994:	strb	w14, [x1, #1]
  402998:	csel	w14, w9, w10, eq  // eq = none
  40299c:	tst	w0, #0x40
  4029a0:	strb	w14, [x1, #2]
  4029a4:	csel	w14, w12, w11, ne  // ne = any
  4029a8:	csel	w15, w13, w9, ne  // ne = any
  4029ac:	tst	w0, #0x800
  4029b0:	csel	w14, w15, w14, eq  // eq = none
  4029b4:	tst	w0, #0x20
  4029b8:	strb	w14, [x1, #3]
  4029bc:	csel	w14, w9, w8, eq  // eq = none
  4029c0:	tst	w0, #0x10
  4029c4:	strb	w14, [x1, #4]
  4029c8:	csel	w14, w9, w10, eq  // eq = none
  4029cc:	tst	w0, #0x8
  4029d0:	csel	w11, w12, w11, ne  // ne = any
  4029d4:	csel	w12, w13, w9, ne  // ne = any
  4029d8:	tst	w0, #0x400
  4029dc:	csel	w11, w12, w11, eq  // eq = none
  4029e0:	tst	w0, #0x4
  4029e4:	csel	w8, w9, w8, eq  // eq = none
  4029e8:	tst	w0, #0x2
  4029ec:	mov	w15, #0x54                  	// #84
  4029f0:	strb	w14, [x1, #5]
  4029f4:	mov	w14, #0x74                  	// #116
  4029f8:	strb	w8, [x1, #7]
  4029fc:	csel	w8, w9, w10, eq  // eq = none
  402a00:	tst	w0, #0x1
  402a04:	strb	w8, [x1, #8]
  402a08:	csel	w8, w14, w15, ne  // ne = any
  402a0c:	csel	w9, w13, w9, ne  // ne = any
  402a10:	tst	w0, #0x200
  402a14:	mov	w12, #0x20                  	// #32
  402a18:	csel	w8, w9, w8, eq  // eq = none
  402a1c:	strb	w11, [x1, #6]
  402a20:	strb	w8, [x1, #9]
  402a24:	strh	w12, [x1, #10]
  402a28:	ret
  402a2c:	ldr	w0, [x0, #16]
  402a30:	b	402908 <__fxstatat@plt+0xfd8>
  402a34:	stp	x29, x30, [sp, #-48]!
  402a38:	stp	x20, x19, [sp, #32]
  402a3c:	ldrb	w10, [x0]
  402a40:	mov	x19, x0
  402a44:	str	x21, [sp, #16]
  402a48:	mov	x29, sp
  402a4c:	and	w8, w10, #0xf8
  402a50:	cmp	w8, #0x30
  402a54:	b.ne	402ac8 <__fxstatat@plt+0x1198>  // b.any
  402a58:	mov	w20, wzr
  402a5c:	mov	x8, x19
  402a60:	lsl	w9, w20, #3
  402a64:	add	w9, w9, w10, uxtb
  402a68:	sub	w20, w9, #0x30
  402a6c:	cmp	w20, #0xfff
  402a70:	b.hi	402d68 <__fxstatat@plt+0x1438>  // b.pmore
  402a74:	ldrb	w10, [x8, #1]
  402a78:	add	x9, x8, #0x1
  402a7c:	and	w8, w10, #0xf8
  402a80:	cmp	w8, #0x30
  402a84:	mov	x8, x9
  402a88:	b.eq	402a60 <__fxstatat@plt+0x1130>  // b.none
  402a8c:	cbnz	w10, 402d68 <__fxstatat@plt+0x1438>
  402a90:	sub	x8, x9, x19
  402a94:	and	w9, w20, #0xc00
  402a98:	orr	w9, w9, #0x3ff
  402a9c:	cmp	x8, #0x5
  402aa0:	mov	w19, #0xfff                 	// #4095
  402aa4:	mov	w0, #0x20                  	// #32
  402aa8:	csel	w21, w9, w19, lt  // lt = tstop
  402aac:	bl	404a8c <__fxstatat@plt+0x315c>
  402ab0:	mov	w8, #0x13d                 	// #317
  402ab4:	stp	w19, w20, [x0, #4]
  402ab8:	str	w21, [x0, #12]
  402abc:	strh	w8, [x0]
  402ac0:	strb	wzr, [x0, #17]
  402ac4:	b	402d6c <__fxstatat@plt+0x143c>
  402ac8:	mov	w9, #0x1                   	// #1
  402acc:	mov	w8, #0x1                   	// #1
  402ad0:	and	w10, w10, #0xff
  402ad4:	cmp	w10, #0x2c
  402ad8:	b.le	402af4 <__fxstatat@plt+0x11c4>
  402adc:	cmp	w10, #0x2d
  402ae0:	b.eq	402b0c <__fxstatat@plt+0x11dc>  // b.none
  402ae4:	cmp	w10, #0x3d
  402ae8:	mov	w11, #0x1                   	// #1
  402aec:	b.eq	402b10 <__fxstatat@plt+0x11e0>  // b.none
  402af0:	b	402b04 <__fxstatat@plt+0x11d4>
  402af4:	cmp	w10, #0x2b
  402af8:	mov	w11, #0x1                   	// #1
  402afc:	b.eq	402b10 <__fxstatat@plt+0x11e0>  // b.none
  402b00:	cbz	w10, 402b20 <__fxstatat@plt+0x11f0>
  402b04:	mov	x11, xzr
  402b08:	b	402b10 <__fxstatat@plt+0x11e0>
  402b0c:	mov	w11, #0x1                   	// #1
  402b10:	ldrb	w10, [x19, x9]
  402b14:	add	x8, x11, x8
  402b18:	add	x9, x9, #0x1
  402b1c:	b	402ad0 <__fxstatat@plt+0x11a0>
  402b20:	lsr	x9, x8, #59
  402b24:	cbnz	x9, 402d88 <__fxstatat@plt+0x1458>
  402b28:	lsl	x0, x8, #4
  402b2c:	bl	404a8c <__fxstatat@plt+0x315c>
  402b30:	adrp	x8, 408000 <__fxstatat@plt+0x66d0>
  402b34:	mov	x12, xzr
  402b38:	add	x8, x8, #0xfbf
  402b3c:	mov	w9, #0x124                 	// #292
  402b40:	mov	w10, #0x92                  	// #146
  402b44:	mov	w11, #0x49                  	// #73
  402b48:	mov	w13, wzr
  402b4c:	ldrb	w14, [x19]
  402b50:	cmp	w14, #0x66
  402b54:	b.gt	402b70 <__fxstatat@plt+0x1240>
  402b58:	cmp	w14, #0x60
  402b5c:	b.le	402ba8 <__fxstatat@plt+0x1278>
  402b60:	cmp	w14, #0x61
  402b64:	b.ne	402d64 <__fxstatat@plt+0x1434>  // b.any
  402b68:	mov	w14, #0xfff                 	// #4095
  402b6c:	b	402b9c <__fxstatat@plt+0x126c>
  402b70:	cmp	w14, #0x67
  402b74:	b.eq	402b90 <__fxstatat@plt+0x1260>  // b.none
  402b78:	cmp	w14, #0x6f
  402b7c:	b.eq	402b98 <__fxstatat@plt+0x1268>  // b.none
  402b80:	cmp	w14, #0x75
  402b84:	b.ne	402d64 <__fxstatat@plt+0x1434>  // b.any
  402b88:	mov	w14, #0x9c0                 	// #2496
  402b8c:	b	402b9c <__fxstatat@plt+0x126c>
  402b90:	mov	w14, #0x438                 	// #1080
  402b94:	b	402b9c <__fxstatat@plt+0x126c>
  402b98:	mov	w14, #0x207                 	// #519
  402b9c:	orr	w13, w13, w14
  402ba0:	add	x19, x19, #0x1
  402ba4:	b	402b4c <__fxstatat@plt+0x121c>
  402ba8:	cmp	w14, #0x2b
  402bac:	b.eq	402bc0 <__fxstatat@plt+0x1290>  // b.none
  402bb0:	cmp	w14, #0x2d
  402bb4:	b.eq	402bc0 <__fxstatat@plt+0x1290>  // b.none
  402bb8:	cmp	w14, #0x3d
  402bbc:	b.ne	402d64 <__fxstatat@plt+0x1434>  // b.any
  402bc0:	mov	x18, x19
  402bc4:	ldrb	w17, [x18, #1]!
  402bc8:	sub	w15, w17, #0x30
  402bcc:	cmp	w15, #0x8
  402bd0:	b.cs	402c24 <__fxstatat@plt+0x12f4>  // b.hs, b.nlast
  402bd4:	mov	w15, wzr
  402bd8:	lsl	w15, w15, #3
  402bdc:	add	w15, w15, w17, uxtb
  402be0:	sub	w15, w15, #0x30
  402be4:	cmp	w15, #0xfff
  402be8:	b.hi	402d64 <__fxstatat@plt+0x1434>  // b.pmore
  402bec:	ldrb	w17, [x18, #1]
  402bf0:	add	x19, x18, #0x1
  402bf4:	mov	x18, x19
  402bf8:	and	w16, w17, #0xf8
  402bfc:	cmp	w16, #0x30
  402c00:	b.eq	402bd8 <__fxstatat@plt+0x12a8>  // b.none
  402c04:	cbnz	w13, 402d64 <__fxstatat@plt+0x1434>
  402c08:	mov	w16, #0x1                   	// #1
  402c0c:	mov	w13, #0xfff                 	// #4095
  402c10:	cbz	w17, 402c50 <__fxstatat@plt+0x1320>
  402c14:	cmp	w17, #0x2c
  402c18:	mov	w17, #0xfff                 	// #4095
  402c1c:	b.eq	402cec <__fxstatat@plt+0x13bc>  // b.none
  402c20:	b	402d64 <__fxstatat@plt+0x1434>
  402c24:	cmp	w17, #0x67
  402c28:	b.eq	402c58 <__fxstatat@plt+0x1328>  // b.none
  402c2c:	cmp	w17, #0x6f
  402c30:	b.eq	402c6c <__fxstatat@plt+0x133c>  // b.none
  402c34:	cmp	w17, #0x75
  402c38:	b.ne	402c80 <__fxstatat@plt+0x1350>  // b.any
  402c3c:	mov	w17, wzr
  402c40:	add	x19, x19, #0x2
  402c44:	mov	w16, #0x3                   	// #3
  402c48:	mov	w15, #0x1c0                 	// #448
  402c4c:	b	402cec <__fxstatat@plt+0x13bc>
  402c50:	mov	w17, #0xfff                 	// #4095
  402c54:	b	402cec <__fxstatat@plt+0x13bc>
  402c58:	mov	w17, wzr
  402c5c:	add	x19, x19, #0x2
  402c60:	mov	w16, #0x3                   	// #3
  402c64:	mov	w15, #0x38                  	// #56
  402c68:	b	402cec <__fxstatat@plt+0x13bc>
  402c6c:	mov	w17, wzr
  402c70:	add	x19, x19, #0x2
  402c74:	mov	w16, #0x3                   	// #3
  402c78:	mov	w15, #0x7                   	// #7
  402c7c:	b	402cec <__fxstatat@plt+0x13bc>
  402c80:	mov	w15, wzr
  402c84:	mov	w16, #0x1                   	// #1
  402c88:	mov	x19, x18
  402c8c:	and	w18, w17, #0xff
  402c90:	sub	w17, w18, #0x72
  402c94:	cmp	w17, #0x6
  402c98:	b.hi	402cb4 <__fxstatat@plt+0x1384>  // b.pmore
  402c9c:	adr	x18, 402cac <__fxstatat@plt+0x137c>
  402ca0:	ldrb	w1, [x8, x17]
  402ca4:	add	x18, x18, x1, lsl #2
  402ca8:	br	x18
  402cac:	orr	w15, w15, w9
  402cb0:	b	402ce0 <__fxstatat@plt+0x13b0>
  402cb4:	cmp	w18, #0x58
  402cb8:	b.ne	402ce8 <__fxstatat@plt+0x13b8>  // b.any
  402cbc:	mov	w16, #0x2                   	// #2
  402cc0:	b	402ce0 <__fxstatat@plt+0x13b0>
  402cc4:	orr	w15, w15, w11
  402cc8:	b	402ce0 <__fxstatat@plt+0x13b0>
  402ccc:	orr	w15, w15, #0x200
  402cd0:	b	402ce0 <__fxstatat@plt+0x13b0>
  402cd4:	orr	w15, w15, #0xc00
  402cd8:	b	402ce0 <__fxstatat@plt+0x13b0>
  402cdc:	orr	w15, w15, w10
  402ce0:	ldrb	w17, [x19, #1]!
  402ce4:	b	402c8c <__fxstatat@plt+0x135c>
  402ce8:	mov	w17, wzr
  402cec:	add	x18, x0, x12, lsl #4
  402cf0:	cmp	w13, #0x0
  402cf4:	strb	w14, [x18]
  402cf8:	csinv	w14, w13, wzr, ne  // ne = any
  402cfc:	and	w14, w14, w15
  402d00:	cmp	w17, #0x0
  402d04:	csel	w14, w14, w17, eq  // eq = none
  402d08:	strb	w16, [x18, #1]
  402d0c:	stp	w13, w15, [x18, #4]
  402d10:	str	w14, [x18, #12]
  402d14:	ldrb	w14, [x19]
  402d18:	add	x15, x12, #0x1
  402d1c:	cmp	w14, #0x2c
  402d20:	b.le	402d40 <__fxstatat@plt+0x1410>
  402d24:	cmp	w14, #0x2d
  402d28:	mov	x12, x15
  402d2c:	b.eq	402bc0 <__fxstatat@plt+0x1290>  // b.none
  402d30:	cmp	w14, #0x3d
  402d34:	mov	x12, x15
  402d38:	b.eq	402bc0 <__fxstatat@plt+0x1290>  // b.none
  402d3c:	b	402d64 <__fxstatat@plt+0x1434>
  402d40:	cmp	w14, #0x2b
  402d44:	mov	x12, x15
  402d48:	b.eq	402bc0 <__fxstatat@plt+0x1290>  // b.none
  402d4c:	cbz	w14, 402d7c <__fxstatat@plt+0x144c>
  402d50:	cmp	w14, #0x2c
  402d54:	b.ne	402d64 <__fxstatat@plt+0x1434>  // b.any
  402d58:	add	x19, x19, #0x1
  402d5c:	mov	x12, x15
  402d60:	b	402b48 <__fxstatat@plt+0x1218>
  402d64:	bl	401810 <free@plt>
  402d68:	mov	x0, xzr
  402d6c:	ldp	x20, x19, [sp, #32]
  402d70:	ldr	x21, [sp, #16]
  402d74:	ldp	x29, x30, [sp], #48
  402d78:	ret
  402d7c:	add	x8, x0, x15, lsl #4
  402d80:	strb	wzr, [x8, #1]
  402d84:	b	402d6c <__fxstatat@plt+0x143c>
  402d88:	bl	404cc8 <__fxstatat@plt+0x3398>
  402d8c:	sub	sp, sp, #0xa0
  402d90:	mov	x1, sp
  402d94:	stp	x29, x30, [sp, #128]
  402d98:	str	x19, [sp, #144]
  402d9c:	add	x29, sp, #0x80
  402da0:	bl	408400 <__fxstatat@plt+0x6ad0>
  402da4:	cbz	w0, 402db0 <__fxstatat@plt+0x1480>
  402da8:	mov	x0, xzr
  402dac:	b	402dd4 <__fxstatat@plt+0x14a4>
  402db0:	ldr	w19, [sp, #16]
  402db4:	mov	w0, #0x20                  	// #32
  402db8:	bl	404a8c <__fxstatat@plt+0x315c>
  402dbc:	mov	w8, #0x13d                 	// #317
  402dc0:	mov	w9, #0xfff                 	// #4095
  402dc4:	strh	w8, [x0]
  402dc8:	stp	w9, w19, [x0, #4]
  402dcc:	str	w9, [x0, #12]
  402dd0:	strb	wzr, [x0, #17]
  402dd4:	ldr	x19, [sp, #144]
  402dd8:	ldp	x29, x30, [sp, #128]
  402ddc:	add	sp, sp, #0xa0
  402de0:	ret
  402de4:	ldrb	w17, [x3, #1]
  402de8:	and	w0, w0, #0xfff
  402dec:	mov	w8, wzr
  402df0:	cbz	w17, 402ee8 <__fxstatat@plt+0x15b8>
  402df4:	tst	w1, #0x1
  402df8:	mov	w14, #0xc00                 	// #3072
  402dfc:	and	w9, w1, #0x1
  402e00:	mvn	w10, w2
  402e04:	add	x11, x3, #0x8
  402e08:	mov	w12, #0x49                  	// #73
  402e0c:	mov	w13, #0x124                 	// #292
  402e10:	csel	w14, w14, wzr, ne  // ne = any
  402e14:	mov	w15, #0x92                  	// #146
  402e18:	ldr	w2, [x11, #4]
  402e1c:	ldp	w16, w18, [x11, #-4]
  402e20:	and	w1, w17, #0xff
  402e24:	cmp	w1, #0x2
  402e28:	bic	w17, w14, w2
  402e2c:	b.eq	402e64 <__fxstatat@plt+0x1534>  // b.none
  402e30:	cmp	w1, #0x3
  402e34:	b.ne	402e78 <__fxstatat@plt+0x1548>  // b.any
  402e38:	and	w18, w18, w0
  402e3c:	tst	w18, w13
  402e40:	csel	w1, wzr, w13, eq  // eq = none
  402e44:	tst	w18, w15
  402e48:	csel	w2, wzr, w15, eq  // eq = none
  402e4c:	tst	w18, w12
  402e50:	orr	w18, w2, w18
  402e54:	csel	w3, wzr, w12, eq  // eq = none
  402e58:	orr	w18, w18, w1
  402e5c:	orr	w18, w18, w3
  402e60:	b	402e78 <__fxstatat@plt+0x1548>
  402e64:	and	w1, w0, w12
  402e68:	orr	w1, w1, w9
  402e6c:	orr	w2, w18, w12
  402e70:	cmp	w1, #0x0
  402e74:	csel	w18, w18, w2, eq  // eq = none
  402e78:	ldurb	w1, [x11, #-8]
  402e7c:	cmp	w16, #0x0
  402e80:	csel	w2, w16, w10, ne  // ne = any
  402e84:	bic	w2, w2, w17
  402e88:	cmp	w1, #0x2b
  402e8c:	and	w18, w2, w18
  402e90:	b.eq	402ed4 <__fxstatat@plt+0x15a4>  // b.none
  402e94:	cmp	w1, #0x2d
  402e98:	b.eq	402ec8 <__fxstatat@plt+0x1598>  // b.none
  402e9c:	cmp	w1, #0x3d
  402ea0:	b.ne	402edc <__fxstatat@plt+0x15ac>  // b.any
  402ea4:	cmp	w16, #0x0
  402ea8:	csinv	w16, wzr, w16, eq  // eq = none
  402eac:	orr	w16, w16, w17
  402eb0:	mvn	w17, w16
  402eb4:	and	w16, w16, w0
  402eb8:	and	w17, w17, #0xfff
  402ebc:	orr	w8, w17, w8
  402ec0:	orr	w0, w18, w16
  402ec4:	b	402edc <__fxstatat@plt+0x15ac>
  402ec8:	orr	w8, w18, w8
  402ecc:	bic	w0, w0, w18
  402ed0:	b	402edc <__fxstatat@plt+0x15ac>
  402ed4:	orr	w8, w18, w8
  402ed8:	orr	w0, w18, w0
  402edc:	ldrb	w17, [x11, #9]
  402ee0:	add	x11, x11, #0x10
  402ee4:	cbnz	w17, 402e18 <__fxstatat@plt+0x14e8>
  402ee8:	cbz	x4, 402ef0 <__fxstatat@plt+0x15c0>
  402eec:	str	w8, [x4]
  402ef0:	ret
  402ef4:	stp	x29, x30, [sp, #-32]!
  402ef8:	stp	x20, x19, [sp, #16]
  402efc:	mov	x29, sp
  402f00:	cbz	x0, 402f80 <__fxstatat@plt+0x1650>
  402f04:	mov	w1, #0x2f                  	// #47
  402f08:	mov	x19, x0
  402f0c:	bl	401760 <strrchr@plt>
  402f10:	cmp	x0, #0x0
  402f14:	csinc	x20, x19, x0, eq  // eq = none
  402f18:	sub	x8, x20, x19
  402f1c:	cmp	x8, #0x7
  402f20:	b.lt	402f64 <__fxstatat@plt+0x1634>  // b.tstop
  402f24:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  402f28:	sub	x0, x20, #0x7
  402f2c:	add	x1, x1, #0xffe
  402f30:	mov	w2, #0x7                   	// #7
  402f34:	bl	4016a0 <strncmp@plt>
  402f38:	cbnz	w0, 402f64 <__fxstatat@plt+0x1634>
  402f3c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402f40:	add	x1, x1, #0x6
  402f44:	mov	w2, #0x3                   	// #3
  402f48:	mov	x0, x20
  402f4c:	bl	4016a0 <strncmp@plt>
  402f50:	mov	x19, x20
  402f54:	cbnz	w0, 402f64 <__fxstatat@plt+0x1634>
  402f58:	add	x19, x20, #0x3
  402f5c:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402f60:	str	x19, [x8, #656]
  402f64:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402f68:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  402f6c:	str	x19, [x8, #736]
  402f70:	str	x19, [x9, #616]
  402f74:	ldp	x20, x19, [sp, #16]
  402f78:	ldp	x29, x30, [sp], #32
  402f7c:	ret
  402f80:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402f84:	ldr	x1, [x8, #624]
  402f88:	adrp	x0, 408000 <__fxstatat@plt+0x66d0>
  402f8c:	add	x0, x0, #0xfc6
  402f90:	bl	4015c0 <fputs@plt>
  402f94:	bl	401790 <abort@plt>
  402f98:	stp	x29, x30, [sp, #-48]!
  402f9c:	str	x21, [sp, #16]
  402fa0:	stp	x20, x19, [sp, #32]
  402fa4:	mov	x29, sp
  402fa8:	mov	x19, x0
  402fac:	bl	4018f0 <__errno_location@plt>
  402fb0:	ldr	w21, [x0]
  402fb4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402fb8:	add	x8, x8, #0x2e8
  402fbc:	cmp	x19, #0x0
  402fc0:	mov	x20, x0
  402fc4:	csel	x0, x8, x19, eq  // eq = none
  402fc8:	mov	w1, #0x38                  	// #56
  402fcc:	bl	404c3c <__fxstatat@plt+0x330c>
  402fd0:	str	w21, [x20]
  402fd4:	ldp	x20, x19, [sp, #32]
  402fd8:	ldr	x21, [sp, #16]
  402fdc:	ldp	x29, x30, [sp], #48
  402fe0:	ret
  402fe4:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  402fe8:	add	x8, x8, #0x2e8
  402fec:	cmp	x0, #0x0
  402ff0:	csel	x8, x8, x0, eq  // eq = none
  402ff4:	ldr	w0, [x8]
  402ff8:	ret
  402ffc:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  403000:	add	x8, x8, #0x2e8
  403004:	cmp	x0, #0x0
  403008:	csel	x8, x8, x0, eq  // eq = none
  40300c:	str	w1, [x8]
  403010:	ret
  403014:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  403018:	add	x8, x8, #0x2e8
  40301c:	cmp	x0, #0x0
  403020:	ubfx	w9, w1, #5, #3
  403024:	csel	x8, x8, x0, eq  // eq = none
  403028:	add	x8, x8, w9, uxtw #2
  40302c:	ldr	w9, [x8, #8]
  403030:	lsr	w10, w9, w1
  403034:	and	w0, w10, #0x1
  403038:	and	w10, w2, #0x1
  40303c:	eor	w10, w0, w10
  403040:	lsl	w10, w10, w1
  403044:	eor	w9, w10, w9
  403048:	str	w9, [x8, #8]
  40304c:	ret
  403050:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  403054:	add	x8, x8, #0x2e8
  403058:	cmp	x0, #0x0
  40305c:	csel	x8, x8, x0, eq  // eq = none
  403060:	ldr	w0, [x8, #4]
  403064:	str	w1, [x8, #4]
  403068:	ret
  40306c:	stp	x29, x30, [sp, #-16]!
  403070:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  403074:	add	x8, x8, #0x2e8
  403078:	cmp	x0, #0x0
  40307c:	csel	x8, x8, x0, eq  // eq = none
  403080:	mov	w9, #0xa                   	// #10
  403084:	mov	x29, sp
  403088:	str	w9, [x8]
  40308c:	cbz	x1, 4030a0 <__fxstatat@plt+0x1770>
  403090:	cbz	x2, 4030a0 <__fxstatat@plt+0x1770>
  403094:	stp	x1, x2, [x8, #40]
  403098:	ldp	x29, x30, [sp], #16
  40309c:	ret
  4030a0:	bl	401790 <abort@plt>
  4030a4:	sub	sp, sp, #0x60
  4030a8:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4030ac:	add	x8, x8, #0x2e8
  4030b0:	cmp	x4, #0x0
  4030b4:	stp	x29, x30, [sp, #16]
  4030b8:	str	x25, [sp, #32]
  4030bc:	stp	x24, x23, [sp, #48]
  4030c0:	stp	x22, x21, [sp, #64]
  4030c4:	stp	x20, x19, [sp, #80]
  4030c8:	add	x29, sp, #0x10
  4030cc:	mov	x19, x3
  4030d0:	mov	x20, x2
  4030d4:	mov	x21, x1
  4030d8:	mov	x22, x0
  4030dc:	csel	x24, x8, x4, eq  // eq = none
  4030e0:	bl	4018f0 <__errno_location@plt>
  4030e4:	ldp	w4, w5, [x24]
  4030e8:	ldp	x7, x8, [x24, #40]
  4030ec:	ldr	w25, [x0]
  4030f0:	mov	x23, x0
  4030f4:	add	x6, x24, #0x8
  4030f8:	mov	x0, x22
  4030fc:	mov	x1, x21
  403100:	mov	x2, x20
  403104:	mov	x3, x19
  403108:	str	x8, [sp]
  40310c:	bl	403130 <__fxstatat@plt+0x1800>
  403110:	str	w25, [x23]
  403114:	ldp	x20, x19, [sp, #80]
  403118:	ldp	x22, x21, [sp, #64]
  40311c:	ldp	x24, x23, [sp, #48]
  403120:	ldr	x25, [sp, #32]
  403124:	ldp	x29, x30, [sp, #16]
  403128:	add	sp, sp, #0x60
  40312c:	ret
  403130:	sub	sp, sp, #0x120
  403134:	stp	x29, x30, [sp, #192]
  403138:	add	x29, sp, #0xc0
  40313c:	ldr	x8, [x29, #96]
  403140:	stp	x28, x27, [sp, #208]
  403144:	stp	x26, x25, [sp, #224]
  403148:	stp	x24, x23, [sp, #240]
  40314c:	stp	x22, x21, [sp, #256]
  403150:	stp	x20, x19, [sp, #272]
  403154:	str	x7, [sp, #88]
  403158:	stur	x6, [x29, #-40]
  40315c:	mov	w19, w5
  403160:	mov	w22, w4
  403164:	mov	x28, x3
  403168:	mov	x20, x2
  40316c:	mov	x24, x1
  403170:	stur	x8, [x29, #-88]
  403174:	mov	x21, x0
  403178:	bl	401820 <__ctype_get_mb_cur_max@plt>
  40317c:	mov	w4, w22
  403180:	mov	w8, wzr
  403184:	mov	w14, wzr
  403188:	str	w19, [sp, #80]
  40318c:	ubfx	w19, w19, #1, #1
  403190:	add	x9, x20, #0x1
  403194:	mov	w25, #0x1                   	// #1
  403198:	str	x0, [sp, #48]
  40319c:	str	xzr, [sp, #64]
  4031a0:	stur	xzr, [x29, #-64]
  4031a4:	stur	xzr, [x29, #-32]
  4031a8:	str	wzr, [sp, #72]
  4031ac:	stur	x20, [x29, #-80]
  4031b0:	str	x9, [sp, #96]
  4031b4:	cmp	w4, #0xa
  4031b8:	b.hi	403d50 <__fxstatat@plt+0x2420>  // b.pmore
  4031bc:	adrp	x12, 409000 <__fxstatat@plt+0x76d0>
  4031c0:	mov	w9, w4
  4031c4:	add	x12, x12, #0x10
  4031c8:	mov	x22, x24
  4031cc:	adr	x10, 4031ec <__fxstatat@plt+0x18bc>
  4031d0:	ldrb	w11, [x12, x9]
  4031d4:	add	x10, x10, x11, lsl #2
  4031d8:	ldur	x24, [x29, #-80]
  4031dc:	mov	x20, xzr
  4031e0:	mov	w16, wzr
  4031e4:	mov	w9, #0x1                   	// #1
  4031e8:	br	x10
  4031ec:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  4031f0:	add	x0, x0, #0x16e
  4031f4:	mov	w1, w4
  4031f8:	mov	w20, w4
  4031fc:	mov	w23, w14
  403200:	bl	40447c <__fxstatat@plt+0x2b4c>
  403204:	str	x0, [sp, #88]
  403208:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  40320c:	add	x0, x0, #0x170
  403210:	mov	w1, w20
  403214:	bl	40447c <__fxstatat@plt+0x2b4c>
  403218:	mov	w14, w23
  40321c:	mov	w4, w20
  403220:	stur	x0, [x29, #-88]
  403224:	tbnz	w19, #0, 403264 <__fxstatat@plt+0x1934>
  403228:	ldr	x8, [sp, #88]
  40322c:	ldrb	w9, [x8]
  403230:	cbz	w9, 403264 <__fxstatat@plt+0x1934>
  403234:	mov	w27, w14
  403238:	mov	w26, w4
  40323c:	mov	x10, xzr
  403240:	add	x8, x8, #0x1
  403244:	cmp	x10, x22
  403248:	b.cs	403250 <__fxstatat@plt+0x1920>  // b.hs, b.nlast
  40324c:	strb	w9, [x21, x10]
  403250:	ldrb	w9, [x8, x10]
  403254:	add	x20, x10, #0x1
  403258:	mov	x10, x20
  40325c:	cbnz	w9, 403244 <__fxstatat@plt+0x1914>
  403260:	b	403270 <__fxstatat@plt+0x1940>
  403264:	mov	w27, w14
  403268:	mov	w26, w4
  40326c:	mov	x20, xzr
  403270:	ldur	x23, [x29, #-88]
  403274:	mov	x0, x23
  403278:	bl	4015b0 <strlen@plt>
  40327c:	stur	x0, [x29, #-32]
  403280:	stur	x23, [x29, #-64]
  403284:	mov	w9, #0x1                   	// #1
  403288:	mov	w16, w19
  40328c:	mov	w4, w26
  403290:	mov	w14, w27
  403294:	b	403310 <__fxstatat@plt+0x19e0>
  403298:	mov	w8, #0x1                   	// #1
  40329c:	b	4032ec <__fxstatat@plt+0x19bc>
  4032a0:	mov	w4, wzr
  4032a4:	mov	x20, xzr
  4032a8:	mov	w16, wzr
  4032ac:	mov	w9, w8
  4032b0:	b	403310 <__fxstatat@plt+0x19e0>
  4032b4:	tbnz	w19, #0, 4032ec <__fxstatat@plt+0x19bc>
  4032b8:	mov	w9, w8
  4032bc:	b	403c04 <__fxstatat@plt+0x22d4>
  4032c0:	tbz	w19, #0, 403bcc <__fxstatat@plt+0x229c>
  4032c4:	mov	w8, #0x1                   	// #1
  4032c8:	stur	x8, [x29, #-32]
  4032cc:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  4032d0:	add	x8, x8, #0x16c
  4032d4:	mov	x20, xzr
  4032d8:	mov	w4, #0x5                   	// #5
  4032dc:	stur	x8, [x29, #-64]
  4032e0:	mov	w9, #0x1                   	// #1
  4032e4:	b	40330c <__fxstatat@plt+0x19dc>
  4032e8:	tbz	w19, #0, 403c00 <__fxstatat@plt+0x22d0>
  4032ec:	mov	w9, #0x1                   	// #1
  4032f0:	stur	x9, [x29, #-32]
  4032f4:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  4032f8:	add	x9, x9, #0x170
  4032fc:	mov	x20, xzr
  403300:	mov	w4, #0x2                   	// #2
  403304:	stur	x9, [x29, #-64]
  403308:	mov	w9, w8
  40330c:	mov	w16, #0x1                   	// #1
  403310:	mov	w15, w9
  403314:	ldp	x8, x9, [x29, #-40]
  403318:	eor	w17, w16, #0x1
  40331c:	stur	w17, [x29, #-68]
  403320:	mov	x23, xzr
  403324:	cmp	x8, #0x0
  403328:	cset	w8, eq  // eq = none
  40332c:	cmp	x9, #0x0
  403330:	cset	w9, ne  // ne = any
  403334:	cmp	w4, #0x2
  403338:	cset	w10, ne  // ne = any
  40333c:	and	w13, w10, w15
  403340:	and	w12, w9, w16
  403344:	orr	w10, w10, w17
  403348:	and	w17, w9, w13
  40334c:	orr	w9, w13, w16
  403350:	eor	w9, w9, #0x1
  403354:	cset	w11, eq  // eq = none
  403358:	orr	w8, w8, w9
  40335c:	and	w12, w15, w12
  403360:	str	w10, [sp, #84]
  403364:	and	w10, w11, w16
  403368:	stur	w8, [x29, #-24]
  40336c:	eor	w8, w15, #0x1
  403370:	str	w12, [sp, #56]
  403374:	str	w10, [sp, #76]
  403378:	stur	w15, [x29, #-72]
  40337c:	str	w8, [sp, #60]
  403380:	stp	w16, w4, [x29, #-48]
  403384:	stur	w17, [x29, #-52]
  403388:	cmn	x28, #0x1
  40338c:	b.eq	40339c <__fxstatat@plt+0x1a6c>  // b.none
  403390:	cmp	x23, x28
  403394:	b.ne	4033a4 <__fxstatat@plt+0x1a74>  // b.any
  403398:	b	403b5c <__fxstatat@plt+0x222c>
  40339c:	ldrb	w8, [x24, x23]
  4033a0:	cbz	w8, 403b64 <__fxstatat@plt+0x2234>
  4033a4:	cbz	w17, 4033e4 <__fxstatat@plt+0x1ab4>
  4033a8:	ldur	x8, [x29, #-32]
  4033ac:	cmp	x8, #0x2
  4033b0:	add	x19, x23, x8
  4033b4:	b.cc	4033dc <__fxstatat@plt+0x1aac>  // b.lo, b.ul, b.last
  4033b8:	cmn	x28, #0x1
  4033bc:	b.ne	4033dc <__fxstatat@plt+0x1aac>  // b.any
  4033c0:	mov	x0, x24
  4033c4:	mov	w26, w14
  4033c8:	bl	4015b0 <strlen@plt>
  4033cc:	ldp	w17, w16, [x29, #-52]
  4033d0:	ldur	w4, [x29, #-44]
  4033d4:	mov	w14, w26
  4033d8:	mov	x28, x0
  4033dc:	cmp	x19, x28
  4033e0:	b.ls	4033ec <__fxstatat@plt+0x1abc>  // b.plast
  4033e4:	mov	w27, wzr
  4033e8:	b	403424 <__fxstatat@plt+0x1af4>
  4033ec:	ldur	x1, [x29, #-64]
  4033f0:	ldur	x2, [x29, #-32]
  4033f4:	add	x0, x24, x23
  4033f8:	mov	w19, w14
  4033fc:	bl	401710 <bcmp@plt>
  403400:	ldur	w9, [x29, #-68]
  403404:	cmp	w0, #0x0
  403408:	cset	w8, ne  // ne = any
  40340c:	cset	w27, eq  // eq = none
  403410:	orr	w8, w8, w9
  403414:	tbz	w8, #0, 403c5c <__fxstatat@plt+0x232c>
  403418:	ldp	w16, w4, [x29, #-48]
  40341c:	ldur	w17, [x29, #-52]
  403420:	mov	w14, w19
  403424:	ldrb	w19, [x24, x23]
  403428:	cmp	w19, #0x7e
  40342c:	b.hi	403644 <__fxstatat@plt+0x1d14>  // b.pmore
  403430:	adrp	x13, 409000 <__fxstatat@plt+0x76d0>
  403434:	add	x13, x13, #0x1b
  403438:	adr	x12, 40345c <__fxstatat@plt+0x1b2c>
  40343c:	ldrb	w9, [x13, x19]
  403440:	add	x12, x12, x9, lsl #2
  403444:	mov	w10, wzr
  403448:	mov	w8, wzr
  40344c:	mov	w26, #0x1                   	// #1
  403450:	mov	w11, #0x6e                  	// #110
  403454:	mov	w9, #0x61                  	// #97
  403458:	br	x12
  40345c:	ldur	w9, [x29, #-24]
  403460:	tbnz	w9, #0, 403480 <__fxstatat@plt+0x1b50>
  403464:	ldur	x10, [x29, #-40]
  403468:	lsr	w9, w19, #5
  40346c:	ldr	w9, [x10, w9, uxtw #2]
  403470:	lsr	w9, w9, w19
  403474:	tbz	w9, #0, 403480 <__fxstatat@plt+0x1b50>
  403478:	mov	w9, w19
  40347c:	b	403488 <__fxstatat@plt+0x1b58>
  403480:	mov	w9, w19
  403484:	cbz	w27, 4036a8 <__fxstatat@plt+0x1d78>
  403488:	tbnz	w16, #0, 403c34 <__fxstatat@plt+0x2304>
  40348c:	cmp	w4, #0x2
  403490:	cset	w8, ne  // ne = any
  403494:	orr	w8, w8, w14
  403498:	tbnz	w8, #0, 4034dc <__fxstatat@plt+0x1bac>
  40349c:	cmp	x20, x22
  4034a0:	b.cs	4034ac <__fxstatat@plt+0x1b7c>  // b.hs, b.nlast
  4034a4:	mov	w8, #0x27                  	// #39
  4034a8:	strb	w8, [x21, x20]
  4034ac:	add	x8, x20, #0x1
  4034b0:	cmp	x8, x22
  4034b4:	b.cs	4034c0 <__fxstatat@plt+0x1b90>  // b.hs, b.nlast
  4034b8:	mov	w10, #0x24                  	// #36
  4034bc:	strb	w10, [x21, x8]
  4034c0:	add	x8, x20, #0x2
  4034c4:	cmp	x8, x22
  4034c8:	b.cs	4034d4 <__fxstatat@plt+0x1ba4>  // b.hs, b.nlast
  4034cc:	mov	w10, #0x27                  	// #39
  4034d0:	strb	w10, [x21, x8]
  4034d4:	add	x20, x20, #0x3
  4034d8:	mov	w14, #0x1                   	// #1
  4034dc:	cmp	x20, x22
  4034e0:	b.cs	4034ec <__fxstatat@plt+0x1bbc>  // b.hs, b.nlast
  4034e4:	mov	w8, #0x5c                  	// #92
  4034e8:	strb	w8, [x21, x20]
  4034ec:	add	x20, x20, #0x1
  4034f0:	b	4036e0 <__fxstatat@plt+0x1db0>
  4034f4:	cmp	x28, #0x1
  4034f8:	b.eq	40351c <__fxstatat@plt+0x1bec>  // b.none
  4034fc:	cmn	x28, #0x1
  403500:	b.ne	403520 <__fxstatat@plt+0x1bf0>  // b.any
  403504:	ldrb	w8, [x24, #1]
  403508:	cbz	w8, 40351c <__fxstatat@plt+0x1bec>
  40350c:	mov	w8, wzr
  403510:	mov	w26, wzr
  403514:	mov	x28, #0xffffffffffffffff    	// #-1
  403518:	b	40345c <__fxstatat@plt+0x1b2c>
  40351c:	cbz	x23, 40352c <__fxstatat@plt+0x1bfc>
  403520:	mov	w8, wzr
  403524:	mov	w26, wzr
  403528:	b	40345c <__fxstatat@plt+0x1b2c>
  40352c:	mov	w10, #0x1                   	// #1
  403530:	cmp	w4, #0x2
  403534:	b.ne	40353c <__fxstatat@plt+0x1c0c>  // b.any
  403538:	tbnz	w16, #0, 403c34 <__fxstatat@plt+0x2304>
  40353c:	mov	w8, wzr
  403540:	mov	w26, w10
  403544:	b	40345c <__fxstatat@plt+0x1b2c>
  403548:	cmp	w4, #0x2
  40354c:	b.ne	403690 <__fxstatat@plt+0x1d60>  // b.any
  403550:	tbz	w16, #0, 40369c <__fxstatat@plt+0x1d6c>
  403554:	b	403c34 <__fxstatat@plt+0x2304>
  403558:	mov	w9, #0x66                  	// #102
  40355c:	b	4036fc <__fxstatat@plt+0x1dcc>
  403560:	mov	w11, #0x74                  	// #116
  403564:	b	403574 <__fxstatat@plt+0x1c44>
  403568:	mov	w9, #0x62                  	// #98
  40356c:	b	4036fc <__fxstatat@plt+0x1dcc>
  403570:	mov	w11, #0x72                  	// #114
  403574:	ldr	w8, [sp, #84]
  403578:	mov	w9, w11
  40357c:	tbnz	w8, #0, 4036fc <__fxstatat@plt+0x1dcc>
  403580:	b	403c34 <__fxstatat@plt+0x2304>
  403584:	ldur	w8, [x29, #-72]
  403588:	tbz	w8, #0, 403710 <__fxstatat@plt+0x1de0>
  40358c:	cmp	w4, #0x2
  403590:	tbnz	w16, #0, 403d44 <__fxstatat@plt+0x2414>
  403594:	cset	w8, ne  // ne = any
  403598:	orr	w8, w8, w14
  40359c:	tbz	w8, #0, 403a44 <__fxstatat@plt+0x2114>
  4035a0:	mov	x8, x20
  4035a4:	b	403a84 <__fxstatat@plt+0x2154>
  4035a8:	cmp	w4, #0x5
  4035ac:	b.eq	403834 <__fxstatat@plt+0x1f04>  // b.none
  4035b0:	cmp	w4, #0x2
  4035b4:	b.ne	4038e4 <__fxstatat@plt+0x1fb4>  // b.any
  4035b8:	tbz	w16, #0, 4038e4 <__fxstatat@plt+0x1fb4>
  4035bc:	b	403c34 <__fxstatat@plt+0x2304>
  4035c0:	mov	w9, #0x76                  	// #118
  4035c4:	b	4036fc <__fxstatat@plt+0x1dcc>
  4035c8:	cmp	w4, #0x2
  4035cc:	b.ne	403720 <__fxstatat@plt+0x1df0>  // b.any
  4035d0:	tbnz	w16, #0, 403c34 <__fxstatat@plt+0x2304>
  4035d4:	ldr	x10, [sp, #64]
  4035d8:	cmp	x22, #0x0
  4035dc:	cset	w8, eq  // eq = none
  4035e0:	cmp	x10, #0x0
  4035e4:	cset	w9, ne  // ne = any
  4035e8:	orr	w8, w9, w8
  4035ec:	cmp	w8, #0x0
  4035f0:	csel	x10, x10, x22, ne  // ne = any
  4035f4:	csel	x22, x22, xzr, ne  // ne = any
  4035f8:	cmp	x20, x22
  4035fc:	str	x10, [sp, #64]
  403600:	b.cs	40360c <__fxstatat@plt+0x1cdc>  // b.hs, b.nlast
  403604:	mov	w8, #0x27                  	// #39
  403608:	strb	w8, [x21, x20]
  40360c:	add	x8, x20, #0x1
  403610:	cmp	x8, x22
  403614:	b.cs	403620 <__fxstatat@plt+0x1cf0>  // b.hs, b.nlast
  403618:	mov	w9, #0x5c                  	// #92
  40361c:	strb	w9, [x21, x8]
  403620:	add	x8, x20, #0x2
  403624:	cmp	x8, x22
  403628:	b.cs	403634 <__fxstatat@plt+0x1d04>  // b.hs, b.nlast
  40362c:	mov	w9, #0x27                  	// #39
  403630:	strb	w9, [x21, x8]
  403634:	mov	w14, wzr
  403638:	mov	w8, wzr
  40363c:	add	x20, x20, #0x3
  403640:	b	403724 <__fxstatat@plt+0x1df4>
  403644:	ldr	x8, [sp, #48]
  403648:	str	w14, [sp, #28]
  40364c:	cmp	x8, #0x1
  403650:	b.ne	403738 <__fxstatat@plt+0x1e08>  // b.any
  403654:	bl	4017f0 <__ctype_b_loc@plt>
  403658:	ldr	x8, [x0]
  40365c:	mov	w11, #0x1                   	// #1
  403660:	ldrh	w8, [x8, x19, lsl #1]
  403664:	ubfx	w26, w8, #14, #1
  403668:	ldr	w8, [sp, #60]
  40366c:	ldp	w16, w4, [x29, #-48]
  403670:	ldr	w14, [sp, #28]
  403674:	ldur	w17, [x29, #-52]
  403678:	cmp	x11, #0x1
  40367c:	orr	w8, w26, w8
  403680:	b.hi	4038f4 <__fxstatat@plt+0x1fc4>  // b.pmore
  403684:	tbz	w8, #0, 4038f4 <__fxstatat@plt+0x1fc4>
  403688:	mov	w8, wzr
  40368c:	b	40345c <__fxstatat@plt+0x1b2c>
  403690:	ldr	w8, [sp, #56]
  403694:	mov	w9, #0x5c                  	// #92
  403698:	tbz	w8, #0, 4036fc <__fxstatat@plt+0x1dcc>
  40369c:	mov	w8, wzr
  4036a0:	mov	w26, wzr
  4036a4:	mov	w19, #0x5c                  	// #92
  4036a8:	tbnz	w8, #0, 4036dc <__fxstatat@plt+0x1dac>
  4036ac:	tbz	w14, #0, 4036dc <__fxstatat@plt+0x1dac>
  4036b0:	cmp	x20, x22
  4036b4:	b.cs	4036c0 <__fxstatat@plt+0x1d90>  // b.hs, b.nlast
  4036b8:	mov	w8, #0x27                  	// #39
  4036bc:	strb	w8, [x21, x20]
  4036c0:	add	x8, x20, #0x1
  4036c4:	cmp	x8, x22
  4036c8:	b.cs	4036d4 <__fxstatat@plt+0x1da4>  // b.hs, b.nlast
  4036cc:	mov	w9, #0x27                  	// #39
  4036d0:	strb	w9, [x21, x8]
  4036d4:	mov	w14, wzr
  4036d8:	add	x20, x20, #0x2
  4036dc:	mov	w9, w19
  4036e0:	cmp	x20, x22
  4036e4:	b.cs	4036ec <__fxstatat@plt+0x1dbc>  // b.hs, b.nlast
  4036e8:	strb	w9, [x21, x20]
  4036ec:	add	x20, x20, #0x1
  4036f0:	and	w25, w25, w26
  4036f4:	add	x23, x23, #0x1
  4036f8:	b	403388 <__fxstatat@plt+0x1a58>
  4036fc:	ldur	w10, [x29, #-72]
  403700:	mov	w8, wzr
  403704:	mov	w26, wzr
  403708:	tbz	w10, #0, 40345c <__fxstatat@plt+0x1b2c>
  40370c:	b	403488 <__fxstatat@plt+0x1b58>
  403710:	ldr	w8, [sp, #80]
  403714:	tbnz	w8, #0, 4036f4 <__fxstatat@plt+0x1dc4>
  403718:	mov	w19, wzr
  40371c:	b	403520 <__fxstatat@plt+0x1bf0>
  403720:	mov	w8, wzr
  403724:	mov	w9, #0x1                   	// #1
  403728:	mov	w19, #0x27                  	// #39
  40372c:	str	w9, [sp, #72]
  403730:	mov	w26, #0x1                   	// #1
  403734:	b	40345c <__fxstatat@plt+0x1b2c>
  403738:	cmn	x28, #0x1
  40373c:	stur	xzr, [x29, #-16]
  403740:	b.ne	403750 <__fxstatat@plt+0x1e20>  // b.any
  403744:	mov	x0, x24
  403748:	bl	4015b0 <strlen@plt>
  40374c:	mov	x28, x0
  403750:	ldr	x8, [sp, #96]
  403754:	mov	x11, xzr
  403758:	mov	w26, #0x1                   	// #1
  40375c:	str	x21, [sp, #32]
  403760:	add	x8, x8, x23
  403764:	str	x8, [sp, #16]
  403768:	add	x21, x11, x23
  40376c:	add	x1, x24, x21
  403770:	sub	x2, x28, x21
  403774:	sub	x0, x29, #0x14
  403778:	sub	x3, x29, #0x10
  40377c:	str	x11, [sp, #40]
  403780:	bl	406bf8 <__fxstatat@plt+0x52c8>
  403784:	cbz	x0, 403b3c <__fxstatat@plt+0x220c>
  403788:	mov	x24, x0
  40378c:	cmn	x0, #0x1
  403790:	b.eq	403b38 <__fxstatat@plt+0x2208>  // b.none
  403794:	cmn	x24, #0x2
  403798:	b.eq	403afc <__fxstatat@plt+0x21cc>  // b.none
  40379c:	ldr	w9, [sp, #76]
  4037a0:	ldr	x21, [sp, #32]
  4037a4:	cmp	x24, #0x2
  4037a8:	cset	w8, cc  // cc = lo, ul, last
  4037ac:	eor	w9, w9, #0x1
  4037b0:	mov	x12, #0x2b                  	// #43
  4037b4:	orr	w8, w9, w8
  4037b8:	mov	w11, #0x1                   	// #1
  4037bc:	movk	x12, #0x2, lsl #32
  4037c0:	tbnz	w8, #0, 4037fc <__fxstatat@plt+0x1ecc>
  4037c4:	ldr	x9, [sp, #40]
  4037c8:	ldr	x10, [sp, #16]
  4037cc:	sub	x8, x24, #0x1
  4037d0:	add	x9, x10, x9
  4037d4:	ldrb	w10, [x9]
  4037d8:	sub	w10, w10, #0x5b
  4037dc:	cmp	w10, #0x21
  4037e0:	b.hi	4037f0 <__fxstatat@plt+0x1ec0>  // b.pmore
  4037e4:	lsl	x10, x11, x10
  4037e8:	tst	x10, x12
  4037ec:	b.ne	403c68 <__fxstatat@plt+0x2338>  // b.any
  4037f0:	subs	x8, x8, #0x1
  4037f4:	add	x9, x9, #0x1
  4037f8:	b.ne	4037d4 <__fxstatat@plt+0x1ea4>  // b.any
  4037fc:	ldur	w0, [x29, #-20]
  403800:	bl	4018b0 <iswprint@plt>
  403804:	ldr	x21, [sp, #40]
  403808:	cmp	w0, #0x0
  40380c:	cset	w8, ne  // ne = any
  403810:	sub	x0, x29, #0x10
  403814:	and	w26, w26, w8
  403818:	add	x21, x24, x21
  40381c:	bl	4017a0 <mbsinit@plt>
  403820:	mov	x11, x21
  403824:	ldr	x21, [sp, #32]
  403828:	ldur	x24, [x29, #-80]
  40382c:	cbz	w0, 403768 <__fxstatat@plt+0x1e38>
  403830:	b	403668 <__fxstatat@plt+0x1d38>
  403834:	ldr	w8, [sp, #80]
  403838:	tbz	w8, #2, 4038e4 <__fxstatat@plt+0x1fb4>
  40383c:	add	x9, x23, #0x2
  403840:	cmp	x9, x28
  403844:	b.cs	4038e4 <__fxstatat@plt+0x1fb4>  // b.hs, b.nlast
  403848:	add	x8, x23, x24
  40384c:	ldrb	w8, [x8, #1]
  403850:	cmp	w8, #0x3f
  403854:	b.ne	4038e4 <__fxstatat@plt+0x1fb4>  // b.any
  403858:	ldrb	w19, [x24, x9]
  40385c:	mov	w8, wzr
  403860:	cmp	w19, #0x3e
  403864:	b.hi	403b50 <__fxstatat@plt+0x2220>  // b.pmore
  403868:	mov	w10, #0x1                   	// #1
  40386c:	mov	x11, #0xa38200000000        	// #179778741075968
  403870:	lsl	x10, x10, x19
  403874:	movk	x11, #0x7000, lsl #48
  403878:	tst	x10, x11
  40387c:	b.eq	403b50 <__fxstatat@plt+0x2220>  // b.none
  403880:	tbnz	w16, #0, 403c34 <__fxstatat@plt+0x2304>
  403884:	cmp	x20, x22
  403888:	b.cs	403894 <__fxstatat@plt+0x1f64>  // b.hs, b.nlast
  40388c:	mov	w8, #0x3f                  	// #63
  403890:	strb	w8, [x21, x20]
  403894:	add	x8, x20, #0x1
  403898:	cmp	x8, x22
  40389c:	b.cs	4038a8 <__fxstatat@plt+0x1f78>  // b.hs, b.nlast
  4038a0:	mov	w10, #0x22                  	// #34
  4038a4:	strb	w10, [x21, x8]
  4038a8:	add	x8, x20, #0x2
  4038ac:	cmp	x8, x22
  4038b0:	b.cs	4038bc <__fxstatat@plt+0x1f8c>  // b.hs, b.nlast
  4038b4:	mov	w10, #0x22                  	// #34
  4038b8:	strb	w10, [x21, x8]
  4038bc:	add	x8, x20, #0x3
  4038c0:	cmp	x8, x22
  4038c4:	b.cs	4038d0 <__fxstatat@plt+0x1fa0>  // b.hs, b.nlast
  4038c8:	mov	w10, #0x3f                  	// #63
  4038cc:	strb	w10, [x21, x8]
  4038d0:	mov	w8, wzr
  4038d4:	mov	w26, wzr
  4038d8:	add	x20, x20, #0x4
  4038dc:	mov	x23, x9
  4038e0:	b	40345c <__fxstatat@plt+0x1b2c>
  4038e4:	mov	w8, wzr
  4038e8:	mov	w26, wzr
  4038ec:	mov	w19, #0x3f                  	// #63
  4038f0:	b	40345c <__fxstatat@plt+0x1b2c>
  4038f4:	mov	w10, wzr
  4038f8:	add	x9, x11, x23
  4038fc:	tbz	w8, #0, 40395c <__fxstatat@plt+0x202c>
  403900:	b	403a08 <__fxstatat@plt+0x20d8>
  403904:	and	w12, w10, #0x1
  403908:	orn	w12, w12, w14
  40390c:	tbnz	w12, #0, 40393c <__fxstatat@plt+0x200c>
  403910:	cmp	x20, x22
  403914:	b.cs	403920 <__fxstatat@plt+0x1ff0>  // b.hs, b.nlast
  403918:	mov	w12, #0x27                  	// #39
  40391c:	strb	w12, [x21, x20]
  403920:	add	x12, x20, #0x1
  403924:	cmp	x12, x22
  403928:	b.cs	403934 <__fxstatat@plt+0x2004>  // b.hs, b.nlast
  40392c:	mov	w13, #0x27                  	// #39
  403930:	strb	w13, [x21, x12]
  403934:	mov	w14, wzr
  403938:	add	x20, x20, #0x2
  40393c:	cmp	x20, x22
  403940:	b.cs	403948 <__fxstatat@plt+0x2018>  // b.hs, b.nlast
  403944:	strb	w19, [x21, x20]
  403948:	ldr	x12, [sp, #96]
  40394c:	add	x20, x20, #0x1
  403950:	ldrb	w19, [x12, x23]
  403954:	mov	x23, x11
  403958:	tbnz	w8, #0, 403a08 <__fxstatat@plt+0x20d8>
  40395c:	tbnz	w16, #0, 403c34 <__fxstatat@plt+0x2304>
  403960:	cmp	w4, #0x2
  403964:	cset	w10, ne  // ne = any
  403968:	orr	w10, w10, w14
  40396c:	tbnz	w10, #0, 4039b0 <__fxstatat@plt+0x2080>
  403970:	cmp	x20, x22
  403974:	b.cs	403980 <__fxstatat@plt+0x2050>  // b.hs, b.nlast
  403978:	mov	w10, #0x27                  	// #39
  40397c:	strb	w10, [x21, x20]
  403980:	add	x10, x20, #0x1
  403984:	cmp	x10, x22
  403988:	b.cs	403994 <__fxstatat@plt+0x2064>  // b.hs, b.nlast
  40398c:	mov	w11, #0x24                  	// #36
  403990:	strb	w11, [x21, x10]
  403994:	add	x10, x20, #0x2
  403998:	cmp	x10, x22
  40399c:	b.cs	4039a8 <__fxstatat@plt+0x2078>  // b.hs, b.nlast
  4039a0:	mov	w11, #0x27                  	// #39
  4039a4:	strb	w11, [x21, x10]
  4039a8:	add	x20, x20, #0x3
  4039ac:	mov	w14, #0x1                   	// #1
  4039b0:	cmp	x20, x22
  4039b4:	b.cs	4039c0 <__fxstatat@plt+0x2090>  // b.hs, b.nlast
  4039b8:	mov	w10, #0x5c                  	// #92
  4039bc:	strb	w10, [x21, x20]
  4039c0:	add	x10, x20, #0x1
  4039c4:	cmp	x10, x22
  4039c8:	b.cs	4039d8 <__fxstatat@plt+0x20a8>  // b.hs, b.nlast
  4039cc:	mov	w11, #0x30                  	// #48
  4039d0:	bfxil	w11, w19, #6, #2
  4039d4:	strb	w11, [x21, x10]
  4039d8:	add	x10, x20, #0x2
  4039dc:	cmp	x10, x22
  4039e0:	b.cs	4039f0 <__fxstatat@plt+0x20c0>  // b.hs, b.nlast
  4039e4:	mov	w11, #0x30                  	// #48
  4039e8:	bfxil	w11, w19, #3, #3
  4039ec:	strb	w11, [x21, x10]
  4039f0:	mov	w11, #0x30                  	// #48
  4039f4:	bfxil	w11, w19, #0, #3
  4039f8:	add	x20, x20, #0x3
  4039fc:	mov	w10, #0x1                   	// #1
  403a00:	mov	w19, w11
  403a04:	b	403a2c <__fxstatat@plt+0x20fc>
  403a08:	tbz	w27, #0, 403a28 <__fxstatat@plt+0x20f8>
  403a0c:	cmp	x20, x22
  403a10:	b.cs	403a1c <__fxstatat@plt+0x20ec>  // b.hs, b.nlast
  403a14:	mov	w11, #0x5c                  	// #92
  403a18:	strb	w11, [x21, x20]
  403a1c:	mov	w27, wzr
  403a20:	add	x20, x20, #0x1
  403a24:	b	403a2c <__fxstatat@plt+0x20fc>
  403a28:	mov	w27, wzr
  403a2c:	add	x11, x23, #0x1
  403a30:	cmp	x9, x11
  403a34:	b.hi	403904 <__fxstatat@plt+0x1fd4>  // b.pmore
  403a38:	and	w8, w10, #0x1
  403a3c:	tbz	w8, #0, 4036ac <__fxstatat@plt+0x1d7c>
  403a40:	b	4036dc <__fxstatat@plt+0x1dac>
  403a44:	cmp	x20, x22
  403a48:	b.cs	403a54 <__fxstatat@plt+0x2124>  // b.hs, b.nlast
  403a4c:	mov	w8, #0x27                  	// #39
  403a50:	strb	w8, [x21, x20]
  403a54:	add	x8, x20, #0x1
  403a58:	cmp	x8, x22
  403a5c:	b.cs	403a68 <__fxstatat@plt+0x2138>  // b.hs, b.nlast
  403a60:	mov	w9, #0x24                  	// #36
  403a64:	strb	w9, [x21, x8]
  403a68:	add	x8, x20, #0x2
  403a6c:	cmp	x8, x22
  403a70:	b.cs	403a7c <__fxstatat@plt+0x214c>  // b.hs, b.nlast
  403a74:	mov	w9, #0x27                  	// #39
  403a78:	strb	w9, [x21, x8]
  403a7c:	add	x8, x20, #0x3
  403a80:	mov	w14, #0x1                   	// #1
  403a84:	cmp	x8, x22
  403a88:	b.cs	403a94 <__fxstatat@plt+0x2164>  // b.hs, b.nlast
  403a8c:	mov	w9, #0x5c                  	// #92
  403a90:	strb	w9, [x21, x8]
  403a94:	cmp	w4, #0x2
  403a98:	add	x20, x8, #0x1
  403a9c:	b.eq	403aec <__fxstatat@plt+0x21bc>  // b.none
  403aa0:	add	x9, x23, #0x1
  403aa4:	cmp	x9, x28
  403aa8:	b.cs	403aec <__fxstatat@plt+0x21bc>  // b.hs, b.nlast
  403aac:	ldrb	w9, [x24, x9]
  403ab0:	sub	w9, w9, #0x30
  403ab4:	cmp	w9, #0x9
  403ab8:	b.hi	403aec <__fxstatat@plt+0x21bc>  // b.pmore
  403abc:	cmp	x20, x22
  403ac0:	b.cs	403acc <__fxstatat@plt+0x219c>  // b.hs, b.nlast
  403ac4:	mov	w9, #0x30                  	// #48
  403ac8:	strb	w9, [x21, x20]
  403acc:	add	x9, x8, #0x2
  403ad0:	cmp	x9, x22
  403ad4:	b.cs	403ae0 <__fxstatat@plt+0x21b0>  // b.hs, b.nlast
  403ad8:	mov	w10, #0x30                  	// #48
  403adc:	strb	w10, [x21, x9]
  403ae0:	mov	w26, wzr
  403ae4:	add	x20, x8, #0x3
  403ae8:	b	403af0 <__fxstatat@plt+0x21c0>
  403aec:	mov	w26, wzr
  403af0:	mov	w8, #0x1                   	// #1
  403af4:	mov	w19, #0x30                  	// #48
  403af8:	b	40345c <__fxstatat@plt+0x1b2c>
  403afc:	cmp	x28, x21
  403b00:	b.ls	403b38 <__fxstatat@plt+0x2208>  // b.plast
  403b04:	ldur	x24, [x29, #-80]
  403b08:	ldp	x21, x11, [sp, #32]
  403b0c:	sub	x8, x28, x23
  403b10:	add	x9, x24, x23
  403b14:	ldrb	w10, [x9, x11]
  403b18:	cbz	w10, 403b48 <__fxstatat@plt+0x2218>
  403b1c:	add	x11, x11, #0x1
  403b20:	add	x10, x23, x11
  403b24:	cmp	x10, x28
  403b28:	b.cc	403b14 <__fxstatat@plt+0x21e4>  // b.lo, b.ul, b.last
  403b2c:	mov	w26, wzr
  403b30:	mov	x11, x8
  403b34:	b	403668 <__fxstatat@plt+0x1d38>
  403b38:	mov	w26, wzr
  403b3c:	ldp	x21, x11, [sp, #32]
  403b40:	ldur	x24, [x29, #-80]
  403b44:	b	403668 <__fxstatat@plt+0x1d38>
  403b48:	mov	w26, wzr
  403b4c:	b	403668 <__fxstatat@plt+0x1d38>
  403b50:	mov	w19, #0x3f                  	// #63
  403b54:	mov	w26, w8
  403b58:	b	40345c <__fxstatat@plt+0x1b2c>
  403b5c:	mov	x28, x23
  403b60:	b	403b68 <__fxstatat@plt+0x2238>
  403b64:	mov	x28, #0xffffffffffffffff    	// #-1
  403b68:	cmp	w4, #0x2
  403b6c:	ldur	w10, [x29, #-72]
  403b70:	cset	w8, eq  // eq = none
  403b74:	cmp	x20, #0x0
  403b78:	cset	w9, eq  // eq = none
  403b7c:	and	w8, w8, w9
  403b80:	and	w8, w16, w8
  403b84:	tbnz	w8, #0, 403c38 <__fxstatat@plt+0x2308>
  403b88:	cmp	w4, #0x2
  403b8c:	cset	w8, ne  // ne = any
  403b90:	orr	w8, w16, w8
  403b94:	tbnz	w8, #0, 403d04 <__fxstatat@plt+0x23d4>
  403b98:	ldr	w8, [sp, #72]
  403b9c:	eor	w8, w8, #0x1
  403ba0:	tbnz	w8, #0, 403d04 <__fxstatat@plt+0x23d4>
  403ba4:	tbnz	w25, #0, 403cd4 <__fxstatat@plt+0x23a4>
  403ba8:	ldr	x24, [sp, #64]
  403bac:	mov	w19, wzr
  403bb0:	cbz	x24, 403d00 <__fxstatat@plt+0x23d0>
  403bb4:	mov	w4, #0x2                   	// #2
  403bb8:	mov	w8, w10
  403bbc:	mov	w25, w19
  403bc0:	mov	w16, w19
  403bc4:	cbz	x22, 4031b4 <__fxstatat@plt+0x1884>
  403bc8:	b	403d04 <__fxstatat@plt+0x23d4>
  403bcc:	mov	w16, wzr
  403bd0:	cbz	x22, 403bdc <__fxstatat@plt+0x22ac>
  403bd4:	mov	w8, #0x22                  	// #34
  403bd8:	strb	w8, [x21]
  403bdc:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  403be0:	add	x8, x8, #0x16c
  403be4:	stur	x8, [x29, #-64]
  403be8:	mov	w8, #0x1                   	// #1
  403bec:	mov	w20, #0x1                   	// #1
  403bf0:	mov	w4, #0x5                   	// #5
  403bf4:	stur	x8, [x29, #-32]
  403bf8:	mov	w9, #0x1                   	// #1
  403bfc:	b	403310 <__fxstatat@plt+0x19e0>
  403c00:	mov	w9, #0x1                   	// #1
  403c04:	mov	w16, wzr
  403c08:	cbz	x22, 403c14 <__fxstatat@plt+0x22e4>
  403c0c:	mov	w8, #0x27                  	// #39
  403c10:	strb	w8, [x21]
  403c14:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  403c18:	add	x8, x8, #0x170
  403c1c:	stur	x8, [x29, #-64]
  403c20:	mov	w8, #0x1                   	// #1
  403c24:	mov	w4, #0x2                   	// #2
  403c28:	mov	w20, #0x1                   	// #1
  403c2c:	stur	x8, [x29, #-32]
  403c30:	b	403310 <__fxstatat@plt+0x19e0>
  403c34:	ldur	w10, [x29, #-72]
  403c38:	tst	w10, #0x1
  403c3c:	mov	w8, #0x2                   	// #2
  403c40:	mov	w9, #0x4                   	// #4
  403c44:	csel	w8, w9, w8, ne  // ne = any
  403c48:	cmp	w4, #0x2
  403c4c:	b.ne	403c54 <__fxstatat@plt+0x2324>  // b.any
  403c50:	mov	w4, w8
  403c54:	ldr	x7, [sp, #88]
  403c58:	b	403c84 <__fxstatat@plt+0x2354>
  403c5c:	ldr	x7, [sp, #88]
  403c60:	ldur	w4, [x29, #-44]
  403c64:	b	403c84 <__fxstatat@plt+0x2354>
  403c68:	ldur	w8, [x29, #-72]
  403c6c:	ldr	x7, [sp, #88]
  403c70:	ldur	x24, [x29, #-80]
  403c74:	mov	w9, #0x4                   	// #4
  403c78:	tst	w8, #0x1
  403c7c:	mov	w8, #0x2                   	// #2
  403c80:	csel	w4, w9, w8, ne  // ne = any
  403c84:	ldr	w8, [sp, #80]
  403c88:	mov	x0, x21
  403c8c:	mov	x1, x22
  403c90:	mov	x2, x24
  403c94:	and	w5, w8, #0xfffffffd
  403c98:	ldur	x8, [x29, #-88]
  403c9c:	mov	x3, x28
  403ca0:	mov	x6, xzr
  403ca4:	str	x8, [sp]
  403ca8:	bl	403130 <__fxstatat@plt+0x1800>
  403cac:	mov	x20, x0
  403cb0:	mov	x0, x20
  403cb4:	ldp	x20, x19, [sp, #272]
  403cb8:	ldp	x22, x21, [sp, #256]
  403cbc:	ldp	x24, x23, [sp, #240]
  403cc0:	ldp	x26, x25, [sp, #224]
  403cc4:	ldp	x28, x27, [sp, #208]
  403cc8:	ldp	x29, x30, [sp, #192]
  403ccc:	add	sp, sp, #0x120
  403cd0:	ret
  403cd4:	ldur	x8, [x29, #-88]
  403cd8:	ldr	x1, [sp, #64]
  403cdc:	ldur	x2, [x29, #-80]
  403ce0:	ldr	w5, [sp, #80]
  403ce4:	ldur	x6, [x29, #-40]
  403ce8:	ldr	x7, [sp, #88]
  403cec:	mov	w4, #0x5                   	// #5
  403cf0:	str	x8, [sp]
  403cf4:	mov	x0, x21
  403cf8:	mov	x3, x28
  403cfc:	b	403ca8 <__fxstatat@plt+0x2378>
  403d00:	mov	w16, w19
  403d04:	ldur	x8, [x29, #-64]
  403d08:	cbz	x8, 403d34 <__fxstatat@plt+0x2404>
  403d0c:	tbnz	w16, #0, 403d34 <__fxstatat@plt+0x2404>
  403d10:	ldrb	w9, [x8]
  403d14:	cbz	w9, 403d34 <__fxstatat@plt+0x2404>
  403d18:	add	x8, x8, #0x1
  403d1c:	cmp	x20, x22
  403d20:	b.cs	403d28 <__fxstatat@plt+0x23f8>  // b.hs, b.nlast
  403d24:	strb	w9, [x21, x20]
  403d28:	ldrb	w9, [x8], #1
  403d2c:	add	x20, x20, #0x1
  403d30:	cbnz	w9, 403d1c <__fxstatat@plt+0x23ec>
  403d34:	cmp	x20, x22
  403d38:	b.cs	403cb0 <__fxstatat@plt+0x2380>  // b.hs, b.nlast
  403d3c:	strb	wzr, [x21, x20]
  403d40:	b	403cb0 <__fxstatat@plt+0x2380>
  403d44:	b.ne	403c54 <__fxstatat@plt+0x2324>  // b.any
  403d48:	mov	w4, #0x4                   	// #4
  403d4c:	b	403c54 <__fxstatat@plt+0x2324>
  403d50:	bl	401790 <abort@plt>
  403d54:	mov	x3, x2
  403d58:	mov	x2, xzr
  403d5c:	b	403d60 <__fxstatat@plt+0x2430>
  403d60:	sub	sp, sp, #0x70
  403d64:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  403d68:	add	x8, x8, #0x2e8
  403d6c:	cmp	x3, #0x0
  403d70:	stp	x29, x30, [sp, #16]
  403d74:	stp	x28, x27, [sp, #32]
  403d78:	stp	x26, x25, [sp, #48]
  403d7c:	stp	x24, x23, [sp, #64]
  403d80:	stp	x22, x21, [sp, #80]
  403d84:	stp	x20, x19, [sp, #96]
  403d88:	add	x29, sp, #0x10
  403d8c:	mov	x19, x2
  403d90:	mov	x22, x1
  403d94:	mov	x23, x0
  403d98:	csel	x21, x8, x3, eq  // eq = none
  403d9c:	bl	4018f0 <__errno_location@plt>
  403da0:	ldp	w4, w8, [x21]
  403da4:	cmp	x19, #0x0
  403da8:	ldp	x7, x9, [x21, #40]
  403dac:	ldr	w28, [x0]
  403db0:	cset	w10, eq  // eq = none
  403db4:	orr	w25, w8, w10
  403db8:	add	x26, x21, #0x8
  403dbc:	mov	x24, x0
  403dc0:	mov	x0, xzr
  403dc4:	mov	x1, xzr
  403dc8:	mov	x2, x23
  403dcc:	mov	x3, x22
  403dd0:	mov	w5, w25
  403dd4:	mov	x6, x26
  403dd8:	str	x9, [sp]
  403ddc:	bl	403130 <__fxstatat@plt+0x1800>
  403de0:	add	x27, x0, #0x1
  403de4:	mov	x20, x0
  403de8:	mov	x0, x27
  403dec:	bl	404a8c <__fxstatat@plt+0x315c>
  403df0:	ldr	w4, [x21]
  403df4:	ldp	x7, x8, [x21, #40]
  403df8:	mov	x1, x27
  403dfc:	mov	x2, x23
  403e00:	mov	x3, x22
  403e04:	mov	w5, w25
  403e08:	mov	x6, x26
  403e0c:	mov	x21, x0
  403e10:	str	x8, [sp]
  403e14:	bl	403130 <__fxstatat@plt+0x1800>
  403e18:	str	w28, [x24]
  403e1c:	cbz	x19, 403e24 <__fxstatat@plt+0x24f4>
  403e20:	str	x20, [x19]
  403e24:	mov	x0, x21
  403e28:	ldp	x20, x19, [sp, #96]
  403e2c:	ldp	x22, x21, [sp, #80]
  403e30:	ldp	x24, x23, [sp, #64]
  403e34:	ldp	x26, x25, [sp, #48]
  403e38:	ldp	x28, x27, [sp, #32]
  403e3c:	ldp	x29, x30, [sp, #16]
  403e40:	add	sp, sp, #0x70
  403e44:	ret
  403e48:	stp	x29, x30, [sp, #-64]!
  403e4c:	stp	x20, x19, [sp, #48]
  403e50:	adrp	x20, 41a000 <__fxstatat@plt+0x186d0>
  403e54:	stp	x22, x21, [sp, #32]
  403e58:	ldr	w8, [x20, #536]
  403e5c:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  403e60:	ldr	x19, [x21, #528]
  403e64:	str	x23, [sp, #16]
  403e68:	cmp	w8, #0x2
  403e6c:	mov	x29, sp
  403e70:	b.lt	403e94 <__fxstatat@plt+0x2564>  // b.tstop
  403e74:	add	x22, x19, #0x18
  403e78:	mov	w23, #0x1                   	// #1
  403e7c:	ldr	x0, [x22], #16
  403e80:	bl	401810 <free@plt>
  403e84:	ldrsw	x8, [x20, #536]
  403e88:	add	x23, x23, #0x1
  403e8c:	cmp	x23, x8
  403e90:	b.lt	403e7c <__fxstatat@plt+0x254c>  // b.tstop
  403e94:	ldr	x0, [x19, #8]
  403e98:	adrp	x23, 41a000 <__fxstatat@plt+0x186d0>
  403e9c:	add	x23, x23, #0x320
  403ea0:	adrp	x22, 41a000 <__fxstatat@plt+0x186d0>
  403ea4:	cmp	x0, x23
  403ea8:	add	x22, x22, #0x220
  403eac:	b.eq	403ebc <__fxstatat@plt+0x258c>  // b.none
  403eb0:	bl	401810 <free@plt>
  403eb4:	mov	w8, #0x100                 	// #256
  403eb8:	stp	x8, x23, [x22]
  403ebc:	cmp	x19, x22
  403ec0:	b.eq	403ed0 <__fxstatat@plt+0x25a0>  // b.none
  403ec4:	mov	x0, x19
  403ec8:	bl	401810 <free@plt>
  403ecc:	str	x22, [x21, #528]
  403ed0:	mov	w8, #0x1                   	// #1
  403ed4:	str	w8, [x20, #536]
  403ed8:	ldp	x20, x19, [sp, #48]
  403edc:	ldp	x22, x21, [sp, #32]
  403ee0:	ldr	x23, [sp, #16]
  403ee4:	ldp	x29, x30, [sp], #64
  403ee8:	ret
  403eec:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  403ef0:	add	x3, x3, #0x2e8
  403ef4:	mov	x2, #0xffffffffffffffff    	// #-1
  403ef8:	b	403efc <__fxstatat@plt+0x25cc>
  403efc:	sub	sp, sp, #0x80
  403f00:	stp	x29, x30, [sp, #32]
  403f04:	add	x29, sp, #0x20
  403f08:	stp	x28, x27, [sp, #48]
  403f0c:	stp	x26, x25, [sp, #64]
  403f10:	stp	x24, x23, [sp, #80]
  403f14:	stp	x22, x21, [sp, #96]
  403f18:	stp	x20, x19, [sp, #112]
  403f1c:	mov	x22, x3
  403f20:	stur	x2, [x29, #-8]
  403f24:	mov	x21, x1
  403f28:	mov	w23, w0
  403f2c:	bl	4018f0 <__errno_location@plt>
  403f30:	tbnz	w23, #31, 404080 <__fxstatat@plt+0x2750>
  403f34:	adrp	x25, 41a000 <__fxstatat@plt+0x186d0>
  403f38:	ldr	w8, [x25, #536]
  403f3c:	adrp	x28, 41a000 <__fxstatat@plt+0x186d0>
  403f40:	ldr	w20, [x0]
  403f44:	ldr	x27, [x28, #528]
  403f48:	mov	x19, x0
  403f4c:	cmp	w8, w23
  403f50:	b.gt	403fbc <__fxstatat@plt+0x268c>
  403f54:	mov	w8, #0x7fffffff            	// #2147483647
  403f58:	cmp	w23, w8
  403f5c:	stur	w20, [x29, #-12]
  403f60:	b.eq	404084 <__fxstatat@plt+0x2754>  // b.none
  403f64:	adrp	x20, 41a000 <__fxstatat@plt+0x186d0>
  403f68:	add	x20, x20, #0x220
  403f6c:	add	w26, w23, #0x1
  403f70:	cmp	x27, x20
  403f74:	csel	x0, xzr, x27, eq  // eq = none
  403f78:	sbfiz	x1, x26, #4, #32
  403f7c:	bl	404adc <__fxstatat@plt+0x31ac>
  403f80:	mov	x24, x0
  403f84:	cmp	x27, x20
  403f88:	str	x0, [x28, #528]
  403f8c:	b.ne	403f98 <__fxstatat@plt+0x2668>  // b.any
  403f90:	ldr	q0, [x20]
  403f94:	str	q0, [x24]
  403f98:	ldrsw	x8, [x25, #536]
  403f9c:	mov	w1, wzr
  403fa0:	add	x0, x24, x8, lsl #4
  403fa4:	sub	w8, w26, w8
  403fa8:	sbfiz	x2, x8, #4, #32
  403fac:	bl	4016f0 <memset@plt>
  403fb0:	ldur	w20, [x29, #-12]
  403fb4:	mov	x27, x24
  403fb8:	str	w26, [x25, #536]
  403fbc:	add	x28, x27, w23, uxtw #4
  403fc0:	mov	x27, x28
  403fc4:	ldr	x26, [x28]
  403fc8:	ldr	x23, [x27, #8]!
  403fcc:	ldp	w4, w8, [x22]
  403fd0:	ldp	x7, x9, [x22, #40]
  403fd4:	ldur	x3, [x29, #-8]
  403fd8:	add	x24, x22, #0x8
  403fdc:	orr	w25, w8, #0x1
  403fe0:	mov	x0, x23
  403fe4:	mov	x1, x26
  403fe8:	mov	x2, x21
  403fec:	mov	w5, w25
  403ff0:	mov	x6, x24
  403ff4:	str	x9, [sp]
  403ff8:	bl	403130 <__fxstatat@plt+0x1800>
  403ffc:	cmp	x26, x0
  404000:	b.hi	404058 <__fxstatat@plt+0x2728>  // b.pmore
  404004:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  404008:	add	x8, x8, #0x320
  40400c:	add	x26, x0, #0x1
  404010:	cmp	x23, x8
  404014:	str	x26, [x28]
  404018:	b.eq	404024 <__fxstatat@plt+0x26f4>  // b.none
  40401c:	mov	x0, x23
  404020:	bl	401810 <free@plt>
  404024:	mov	x0, x26
  404028:	bl	404a8c <__fxstatat@plt+0x315c>
  40402c:	str	x0, [x27]
  404030:	ldr	w4, [x22]
  404034:	ldp	x7, x8, [x22, #40]
  404038:	ldur	x3, [x29, #-8]
  40403c:	mov	x1, x26
  404040:	mov	x2, x21
  404044:	mov	w5, w25
  404048:	mov	x6, x24
  40404c:	mov	x23, x0
  404050:	str	x8, [sp]
  404054:	bl	403130 <__fxstatat@plt+0x1800>
  404058:	str	w20, [x19]
  40405c:	mov	x0, x23
  404060:	ldp	x20, x19, [sp, #112]
  404064:	ldp	x22, x21, [sp, #96]
  404068:	ldp	x24, x23, [sp, #80]
  40406c:	ldp	x26, x25, [sp, #64]
  404070:	ldp	x28, x27, [sp, #48]
  404074:	ldp	x29, x30, [sp, #32]
  404078:	add	sp, sp, #0x80
  40407c:	ret
  404080:	bl	401790 <abort@plt>
  404084:	bl	404cc8 <__fxstatat@plt+0x3398>
  404088:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  40408c:	add	x3, x3, #0x2e8
  404090:	b	403efc <__fxstatat@plt+0x25cc>
  404094:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  404098:	add	x3, x3, #0x2e8
  40409c:	mov	x2, #0xffffffffffffffff    	// #-1
  4040a0:	mov	x1, x0
  4040a4:	mov	w0, wzr
  4040a8:	b	403efc <__fxstatat@plt+0x25cc>
  4040ac:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  4040b0:	mov	x2, x1
  4040b4:	add	x3, x3, #0x2e8
  4040b8:	mov	x1, x0
  4040bc:	mov	w0, wzr
  4040c0:	b	403efc <__fxstatat@plt+0x25cc>
  4040c4:	sub	sp, sp, #0x50
  4040c8:	movi	v0.2d, #0x0
  4040cc:	cmp	w1, #0xa
  4040d0:	stp	x29, x30, [sp, #64]
  4040d4:	add	x29, sp, #0x40
  4040d8:	str	xzr, [sp, #48]
  4040dc:	stp	q0, q0, [sp, #16]
  4040e0:	str	q0, [sp]
  4040e4:	b.eq	40410c <__fxstatat@plt+0x27dc>  // b.none
  4040e8:	mov	x8, x2
  4040ec:	str	w1, [sp]
  4040f0:	mov	x3, sp
  4040f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4040f8:	mov	x1, x8
  4040fc:	bl	403efc <__fxstatat@plt+0x25cc>
  404100:	ldp	x29, x30, [sp, #64]
  404104:	add	sp, sp, #0x50
  404108:	ret
  40410c:	bl	401790 <abort@plt>
  404110:	sub	sp, sp, #0x50
  404114:	movi	v0.2d, #0x0
  404118:	cmp	w1, #0xa
  40411c:	stp	x29, x30, [sp, #64]
  404120:	add	x29, sp, #0x40
  404124:	str	xzr, [sp, #48]
  404128:	stp	q0, q0, [sp, #16]
  40412c:	str	q0, [sp]
  404130:	b.eq	404158 <__fxstatat@plt+0x2828>  // b.none
  404134:	mov	x8, x3
  404138:	str	w1, [sp]
  40413c:	mov	x3, sp
  404140:	mov	x1, x2
  404144:	mov	x2, x8
  404148:	bl	403efc <__fxstatat@plt+0x25cc>
  40414c:	ldp	x29, x30, [sp, #64]
  404150:	add	sp, sp, #0x50
  404154:	ret
  404158:	bl	401790 <abort@plt>
  40415c:	mov	x2, x1
  404160:	mov	w1, w0
  404164:	mov	w0, wzr
  404168:	b	4040c4 <__fxstatat@plt+0x2794>
  40416c:	mov	x3, x2
  404170:	mov	x2, x1
  404174:	mov	w1, w0
  404178:	mov	w0, wzr
  40417c:	b	404110 <__fxstatat@plt+0x27e0>
  404180:	sub	sp, sp, #0x50
  404184:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  404188:	add	x9, x9, #0x2e8
  40418c:	ldp	q0, q1, [x9]
  404190:	ubfx	w10, w2, #5, #3
  404194:	mov	x11, sp
  404198:	mov	x8, x1
  40419c:	stp	q0, q1, [sp]
  4041a0:	ldr	q0, [x9, #32]
  4041a4:	ldr	x9, [x9, #48]
  4041a8:	mov	x1, x0
  4041ac:	mov	x3, sp
  4041b0:	str	q0, [sp, #32]
  4041b4:	str	x9, [sp, #48]
  4041b8:	add	x9, x11, w10, uxtw #2
  4041bc:	ldr	w10, [x9, #8]
  4041c0:	mov	w0, wzr
  4041c4:	stp	x29, x30, [sp, #64]
  4041c8:	add	x29, sp, #0x40
  4041cc:	lsr	w11, w10, w2
  4041d0:	mvn	w11, w11
  4041d4:	and	w11, w11, #0x1
  4041d8:	lsl	w11, w11, w2
  4041dc:	eor	w10, w11, w10
  4041e0:	mov	x2, x8
  4041e4:	str	w10, [x9, #8]
  4041e8:	bl	403efc <__fxstatat@plt+0x25cc>
  4041ec:	ldp	x29, x30, [sp, #64]
  4041f0:	add	sp, sp, #0x50
  4041f4:	ret
  4041f8:	sub	sp, sp, #0x50
  4041fc:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  404200:	add	x9, x9, #0x2e8
  404204:	ldp	q0, q1, [x9]
  404208:	ubfx	w10, w1, #5, #3
  40420c:	mov	x11, sp
  404210:	mov	x8, x0
  404214:	stp	q0, q1, [sp]
  404218:	ldr	q0, [x9, #32]
  40421c:	ldr	x9, [x9, #48]
  404220:	mov	x3, sp
  404224:	mov	x2, #0xffffffffffffffff    	// #-1
  404228:	str	q0, [sp, #32]
  40422c:	str	x9, [sp, #48]
  404230:	add	x9, x11, w10, uxtw #2
  404234:	ldr	w10, [x9, #8]
  404238:	mov	w0, wzr
  40423c:	stp	x29, x30, [sp, #64]
  404240:	add	x29, sp, #0x40
  404244:	lsr	w11, w10, w1
  404248:	mvn	w11, w11
  40424c:	and	w11, w11, #0x1
  404250:	lsl	w11, w11, w1
  404254:	eor	w10, w11, w10
  404258:	mov	x1, x8
  40425c:	str	w10, [x9, #8]
  404260:	bl	403efc <__fxstatat@plt+0x25cc>
  404264:	ldp	x29, x30, [sp, #64]
  404268:	add	sp, sp, #0x50
  40426c:	ret
  404270:	sub	sp, sp, #0x50
  404274:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  404278:	add	x8, x8, #0x2e8
  40427c:	ldp	q0, q1, [x8]
  404280:	ldr	q2, [x8, #32]
  404284:	ldr	x8, [x8, #48]
  404288:	mov	x1, x0
  40428c:	stp	q0, q1, [sp]
  404290:	ldr	w9, [sp, #12]
  404294:	str	x8, [sp, #48]
  404298:	mov	x3, sp
  40429c:	mov	x2, #0xffffffffffffffff    	// #-1
  4042a0:	orr	w8, w9, #0x4000000
  4042a4:	mov	w0, wzr
  4042a8:	stp	x29, x30, [sp, #64]
  4042ac:	add	x29, sp, #0x40
  4042b0:	str	q2, [sp, #32]
  4042b4:	str	w8, [sp, #12]
  4042b8:	bl	403efc <__fxstatat@plt+0x25cc>
  4042bc:	ldp	x29, x30, [sp, #64]
  4042c0:	add	sp, sp, #0x50
  4042c4:	ret
  4042c8:	sub	sp, sp, #0x50
  4042cc:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  4042d0:	add	x8, x8, #0x2e8
  4042d4:	ldp	q0, q1, [x8]
  4042d8:	ldr	q2, [x8, #32]
  4042dc:	ldr	x8, [x8, #48]
  4042e0:	mov	x2, x1
  4042e4:	stp	q0, q1, [sp]
  4042e8:	ldr	w9, [sp, #12]
  4042ec:	mov	x1, x0
  4042f0:	str	x8, [sp, #48]
  4042f4:	mov	x3, sp
  4042f8:	orr	w8, w9, #0x4000000
  4042fc:	mov	w0, wzr
  404300:	stp	x29, x30, [sp, #64]
  404304:	add	x29, sp, #0x40
  404308:	str	q2, [sp, #32]
  40430c:	str	w8, [sp, #12]
  404310:	bl	403efc <__fxstatat@plt+0x25cc>
  404314:	ldp	x29, x30, [sp, #64]
  404318:	add	sp, sp, #0x50
  40431c:	ret
  404320:	sub	sp, sp, #0x80
  404324:	movi	v0.2d, #0x0
  404328:	cmp	w1, #0xa
  40432c:	stp	x29, x30, [sp, #112]
  404330:	add	x29, sp, #0x70
  404334:	str	wzr, [sp, #48]
  404338:	stp	q0, q0, [sp, #16]
  40433c:	str	q0, [sp]
  404340:	b.eq	404390 <__fxstatat@plt+0x2a60>  // b.none
  404344:	ldp	q0, q1, [sp]
  404348:	ldr	w9, [sp, #48]
  40434c:	ldr	q2, [sp, #32]
  404350:	mov	x8, x2
  404354:	stur	q0, [sp, #60]
  404358:	ldr	w10, [sp, #68]
  40435c:	str	w1, [sp, #56]
  404360:	str	w9, [sp, #108]
  404364:	add	x3, sp, #0x38
  404368:	orr	w9, w10, #0x4000000
  40436c:	mov	x2, #0xffffffffffffffff    	// #-1
  404370:	mov	x1, x8
  404374:	stur	q1, [sp, #76]
  404378:	stur	q2, [sp, #92]
  40437c:	str	w9, [sp, #68]
  404380:	bl	403efc <__fxstatat@plt+0x25cc>
  404384:	ldp	x29, x30, [sp, #112]
  404388:	add	sp, sp, #0x80
  40438c:	ret
  404390:	bl	401790 <abort@plt>
  404394:	mov	x4, #0xffffffffffffffff    	// #-1
  404398:	b	40439c <__fxstatat@plt+0x2a6c>
  40439c:	sub	sp, sp, #0x50
  4043a0:	adrp	x9, 41a000 <__fxstatat@plt+0x186d0>
  4043a4:	add	x9, x9, #0x2e8
  4043a8:	ldp	q0, q1, [x9]
  4043ac:	ldr	x10, [x9, #48]
  4043b0:	stp	x29, x30, [sp, #64]
  4043b4:	add	x29, sp, #0x40
  4043b8:	stp	q0, q1, [sp]
  4043bc:	ldr	q0, [x9, #32]
  4043c0:	mov	w9, #0xa                   	// #10
  4043c4:	str	x10, [sp, #48]
  4043c8:	str	w9, [sp]
  4043cc:	str	q0, [sp, #32]
  4043d0:	cbz	x1, 4043fc <__fxstatat@plt+0x2acc>
  4043d4:	cbz	x2, 4043fc <__fxstatat@plt+0x2acc>
  4043d8:	mov	x8, x3
  4043dc:	stp	x1, x2, [sp, #40]
  4043e0:	mov	x3, sp
  4043e4:	mov	x1, x8
  4043e8:	mov	x2, x4
  4043ec:	bl	403efc <__fxstatat@plt+0x25cc>
  4043f0:	ldp	x29, x30, [sp, #64]
  4043f4:	add	sp, sp, #0x50
  4043f8:	ret
  4043fc:	bl	401790 <abort@plt>
  404400:	mov	x3, x2
  404404:	mov	x2, x1
  404408:	mov	x4, #0xffffffffffffffff    	// #-1
  40440c:	mov	x1, x0
  404410:	mov	w0, wzr
  404414:	b	40439c <__fxstatat@plt+0x2a6c>
  404418:	mov	x4, x3
  40441c:	mov	x3, x2
  404420:	mov	x2, x1
  404424:	mov	x1, x0
  404428:	mov	w0, wzr
  40442c:	b	40439c <__fxstatat@plt+0x2a6c>
  404430:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  404434:	add	x3, x3, #0x230
  404438:	b	403efc <__fxstatat@plt+0x25cc>
  40443c:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  404440:	mov	x2, x1
  404444:	add	x3, x3, #0x230
  404448:	mov	x1, x0
  40444c:	mov	w0, wzr
  404450:	b	403efc <__fxstatat@plt+0x25cc>
  404454:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  404458:	add	x3, x3, #0x230
  40445c:	mov	x2, #0xffffffffffffffff    	// #-1
  404460:	b	403efc <__fxstatat@plt+0x25cc>
  404464:	adrp	x3, 41a000 <__fxstatat@plt+0x186d0>
  404468:	add	x3, x3, #0x230
  40446c:	mov	x2, #0xffffffffffffffff    	// #-1
  404470:	mov	x1, x0
  404474:	mov	w0, wzr
  404478:	b	403efc <__fxstatat@plt+0x25cc>
  40447c:	stp	x29, x30, [sp, #-32]!
  404480:	stp	x20, x19, [sp, #16]
  404484:	mov	x20, x0
  404488:	mov	w19, w1
  40448c:	mov	w2, #0x5                   	// #5
  404490:	mov	x0, xzr
  404494:	mov	x1, x20
  404498:	mov	x29, sp
  40449c:	bl	401880 <dcgettext@plt>
  4044a0:	cmp	x0, x20
  4044a4:	b.ne	404588 <__fxstatat@plt+0x2c58>  // b.any
  4044a8:	bl	407d88 <__fxstatat@plt+0x6458>
  4044ac:	ldrb	w8, [x0]
  4044b0:	and	w8, w8, #0xffffffdf
  4044b4:	cmp	w8, #0x47
  4044b8:	b.eq	40451c <__fxstatat@plt+0x2bec>  // b.none
  4044bc:	cmp	w8, #0x55
  4044c0:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  4044c4:	ldrb	w8, [x0, #1]
  4044c8:	and	w8, w8, #0xffffffdf
  4044cc:	cmp	w8, #0x54
  4044d0:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  4044d4:	ldrb	w8, [x0, #2]
  4044d8:	and	w8, w8, #0xffffffdf
  4044dc:	cmp	w8, #0x46
  4044e0:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  4044e4:	ldrb	w8, [x0, #3]
  4044e8:	cmp	w8, #0x2d
  4044ec:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  4044f0:	ldrb	w8, [x0, #4]
  4044f4:	cmp	w8, #0x38
  4044f8:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  4044fc:	ldrb	w8, [x0, #5]
  404500:	cbnz	w8, 404570 <__fxstatat@plt+0x2c40>
  404504:	ldrb	w8, [x20]
  404508:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  40450c:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  404510:	add	x9, x9, #0x176
  404514:	add	x10, x10, #0x172
  404518:	b	4045a8 <__fxstatat@plt+0x2c78>
  40451c:	ldrb	w8, [x0, #1]
  404520:	and	w8, w8, #0xffffffdf
  404524:	cmp	w8, #0x42
  404528:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  40452c:	ldrb	w8, [x0, #2]
  404530:	cmp	w8, #0x31
  404534:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  404538:	ldrb	w8, [x0, #3]
  40453c:	cmp	w8, #0x38
  404540:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  404544:	ldrb	w8, [x0, #4]
  404548:	cmp	w8, #0x30
  40454c:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  404550:	ldrb	w8, [x0, #5]
  404554:	cmp	w8, #0x33
  404558:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  40455c:	ldrb	w8, [x0, #6]
  404560:	cmp	w8, #0x30
  404564:	b.ne	404570 <__fxstatat@plt+0x2c40>  // b.any
  404568:	ldrb	w8, [x0, #7]
  40456c:	cbz	w8, 404594 <__fxstatat@plt+0x2c64>
  404570:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  404574:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  404578:	add	x8, x8, #0x170
  40457c:	add	x9, x9, #0x16c
  404580:	cmp	w19, #0x9
  404584:	csel	x0, x9, x8, eq  // eq = none
  404588:	ldp	x20, x19, [sp, #16]
  40458c:	ldp	x29, x30, [sp], #32
  404590:	ret
  404594:	ldrb	w8, [x20]
  404598:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  40459c:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  4045a0:	add	x9, x9, #0x17e
  4045a4:	add	x10, x10, #0x17a
  4045a8:	cmp	w8, #0x60
  4045ac:	csel	x0, x10, x9, eq  // eq = none
  4045b0:	b	404588 <__fxstatat@plt+0x2c58>
  4045b4:	sub	sp, sp, #0xa0
  4045b8:	str	x19, [sp, #144]
  4045bc:	mov	x19, x0
  4045c0:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  4045c4:	add	x0, x0, #0x4
  4045c8:	mov	x1, sp
  4045cc:	stp	x29, x30, [sp, #128]
  4045d0:	add	x29, sp, #0x80
  4045d4:	bl	408420 <__fxstatat@plt+0x6af0>
  4045d8:	cbz	w0, 4045e4 <__fxstatat@plt+0x2cb4>
  4045dc:	mov	x19, xzr
  4045e0:	b	4045f0 <__fxstatat@plt+0x2cc0>
  4045e4:	ldr	q0, [sp]
  4045e8:	ext	v0.16b, v0.16b, v0.16b, #8
  4045ec:	str	q0, [x19]
  4045f0:	mov	x0, x19
  4045f4:	ldr	x19, [sp, #144]
  4045f8:	ldp	x29, x30, [sp, #128]
  4045fc:	add	sp, sp, #0xa0
  404600:	ret
  404604:	sub	sp, sp, #0x50
  404608:	str	x21, [sp, #48]
  40460c:	stp	x20, x19, [sp, #64]
  404610:	mov	x21, x5
  404614:	mov	x20, x4
  404618:	mov	x5, x3
  40461c:	mov	x4, x2
  404620:	mov	x19, x0
  404624:	stp	x29, x30, [sp, #32]
  404628:	add	x29, sp, #0x20
  40462c:	cbz	x1, 40464c <__fxstatat@plt+0x2d1c>
  404630:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404634:	mov	x3, x1
  404638:	add	x2, x2, #0x18b
  40463c:	mov	w1, #0x1                   	// #1
  404640:	mov	x0, x19
  404644:	bl	4017d0 <__fprintf_chk@plt>
  404648:	b	404668 <__fxstatat@plt+0x2d38>
  40464c:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404650:	add	x2, x2, #0x197
  404654:	mov	w1, #0x1                   	// #1
  404658:	mov	x0, x19
  40465c:	mov	x3, x4
  404660:	mov	x4, x5
  404664:	bl	4017d0 <__fprintf_chk@plt>
  404668:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  40466c:	add	x1, x1, #0x19e
  404670:	mov	w2, #0x5                   	// #5
  404674:	mov	x0, xzr
  404678:	bl	401880 <dcgettext@plt>
  40467c:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404680:	mov	x3, x0
  404684:	add	x2, x2, #0x469
  404688:	mov	w1, #0x1                   	// #1
  40468c:	mov	w4, #0x7e3                 	// #2019
  404690:	mov	x0, x19
  404694:	bl	4017d0 <__fprintf_chk@plt>
  404698:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  40469c:	add	x1, x1, #0x1a2
  4046a0:	mov	w2, #0x5                   	// #5
  4046a4:	mov	x0, xzr
  4046a8:	bl	401880 <dcgettext@plt>
  4046ac:	mov	x1, x19
  4046b0:	bl	401890 <fputs_unlocked@plt>
  4046b4:	cmp	x21, #0x9
  4046b8:	b.hi	40470c <__fxstatat@plt+0x2ddc>  // b.pmore
  4046bc:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  4046c0:	add	x8, x8, #0x181
  4046c4:	adr	x9, 4046d4 <__fxstatat@plt+0x2da4>
  4046c8:	ldrb	w10, [x8, x21]
  4046cc:	add	x9, x9, x10, lsl #2
  4046d0:	br	x9
  4046d4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4046d8:	add	x1, x1, #0x26e
  4046dc:	mov	w2, #0x5                   	// #5
  4046e0:	mov	x0, xzr
  4046e4:	bl	401880 <dcgettext@plt>
  4046e8:	ldr	x3, [x20]
  4046ec:	mov	x2, x0
  4046f0:	mov	x0, x19
  4046f4:	ldp	x20, x19, [sp, #64]
  4046f8:	ldr	x21, [sp, #48]
  4046fc:	ldp	x29, x30, [sp, #32]
  404700:	mov	w1, #0x1                   	// #1
  404704:	add	sp, sp, #0x50
  404708:	b	4017d0 <__fprintf_chk@plt>
  40470c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404710:	add	x1, x1, #0x3ad
  404714:	b	404870 <__fxstatat@plt+0x2f40>
  404718:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  40471c:	add	x1, x1, #0x27e
  404720:	mov	w2, #0x5                   	// #5
  404724:	mov	x0, xzr
  404728:	bl	401880 <dcgettext@plt>
  40472c:	ldp	x3, x4, [x20]
  404730:	mov	x2, x0
  404734:	mov	x0, x19
  404738:	ldp	x20, x19, [sp, #64]
  40473c:	ldr	x21, [sp, #48]
  404740:	ldp	x29, x30, [sp, #32]
  404744:	mov	w1, #0x1                   	// #1
  404748:	add	sp, sp, #0x50
  40474c:	b	4017d0 <__fprintf_chk@plt>
  404750:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404754:	add	x1, x1, #0x295
  404758:	mov	w2, #0x5                   	// #5
  40475c:	mov	x0, xzr
  404760:	bl	401880 <dcgettext@plt>
  404764:	ldp	x3, x4, [x20]
  404768:	ldr	x5, [x20, #16]
  40476c:	mov	x2, x0
  404770:	mov	x0, x19
  404774:	ldp	x20, x19, [sp, #64]
  404778:	ldr	x21, [sp, #48]
  40477c:	ldp	x29, x30, [sp, #32]
  404780:	mov	w1, #0x1                   	// #1
  404784:	add	sp, sp, #0x50
  404788:	b	4017d0 <__fprintf_chk@plt>
  40478c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404790:	add	x1, x1, #0x2b1
  404794:	mov	w2, #0x5                   	// #5
  404798:	mov	x0, xzr
  40479c:	bl	401880 <dcgettext@plt>
  4047a0:	ldp	x3, x4, [x20]
  4047a4:	ldp	x5, x6, [x20, #16]
  4047a8:	mov	x2, x0
  4047ac:	mov	x0, x19
  4047b0:	ldp	x20, x19, [sp, #64]
  4047b4:	ldr	x21, [sp, #48]
  4047b8:	ldp	x29, x30, [sp, #32]
  4047bc:	mov	w1, #0x1                   	// #1
  4047c0:	add	sp, sp, #0x50
  4047c4:	b	4017d0 <__fprintf_chk@plt>
  4047c8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4047cc:	add	x1, x1, #0x2d1
  4047d0:	mov	w2, #0x5                   	// #5
  4047d4:	mov	x0, xzr
  4047d8:	bl	401880 <dcgettext@plt>
  4047dc:	ldp	x3, x4, [x20]
  4047e0:	ldp	x5, x6, [x20, #16]
  4047e4:	ldr	x7, [x20, #32]
  4047e8:	mov	x2, x0
  4047ec:	mov	x0, x19
  4047f0:	ldp	x20, x19, [sp, #64]
  4047f4:	ldr	x21, [sp, #48]
  4047f8:	ldp	x29, x30, [sp, #32]
  4047fc:	mov	w1, #0x1                   	// #1
  404800:	add	sp, sp, #0x50
  404804:	b	4017d0 <__fprintf_chk@plt>
  404808:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  40480c:	add	x1, x1, #0x2f5
  404810:	mov	w2, #0x5                   	// #5
  404814:	mov	x0, xzr
  404818:	bl	401880 <dcgettext@plt>
  40481c:	ldp	x3, x4, [x20]
  404820:	ldp	x5, x6, [x20, #16]
  404824:	ldp	x7, x8, [x20, #32]
  404828:	mov	x2, x0
  40482c:	b	40485c <__fxstatat@plt+0x2f2c>
  404830:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404834:	add	x1, x1, #0x31d
  404838:	mov	w2, #0x5                   	// #5
  40483c:	mov	x0, xzr
  404840:	bl	401880 <dcgettext@plt>
  404844:	ldr	x9, [x20, #48]
  404848:	ldp	x3, x4, [x20]
  40484c:	ldp	x5, x6, [x20, #16]
  404850:	ldp	x7, x8, [x20, #32]
  404854:	mov	x2, x0
  404858:	str	x9, [sp, #8]
  40485c:	mov	w1, #0x1                   	// #1
  404860:	str	x8, [sp]
  404864:	b	4048d4 <__fxstatat@plt+0x2fa4>
  404868:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  40486c:	add	x1, x1, #0x379
  404870:	mov	w2, #0x5                   	// #5
  404874:	mov	x0, xzr
  404878:	bl	401880 <dcgettext@plt>
  40487c:	ldp	x8, x9, [x20, #56]
  404880:	ldp	x3, x4, [x20]
  404884:	ldp	x5, x6, [x20, #16]
  404888:	ldr	x7, [x20, #32]
  40488c:	ldur	q0, [x20, #40]
  404890:	mov	x2, x0
  404894:	str	x9, [sp, #24]
  404898:	b	4048c8 <__fxstatat@plt+0x2f98>
  40489c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4048a0:	add	x1, x1, #0x349
  4048a4:	mov	w2, #0x5                   	// #5
  4048a8:	mov	x0, xzr
  4048ac:	bl	401880 <dcgettext@plt>
  4048b0:	ldp	x3, x4, [x20]
  4048b4:	ldp	x5, x6, [x20, #16]
  4048b8:	ldr	x7, [x20, #32]
  4048bc:	ldur	q0, [x20, #40]
  4048c0:	ldr	x8, [x20, #56]
  4048c4:	mov	x2, x0
  4048c8:	str	x8, [sp, #16]
  4048cc:	mov	w1, #0x1                   	// #1
  4048d0:	str	q0, [sp]
  4048d4:	mov	x0, x19
  4048d8:	bl	4017d0 <__fprintf_chk@plt>
  4048dc:	ldp	x20, x19, [sp, #64]
  4048e0:	ldr	x21, [sp, #48]
  4048e4:	ldp	x29, x30, [sp, #32]
  4048e8:	add	sp, sp, #0x50
  4048ec:	ret
  4048f0:	mov	x8, xzr
  4048f4:	ldr	x9, [x4, x8, lsl #3]
  4048f8:	add	x8, x8, #0x1
  4048fc:	cbnz	x9, 4048f4 <__fxstatat@plt+0x2fc4>
  404900:	sub	x5, x8, #0x1
  404904:	b	404604 <__fxstatat@plt+0x2cd4>
  404908:	sub	sp, sp, #0x60
  40490c:	stp	x29, x30, [sp, #80]
  404910:	ldr	w8, [x4, #24]
  404914:	mov	x5, xzr
  404918:	mov	x9, sp
  40491c:	add	x29, sp, #0x50
  404920:	tbz	w8, #31, 404948 <__fxstatat@plt+0x3018>
  404924:	add	w11, w8, #0x8
  404928:	cmn	w8, #0x8
  40492c:	str	w11, [x4, #24]
  404930:	b.gt	404944 <__fxstatat@plt+0x3014>
  404934:	ldr	x10, [x4, #8]
  404938:	add	x10, x10, w8, sxtw
  40493c:	mov	w8, w11
  404940:	b	404954 <__fxstatat@plt+0x3024>
  404944:	mov	w8, w11
  404948:	ldr	x10, [x4]
  40494c:	add	x11, x10, #0x8
  404950:	str	x11, [x4]
  404954:	ldr	x10, [x10]
  404958:	str	x10, [x9, x5, lsl #3]
  40495c:	cbz	x10, 40496c <__fxstatat@plt+0x303c>
  404960:	add	x5, x5, #0x1
  404964:	cmp	x5, #0xa
  404968:	b.ne	404920 <__fxstatat@plt+0x2ff0>  // b.any
  40496c:	mov	x4, sp
  404970:	bl	404604 <__fxstatat@plt+0x2cd4>
  404974:	ldp	x29, x30, [sp, #80]
  404978:	add	sp, sp, #0x60
  40497c:	ret
  404980:	sub	sp, sp, #0xf0
  404984:	stp	x29, x30, [sp, #224]
  404988:	add	x29, sp, #0xe0
  40498c:	mov	x8, #0xffffffffffffffe0    	// #-32
  404990:	mov	x9, sp
  404994:	sub	x10, x29, #0x60
  404998:	movk	x8, #0xff80, lsl #32
  40499c:	add	x11, x29, #0x10
  4049a0:	add	x9, x9, #0x80
  4049a4:	add	x10, x10, #0x20
  4049a8:	stp	x9, x8, [x29, #-16]
  4049ac:	stp	x11, x10, [x29, #-32]
  4049b0:	stp	x4, x5, [x29, #-96]
  4049b4:	stp	x6, x7, [x29, #-80]
  4049b8:	stp	q0, q1, [sp]
  4049bc:	ldp	q0, q1, [x29, #-32]
  4049c0:	sub	x4, x29, #0x40
  4049c4:	stp	q2, q3, [sp, #32]
  4049c8:	stp	q4, q5, [sp, #64]
  4049cc:	stp	q6, q7, [sp, #96]
  4049d0:	stp	q0, q1, [x29, #-64]
  4049d4:	bl	404908 <__fxstatat@plt+0x2fd8>
  4049d8:	ldp	x29, x30, [sp, #224]
  4049dc:	add	sp, sp, #0xf0
  4049e0:	ret
  4049e4:	stp	x29, x30, [sp, #-16]!
  4049e8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4049ec:	add	x1, x1, #0x3e9
  4049f0:	mov	w2, #0x5                   	// #5
  4049f4:	mov	x0, xzr
  4049f8:	mov	x29, sp
  4049fc:	bl	401880 <dcgettext@plt>
  404a00:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404a04:	mov	x1, x0
  404a08:	add	x2, x2, #0x3fe
  404a0c:	mov	w0, #0x1                   	// #1
  404a10:	bl	4016d0 <__printf_chk@plt>
  404a14:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404a18:	add	x1, x1, #0x414
  404a1c:	mov	w2, #0x5                   	// #5
  404a20:	mov	x0, xzr
  404a24:	bl	401880 <dcgettext@plt>
  404a28:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  404a2c:	adrp	x3, 408000 <__fxstatat@plt+0x66d0>
  404a30:	mov	x1, x0
  404a34:	add	x2, x2, #0xa7f
  404a38:	add	x3, x3, #0xba5
  404a3c:	mov	w0, #0x1                   	// #1
  404a40:	bl	4016d0 <__printf_chk@plt>
  404a44:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404a48:	add	x1, x1, #0x428
  404a4c:	mov	w2, #0x5                   	// #5
  404a50:	mov	x0, xzr
  404a54:	bl	401880 <dcgettext@plt>
  404a58:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  404a5c:	ldr	x1, [x8, #648]
  404a60:	ldp	x29, x30, [sp], #16
  404a64:	b	401890 <fputs_unlocked@plt>
  404a68:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404a6c:	udiv	x8, x8, x1
  404a70:	cmp	x8, x0
  404a74:	b.cc	404a80 <__fxstatat@plt+0x3150>  // b.lo, b.ul, b.last
  404a78:	mul	x0, x1, x0
  404a7c:	b	404a8c <__fxstatat@plt+0x315c>
  404a80:	stp	x29, x30, [sp, #-16]!
  404a84:	mov	x29, sp
  404a88:	bl	404cc8 <__fxstatat@plt+0x3398>
  404a8c:	stp	x29, x30, [sp, #-32]!
  404a90:	str	x19, [sp, #16]
  404a94:	mov	x29, sp
  404a98:	mov	x19, x0
  404a9c:	bl	401680 <malloc@plt>
  404aa0:	cbz	x19, 404aa8 <__fxstatat@plt+0x3178>
  404aa4:	cbz	x0, 404ab4 <__fxstatat@plt+0x3184>
  404aa8:	ldr	x19, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #32
  404ab0:	ret
  404ab4:	bl	404cc8 <__fxstatat@plt+0x3398>
  404ab8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404abc:	udiv	x8, x8, x2
  404ac0:	cmp	x8, x1
  404ac4:	b.cc	404ad0 <__fxstatat@plt+0x31a0>  // b.lo, b.ul, b.last
  404ac8:	mul	x1, x2, x1
  404acc:	b	404adc <__fxstatat@plt+0x31ac>
  404ad0:	stp	x29, x30, [sp, #-16]!
  404ad4:	mov	x29, sp
  404ad8:	bl	404cc8 <__fxstatat@plt+0x3398>
  404adc:	stp	x29, x30, [sp, #-32]!
  404ae0:	str	x19, [sp, #16]
  404ae4:	mov	x19, x1
  404ae8:	mov	x29, sp
  404aec:	cbz	x0, 404b00 <__fxstatat@plt+0x31d0>
  404af0:	cbnz	x19, 404b00 <__fxstatat@plt+0x31d0>
  404af4:	bl	401810 <free@plt>
  404af8:	mov	x0, xzr
  404afc:	b	404b10 <__fxstatat@plt+0x31e0>
  404b00:	mov	x1, x19
  404b04:	bl	401730 <realloc@plt>
  404b08:	cbz	x19, 404b10 <__fxstatat@plt+0x31e0>
  404b0c:	cbz	x0, 404b1c <__fxstatat@plt+0x31ec>
  404b10:	ldr	x19, [sp, #16]
  404b14:	ldp	x29, x30, [sp], #32
  404b18:	ret
  404b1c:	bl	404cc8 <__fxstatat@plt+0x3398>
  404b20:	stp	x29, x30, [sp, #-16]!
  404b24:	ldr	x9, [x1]
  404b28:	mov	x29, sp
  404b2c:	cbz	x0, 404b50 <__fxstatat@plt+0x3220>
  404b30:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  404b34:	movk	x8, #0x5554
  404b38:	udiv	x8, x8, x2
  404b3c:	cmp	x8, x9
  404b40:	b.ls	404b88 <__fxstatat@plt+0x3258>  // b.plast
  404b44:	add	x8, x9, x9, lsr #1
  404b48:	add	x9, x8, #0x1
  404b4c:	b	404b74 <__fxstatat@plt+0x3244>
  404b50:	cbnz	x9, 404b64 <__fxstatat@plt+0x3234>
  404b54:	mov	w8, #0x80                  	// #128
  404b58:	udiv	x8, x8, x2
  404b5c:	cmp	x2, #0x80
  404b60:	cinc	x9, x8, hi  // hi = pmore
  404b64:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404b68:	udiv	x8, x8, x2
  404b6c:	cmp	x8, x9
  404b70:	b.cc	404b88 <__fxstatat@plt+0x3258>  // b.lo, b.ul, b.last
  404b74:	mul	x8, x9, x2
  404b78:	str	x9, [x1]
  404b7c:	mov	x1, x8
  404b80:	ldp	x29, x30, [sp], #16
  404b84:	b	404adc <__fxstatat@plt+0x31ac>
  404b88:	bl	404cc8 <__fxstatat@plt+0x3398>
  404b8c:	b	404a8c <__fxstatat@plt+0x315c>
  404b90:	stp	x29, x30, [sp, #-16]!
  404b94:	ldr	x8, [x1]
  404b98:	mov	x29, sp
  404b9c:	cbz	x0, 404bbc <__fxstatat@plt+0x328c>
  404ba0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404ba4:	movk	x9, #0x5554
  404ba8:	cmp	x8, x9
  404bac:	b.cs	404bc4 <__fxstatat@plt+0x3294>  // b.hs, b.nlast
  404bb0:	add	x8, x8, x8, lsr #1
  404bb4:	add	x8, x8, #0x1
  404bb8:	b	404bcc <__fxstatat@plt+0x329c>
  404bbc:	cbz	x8, 404bc8 <__fxstatat@plt+0x3298>
  404bc0:	tbz	x8, #63, 404bcc <__fxstatat@plt+0x329c>
  404bc4:	bl	404cc8 <__fxstatat@plt+0x3398>
  404bc8:	mov	w8, #0x80                  	// #128
  404bcc:	str	x8, [x1]
  404bd0:	mov	x1, x8
  404bd4:	ldp	x29, x30, [sp], #16
  404bd8:	b	404adc <__fxstatat@plt+0x31ac>
  404bdc:	stp	x29, x30, [sp, #-32]!
  404be0:	stp	x20, x19, [sp, #16]
  404be4:	mov	x29, sp
  404be8:	mov	x19, x0
  404bec:	bl	404a8c <__fxstatat@plt+0x315c>
  404bf0:	mov	w1, wzr
  404bf4:	mov	x2, x19
  404bf8:	mov	x20, x0
  404bfc:	bl	4016f0 <memset@plt>
  404c00:	mov	x0, x20
  404c04:	ldp	x20, x19, [sp, #16]
  404c08:	ldp	x29, x30, [sp], #32
  404c0c:	ret
  404c10:	stp	x29, x30, [sp, #-16]!
  404c14:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404c18:	udiv	x8, x8, x1
  404c1c:	cmp	x8, x0
  404c20:	mov	x29, sp
  404c24:	b.cc	404c38 <__fxstatat@plt+0x3308>  // b.lo, b.ul, b.last
  404c28:	bl	404d98 <__fxstatat@plt+0x3468>
  404c2c:	cbz	x0, 404c38 <__fxstatat@plt+0x3308>
  404c30:	ldp	x29, x30, [sp], #16
  404c34:	ret
  404c38:	bl	404cc8 <__fxstatat@plt+0x3398>
  404c3c:	stp	x29, x30, [sp, #-48]!
  404c40:	stp	x20, x19, [sp, #32]
  404c44:	mov	x20, x0
  404c48:	mov	x0, x1
  404c4c:	str	x21, [sp, #16]
  404c50:	mov	x29, sp
  404c54:	mov	x19, x1
  404c58:	bl	404a8c <__fxstatat@plt+0x315c>
  404c5c:	mov	x1, x20
  404c60:	mov	x2, x19
  404c64:	mov	x21, x0
  404c68:	bl	401580 <memcpy@plt>
  404c6c:	mov	x0, x21
  404c70:	ldp	x20, x19, [sp, #32]
  404c74:	ldr	x21, [sp, #16]
  404c78:	ldp	x29, x30, [sp], #48
  404c7c:	ret
  404c80:	stp	x29, x30, [sp, #-48]!
  404c84:	str	x21, [sp, #16]
  404c88:	stp	x20, x19, [sp, #32]
  404c8c:	mov	x29, sp
  404c90:	mov	x19, x0
  404c94:	bl	4015b0 <strlen@plt>
  404c98:	add	x20, x0, #0x1
  404c9c:	mov	x0, x20
  404ca0:	bl	404a8c <__fxstatat@plt+0x315c>
  404ca4:	mov	x1, x19
  404ca8:	mov	x2, x20
  404cac:	mov	x21, x0
  404cb0:	bl	401580 <memcpy@plt>
  404cb4:	mov	x0, x21
  404cb8:	ldp	x20, x19, [sp, #32]
  404cbc:	ldr	x21, [sp, #16]
  404cc0:	ldp	x29, x30, [sp], #48
  404cc4:	ret
  404cc8:	stp	x29, x30, [sp, #-32]!
  404ccc:	str	x19, [sp, #16]
  404cd0:	adrp	x8, 41a000 <__fxstatat@plt+0x186d0>
  404cd4:	ldr	w19, [x8, #520]
  404cd8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404cdc:	add	x1, x1, #0x498
  404ce0:	mov	w2, #0x5                   	// #5
  404ce4:	mov	x0, xzr
  404ce8:	mov	x29, sp
  404cec:	bl	401880 <dcgettext@plt>
  404cf0:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  404cf4:	mov	x3, x0
  404cf8:	add	x2, x2, #0xb2c
  404cfc:	mov	w0, w19
  404d00:	mov	w1, wzr
  404d04:	bl	4015e0 <error@plt>
  404d08:	bl	401790 <abort@plt>
  404d0c:	stp	x29, x30, [sp, #-16]!
  404d10:	orr	w1, w1, #0x200
  404d14:	mov	x29, sp
  404d18:	bl	404de4 <__fxstatat@plt+0x34b4>
  404d1c:	cbz	x0, 404d28 <__fxstatat@plt+0x33f8>
  404d20:	ldp	x29, x30, [sp], #16
  404d24:	ret
  404d28:	bl	4018f0 <__errno_location@plt>
  404d2c:	ldr	w8, [x0]
  404d30:	cmp	w8, #0x16
  404d34:	b.ne	404d58 <__fxstatat@plt+0x3428>  // b.any
  404d38:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  404d3c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404d40:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  404d44:	add	x0, x0, #0x4a9
  404d48:	add	x1, x1, #0x4b9
  404d4c:	add	x3, x3, #0x4c4
  404d50:	mov	w2, #0x29                  	// #41
  404d54:	bl	4018e0 <__assert_fail@plt>
  404d58:	bl	404cc8 <__fxstatat@plt+0x3398>
  404d5c:	ldr	w8, [x0, #72]
  404d60:	mov	w9, #0x11                  	// #17
  404d64:	and	w8, w8, w9
  404d68:	cmp	w8, #0x10
  404d6c:	b.eq	404d88 <__fxstatat@plt+0x3458>  // b.none
  404d70:	cmp	w8, #0x11
  404d74:	b.ne	404d90 <__fxstatat@plt+0x3460>  // b.any
  404d78:	ldr	x8, [x1, #88]
  404d7c:	cmp	x8, #0x0
  404d80:	cset	w0, ne  // ne = any
  404d84:	ret
  404d88:	mov	w0, #0x1                   	// #1
  404d8c:	ret
  404d90:	mov	w0, wzr
  404d94:	ret
  404d98:	mov	x8, x1
  404d9c:	mov	w1, #0x1                   	// #1
  404da0:	mov	w9, #0x1                   	// #1
  404da4:	cbz	x0, 404ddc <__fxstatat@plt+0x34ac>
  404da8:	cbz	x8, 404ddc <__fxstatat@plt+0x34ac>
  404dac:	umulh	x10, x8, x0
  404db0:	mov	x1, x8
  404db4:	mov	x9, x0
  404db8:	cbz	x10, 404ddc <__fxstatat@plt+0x34ac>
  404dbc:	stp	x29, x30, [sp, #-16]!
  404dc0:	mov	x29, sp
  404dc4:	bl	4018f0 <__errno_location@plt>
  404dc8:	mov	w8, #0xc                   	// #12
  404dcc:	str	w8, [x0]
  404dd0:	mov	x0, xzr
  404dd4:	ldp	x29, x30, [sp], #16
  404dd8:	ret
  404ddc:	mov	x0, x9
  404de0:	b	401700 <calloc@plt>
  404de4:	stp	x29, x30, [sp, #-96]!
  404de8:	cmp	w1, #0x1, lsl #12
  404dec:	stp	x28, x27, [sp, #16]
  404df0:	stp	x26, x25, [sp, #32]
  404df4:	stp	x24, x23, [sp, #48]
  404df8:	stp	x22, x21, [sp, #64]
  404dfc:	stp	x20, x19, [sp, #80]
  404e00:	mov	x29, sp
  404e04:	b.cs	404eac <__fxstatat@plt+0x357c>  // b.hs, b.nlast
  404e08:	mov	w8, #0x204                 	// #516
  404e0c:	mov	w21, w1
  404e10:	bics	wzr, w8, w1
  404e14:	b.eq	404eac <__fxstatat@plt+0x357c>  // b.none
  404e18:	mov	w8, #0x12                  	// #18
  404e1c:	tst	w21, w8
  404e20:	b.eq	404eac <__fxstatat@plt+0x357c>  // b.none
  404e24:	mov	x22, x0
  404e28:	mov	w0, #0x80                  	// #128
  404e2c:	mov	x20, x2
  404e30:	bl	401680 <malloc@plt>
  404e34:	mov	x19, x0
  404e38:	cbz	x0, 404ebc <__fxstatat@plt+0x358c>
  404e3c:	and	w8, w21, #0xfffffdff
  404e40:	tst	w21, #0x2
  404e44:	orr	w8, w8, #0x4
  404e48:	movi	v0.2d, #0x0
  404e4c:	csel	w8, w21, w8, eq  // eq = none
  404e50:	stp	q0, q0, [x19, #64]
  404e54:	str	w8, [x19, #72]
  404e58:	mov	w8, #0xffffff9c            	// #-100
  404e5c:	stp	q0, q0, [x19, #96]
  404e60:	stp	q0, q0, [x19, #32]
  404e64:	stp	q0, q0, [x19]
  404e68:	str	x20, [x19, #64]
  404e6c:	str	w8, [x19, #44]
  404e70:	ldr	x8, [x22]
  404e74:	cbz	x8, 404edc <__fxstatat@plt+0x35ac>
  404e78:	mov	x23, xzr
  404e7c:	add	x24, x22, #0x8
  404e80:	mov	x0, x8
  404e84:	bl	4015b0 <strlen@plt>
  404e88:	ldr	x8, [x24], #8
  404e8c:	cmp	x0, x23
  404e90:	csel	x23, x0, x23, hi  // hi = pmore
  404e94:	cbnz	x8, 404e80 <__fxstatat@plt+0x3550>
  404e98:	add	x8, x23, #0x1
  404e9c:	cmp	x8, #0x1, lsl #12
  404ea0:	mov	w8, #0x1000                	// #4096
  404ea4:	csinc	x1, x8, x23, ls  // ls = plast
  404ea8:	b	404ee0 <__fxstatat@plt+0x35b0>
  404eac:	bl	4018f0 <__errno_location@plt>
  404eb0:	mov	w8, #0x16                  	// #22
  404eb4:	mov	x19, xzr
  404eb8:	str	w8, [x0]
  404ebc:	mov	x0, x19
  404ec0:	ldp	x20, x19, [sp, #80]
  404ec4:	ldp	x22, x21, [sp, #64]
  404ec8:	ldp	x24, x23, [sp, #48]
  404ecc:	ldp	x26, x25, [sp, #32]
  404ed0:	ldp	x28, x27, [sp, #16]
  404ed4:	ldp	x29, x30, [sp], #96
  404ed8:	ret
  404edc:	mov	w1, #0x1000                	// #4096
  404ee0:	mov	x0, x19
  404ee4:	bl	405100 <__fxstatat@plt+0x37d0>
  404ee8:	tbz	w0, #0, 4050f0 <__fxstatat@plt+0x37c0>
  404eec:	ldr	x8, [x22]
  404ef0:	cbz	x8, 404f24 <__fxstatat@plt+0x35f4>
  404ef4:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  404ef8:	add	x1, x1, #0x7a6
  404efc:	mov	x0, x19
  404f00:	mov	x2, xzr
  404f04:	bl	40517c <__fxstatat@plt+0x384c>
  404f08:	cbz	x0, 4050e8 <__fxstatat@plt+0x37b8>
  404f0c:	mov	x23, x0
  404f10:	mov	x8, #0xffffffffffffffff    	// #-1
  404f14:	mov	w9, #0xffffffff            	// #-1
  404f18:	str	x8, [x0, #88]
  404f1c:	str	w9, [x0, #104]
  404f20:	b	404f28 <__fxstatat@plt+0x35f8>
  404f24:	mov	x23, xzr
  404f28:	cbz	x20, 404f38 <__fxstatat@plt+0x3608>
  404f2c:	ldrb	w8, [x19, #73]
  404f30:	ubfx	w8, w8, #2, #1
  404f34:	b	404f3c <__fxstatat@plt+0x360c>
  404f38:	mov	w8, #0x1                   	// #1
  404f3c:	ldr	x26, [x22]
  404f40:	cbz	x26, 40502c <__fxstatat@plt+0x36fc>
  404f44:	mov	x24, xzr
  404f48:	mov	x27, xzr
  404f4c:	mov	x25, xzr
  404f50:	eor	w28, w8, #0x1
  404f54:	mov	x0, x26
  404f58:	bl	4015b0 <strlen@plt>
  404f5c:	mov	x2, x0
  404f60:	tbnz	w21, #11, 404f9c <__fxstatat@plt+0x366c>
  404f64:	cmp	x2, #0x3
  404f68:	b.cc	404f9c <__fxstatat@plt+0x366c>  // b.lo, b.ul, b.last
  404f6c:	add	x8, x2, x26
  404f70:	ldurb	w8, [x8, #-1]
  404f74:	cmp	w8, #0x2f
  404f78:	b.ne	404f9c <__fxstatat@plt+0x366c>  // b.any
  404f7c:	sub	x8, x26, #0x2
  404f80:	ldrb	w9, [x8, x2]
  404f84:	cmp	w9, #0x2f
  404f88:	b.ne	404f9c <__fxstatat@plt+0x366c>  // b.any
  404f8c:	sub	x2, x2, #0x1
  404f90:	cmp	x2, #0x1
  404f94:	b.hi	404f80 <__fxstatat@plt+0x3650>  // b.pmore
  404f98:	mov	w2, #0x1                   	// #1
  404f9c:	mov	x0, x19
  404fa0:	mov	x1, x26
  404fa4:	bl	40517c <__fxstatat@plt+0x384c>
  404fa8:	cbz	x0, 4050d8 <__fxstatat@plt+0x37a8>
  404fac:	cmp	x24, #0x0
  404fb0:	cset	w9, eq  // eq = none
  404fb4:	mov	x26, x0
  404fb8:	add	x8, x0, #0xf8
  404fbc:	orr	w9, w28, w9
  404fc0:	str	xzr, [x0, #88]
  404fc4:	str	x23, [x0, #8]
  404fc8:	str	x8, [x0, #48]
  404fcc:	tbnz	w9, #0, 404fe0 <__fxstatat@plt+0x36b0>
  404fd0:	mov	w8, #0x2                   	// #2
  404fd4:	str	x8, [x26, #168]
  404fd8:	mov	w0, #0xb                   	// #11
  404fdc:	b	404ff0 <__fxstatat@plt+0x36c0>
  404fe0:	mov	x0, x19
  404fe4:	mov	x1, x26
  404fe8:	mov	w2, wzr
  404fec:	bl	405204 <__fxstatat@plt+0x38d4>
  404ff0:	strh	w0, [x26, #108]
  404ff4:	cbz	x20, 405004 <__fxstatat@plt+0x36d4>
  404ff8:	str	x24, [x26, #16]
  404ffc:	mov	x24, x26
  405000:	b	405014 <__fxstatat@plt+0x36e4>
  405004:	str	xzr, [x26, #16]
  405008:	cbz	x24, 405024 <__fxstatat@plt+0x36f4>
  40500c:	str	x26, [x27, #16]
  405010:	mov	x27, x26
  405014:	ldr	x26, [x22, #8]!
  405018:	add	x25, x25, #0x1
  40501c:	cbnz	x26, 404f54 <__fxstatat@plt+0x3624>
  405020:	b	405034 <__fxstatat@plt+0x3704>
  405024:	mov	x27, x26
  405028:	b	404ffc <__fxstatat@plt+0x36cc>
  40502c:	mov	x24, xzr
  405030:	b	405054 <__fxstatat@plt+0x3724>
  405034:	cbz	x20, 405054 <__fxstatat@plt+0x3724>
  405038:	cmp	x25, #0x2
  40503c:	b.cc	405054 <__fxstatat@plt+0x3724>  // b.lo, b.ul, b.last
  405040:	mov	x0, x19
  405044:	mov	x1, x24
  405048:	mov	x2, x25
  40504c:	bl	40537c <__fxstatat@plt+0x3a4c>
  405050:	mov	x24, x0
  405054:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  405058:	add	x1, x1, #0x7a6
  40505c:	mov	x0, x19
  405060:	mov	x2, xzr
  405064:	bl	40517c <__fxstatat@plt+0x384c>
  405068:	str	x0, [x19]
  40506c:	cbz	x0, 4050d8 <__fxstatat@plt+0x37a8>
  405070:	str	x24, [x0, #16]
  405074:	ldr	x8, [x19]
  405078:	mov	w9, #0x9                   	// #9
  40507c:	mov	w10, #0x1                   	// #1
  405080:	mov	x0, x19
  405084:	strh	w9, [x8, #108]
  405088:	str	x10, [x8, #88]
  40508c:	bl	405460 <__fxstatat@plt+0x3b30>
  405090:	tbz	w0, #0, 4050d8 <__fxstatat@plt+0x37a8>
  405094:	ldrh	w8, [x19, #72]
  405098:	mov	w9, #0x204                 	// #516
  40509c:	tst	w8, w9
  4050a0:	b.ne	4050c8 <__fxstatat@plt+0x3798>  // b.any
  4050a4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4050a8:	add	x1, x1, #0x513
  4050ac:	mov	x0, x19
  4050b0:	bl	4054d4 <__fxstatat@plt+0x3ba4>
  4050b4:	str	w0, [x19, #40]
  4050b8:	tbz	w0, #31, 4050c8 <__fxstatat@plt+0x3798>
  4050bc:	ldr	w8, [x19, #72]
  4050c0:	orr	w8, w8, #0x4
  4050c4:	str	w8, [x19, #72]
  4050c8:	add	x0, x19, #0x60
  4050cc:	mov	w1, #0xffffffff            	// #-1
  4050d0:	bl	407cd0 <__fxstatat@plt+0x63a0>
  4050d4:	b	404ebc <__fxstatat@plt+0x358c>
  4050d8:	mov	x0, x24
  4050dc:	bl	405500 <__fxstatat@plt+0x3bd0>
  4050e0:	mov	x0, x23
  4050e4:	bl	401810 <free@plt>
  4050e8:	ldr	x0, [x19, #32]
  4050ec:	bl	401810 <free@plt>
  4050f0:	mov	x0, x19
  4050f4:	bl	401810 <free@plt>
  4050f8:	mov	x19, xzr
  4050fc:	b	404ebc <__fxstatat@plt+0x358c>
  405100:	stp	x29, x30, [sp, #-32]!
  405104:	ldr	x8, [x0, #48]
  405108:	add	x9, x1, #0x100
  40510c:	str	x19, [sp, #16]
  405110:	mov	x19, x0
  405114:	adds	x1, x9, x8
  405118:	mov	x29, sp
  40511c:	b.cc	405144 <__fxstatat@plt+0x3814>  // b.lo, b.ul, b.last
  405120:	ldr	x0, [x19, #32]
  405124:	bl	401810 <free@plt>
  405128:	str	xzr, [x19, #32]
  40512c:	bl	4018f0 <__errno_location@plt>
  405130:	mov	x8, x0
  405134:	mov	w9, #0x24                  	// #36
  405138:	mov	w0, wzr
  40513c:	str	w9, [x8]
  405140:	b	405170 <__fxstatat@plt+0x3840>
  405144:	ldr	x0, [x19, #32]
  405148:	str	x1, [x19, #48]
  40514c:	bl	401730 <realloc@plt>
  405150:	cbz	x0, 405160 <__fxstatat@plt+0x3830>
  405154:	str	x0, [x19, #32]
  405158:	mov	w0, #0x1                   	// #1
  40515c:	b	405170 <__fxstatat@plt+0x3840>
  405160:	ldr	x0, [x19, #32]
  405164:	bl	401810 <free@plt>
  405168:	mov	w0, wzr
  40516c:	str	xzr, [x19, #32]
  405170:	ldr	x19, [sp, #16]
  405174:	ldp	x29, x30, [sp], #32
  405178:	ret
  40517c:	stp	x29, x30, [sp, #-64]!
  405180:	add	x8, x2, #0x100
  405184:	stp	x20, x19, [sp, #48]
  405188:	mov	x20, x0
  40518c:	and	x0, x8, #0xfffffffffffffff8
  405190:	str	x23, [sp, #16]
  405194:	stp	x22, x21, [sp, #32]
  405198:	mov	x29, sp
  40519c:	mov	x21, x2
  4051a0:	mov	x22, x1
  4051a4:	bl	401680 <malloc@plt>
  4051a8:	mov	x19, x0
  4051ac:	cbz	x0, 4051ec <__fxstatat@plt+0x38bc>
  4051b0:	add	x23, x19, #0xf8
  4051b4:	mov	x0, x23
  4051b8:	mov	x1, x22
  4051bc:	mov	x2, x21
  4051c0:	bl	401580 <memcpy@plt>
  4051c4:	strb	wzr, [x23, x21]
  4051c8:	str	x21, [x19, #96]
  4051cc:	str	x20, [x19, #80]
  4051d0:	ldr	x9, [x20, #32]
  4051d4:	mov	w8, #0x30000               	// #196608
  4051d8:	str	wzr, [x19, #64]
  4051dc:	stur	w8, [x19, #110]
  4051e0:	stp	xzr, xzr, [x19, #24]
  4051e4:	str	x9, [x19, #56]
  4051e8:	str	xzr, [x19, #40]
  4051ec:	mov	x0, x19
  4051f0:	ldp	x20, x19, [sp, #48]
  4051f4:	ldp	x22, x21, [sp, #32]
  4051f8:	ldr	x23, [sp, #16]
  4051fc:	ldp	x29, x30, [sp], #64
  405200:	ret
  405204:	stp	x29, x30, [sp, #-48]!
  405208:	stp	x20, x19, [sp, #32]
  40520c:	ldr	x9, [x1, #88]
  405210:	ldr	w8, [x0, #72]
  405214:	str	x21, [sp, #16]
  405218:	mov	x19, x1
  40521c:	mov	x21, x0
  405220:	mov	x29, sp
  405224:	cbnz	x9, 405230 <__fxstatat@plt+0x3900>
  405228:	and	w9, w8, #0x1
  40522c:	orr	w2, w9, w2
  405230:	add	x20, x19, #0x78
  405234:	tbnz	w2, #0, 405260 <__fxstatat@plt+0x3930>
  405238:	tbnz	w8, #1, 405260 <__fxstatat@plt+0x3930>
  40523c:	ldr	w0, [x21, #44]
  405240:	ldr	x1, [x19, #48]
  405244:	mov	w3, #0x100                 	// #256
  405248:	mov	x2, x20
  40524c:	bl	408430 <__fxstatat@plt+0x6b00>
  405250:	cbz	w0, 4052c4 <__fxstatat@plt+0x3994>
  405254:	bl	4018f0 <__errno_location@plt>
  405258:	mov	x21, x0
  40525c:	b	405294 <__fxstatat@plt+0x3964>
  405260:	ldr	x0, [x19, #48]
  405264:	mov	x1, x20
  405268:	bl	408400 <__fxstatat@plt+0x6ad0>
  40526c:	cbz	w0, 4052c4 <__fxstatat@plt+0x3994>
  405270:	bl	4018f0 <__errno_location@plt>
  405274:	ldr	w8, [x0]
  405278:	cmp	w8, #0x2
  40527c:	b.ne	405298 <__fxstatat@plt+0x3968>  // b.any
  405280:	mov	x21, x0
  405284:	ldr	x0, [x19, #48]
  405288:	mov	x1, x20
  40528c:	bl	408420 <__fxstatat@plt+0x6af0>
  405290:	cbz	w0, 40535c <__fxstatat@plt+0x3a2c>
  405294:	ldr	w8, [x21]
  405298:	movi	v0.2d, #0x0
  40529c:	str	w8, [x19, #64]
  4052a0:	stp	q0, q0, [x20, #96]
  4052a4:	stp	q0, q0, [x20, #64]
  4052a8:	stp	q0, q0, [x20, #32]
  4052ac:	stp	q0, q0, [x20]
  4052b0:	mov	w0, #0xa                   	// #10
  4052b4:	ldp	x20, x19, [sp, #32]
  4052b8:	ldr	x21, [sp, #16]
  4052bc:	ldp	x29, x30, [sp], #48
  4052c0:	ret
  4052c4:	ldr	w8, [x19, #136]
  4052c8:	and	w8, w8, #0xf000
  4052cc:	cmp	w8, #0xa, lsl #12
  4052d0:	b.eq	405318 <__fxstatat@plt+0x39e8>  // b.none
  4052d4:	cmp	w8, #0x8, lsl #12
  4052d8:	b.eq	405310 <__fxstatat@plt+0x39e0>  // b.none
  4052dc:	cmp	w8, #0x4, lsl #12
  4052e0:	b.ne	405320 <__fxstatat@plt+0x39f0>  // b.any
  4052e4:	ldr	w8, [x19, #140]
  4052e8:	cmp	w8, #0x2
  4052ec:	b.cc	405328 <__fxstatat@plt+0x39f8>  // b.lo, b.ul, b.last
  4052f0:	ldr	x9, [x19, #88]
  4052f4:	cmp	x9, #0x1
  4052f8:	b.lt	405328 <__fxstatat@plt+0x39f8>  // b.tstop
  4052fc:	ldr	w9, [x21, #72]
  405300:	mov	w10, #0x2                   	// #2
  405304:	bic	w9, w10, w9, lsr #4
  405308:	sub	w8, w8, w9
  40530c:	b	40532c <__fxstatat@plt+0x39fc>
  405310:	mov	w0, #0x8                   	// #8
  405314:	b	4052b4 <__fxstatat@plt+0x3984>
  405318:	mov	w0, #0xc                   	// #12
  40531c:	b	4052b4 <__fxstatat@plt+0x3984>
  405320:	mov	w0, #0x3                   	// #3
  405324:	b	4052b4 <__fxstatat@plt+0x3984>
  405328:	mov	w8, #0xffffffff            	// #-1
  40532c:	ldrb	w9, [x19, #248]
  405330:	str	w8, [x19, #104]
  405334:	cmp	w9, #0x2e
  405338:	b.ne	405354 <__fxstatat@plt+0x3a24>  // b.any
  40533c:	ldrb	w8, [x19, #249]
  405340:	cbz	w8, 405368 <__fxstatat@plt+0x3a38>
  405344:	cmp	w8, #0x2e
  405348:	b.ne	405354 <__fxstatat@plt+0x3a24>  // b.any
  40534c:	ldrb	w8, [x19, #250]
  405350:	cbz	w8, 405368 <__fxstatat@plt+0x3a38>
  405354:	mov	w0, #0x1                   	// #1
  405358:	b	4052b4 <__fxstatat@plt+0x3984>
  40535c:	str	wzr, [x21]
  405360:	mov	w0, #0xd                   	// #13
  405364:	b	4052b4 <__fxstatat@plt+0x3984>
  405368:	ldr	x8, [x19, #88]
  40536c:	cmp	x8, #0x0
  405370:	mov	w8, #0x5                   	// #5
  405374:	csinc	w0, w8, wzr, ne  // ne = any
  405378:	b	4052b4 <__fxstatat@plt+0x3984>
  40537c:	stp	x29, x30, [sp, #-48]!
  405380:	stp	x22, x21, [sp, #16]
  405384:	stp	x20, x19, [sp, #32]
  405388:	ldp	x8, x22, [x0, #56]
  40538c:	mov	x21, x0
  405390:	mov	x20, x2
  405394:	mov	x19, x1
  405398:	cmp	x8, x2
  40539c:	mov	x29, sp
  4053a0:	b.cs	4053d0 <__fxstatat@plt+0x3aa0>  // b.hs, b.nlast
  4053a4:	add	x8, x20, #0x28
  4053a8:	lsr	x9, x8, #61
  4053ac:	str	x8, [x21, #56]
  4053b0:	cbnz	x9, 40543c <__fxstatat@plt+0x3b0c>
  4053b4:	ldr	x0, [x21, #16]
  4053b8:	lsl	x1, x8, #3
  4053bc:	bl	401730 <realloc@plt>
  4053c0:	cbz	x0, 40543c <__fxstatat@plt+0x3b0c>
  4053c4:	str	x0, [x21, #16]
  4053c8:	cbnz	x19, 4053d8 <__fxstatat@plt+0x3aa8>
  4053cc:	b	4053e8 <__fxstatat@plt+0x3ab8>
  4053d0:	ldr	x0, [x21, #16]
  4053d4:	cbz	x19, 4053e8 <__fxstatat@plt+0x3ab8>
  4053d8:	str	x19, [x0], #8
  4053dc:	ldr	x19, [x19, #16]
  4053e0:	cbnz	x19, 4053d8 <__fxstatat@plt+0x3aa8>
  4053e4:	ldr	x0, [x21, #16]
  4053e8:	mov	w2, #0x8                   	// #8
  4053ec:	mov	x1, x20
  4053f0:	mov	x3, x22
  4053f4:	bl	401620 <qsort@plt>
  4053f8:	ldr	x8, [x21, #16]
  4053fc:	cmp	x20, #0x1
  405400:	ldr	x19, [x8]
  405404:	mov	x9, x19
  405408:	b.eq	405434 <__fxstatat@plt+0x3b04>  // b.none
  40540c:	ldr	x10, [x8, #8]!
  405410:	subs	x9, x20, #0x2
  405414:	str	x10, [x19, #16]
  405418:	b.eq	405430 <__fxstatat@plt+0x3b00>  // b.none
  40541c:	ldr	x10, [x8]
  405420:	ldr	x11, [x8, #8]!
  405424:	subs	x9, x9, #0x1
  405428:	str	x11, [x10, #16]
  40542c:	b.ne	40541c <__fxstatat@plt+0x3aec>  // b.any
  405430:	ldr	x9, [x8]
  405434:	str	xzr, [x9, #16]
  405438:	b	40544c <__fxstatat@plt+0x3b1c>
  40543c:	ldr	x0, [x21, #16]
  405440:	bl	401810 <free@plt>
  405444:	str	xzr, [x21, #16]
  405448:	str	xzr, [x21, #56]
  40544c:	mov	x0, x19
  405450:	ldp	x20, x19, [sp, #32]
  405454:	ldp	x22, x21, [sp, #16]
  405458:	ldp	x29, x30, [sp], #48
  40545c:	ret
  405460:	stp	x29, x30, [sp, #-32]!
  405464:	ldrh	w8, [x0, #72]
  405468:	mov	w9, #0x102                 	// #258
  40546c:	str	x19, [sp, #16]
  405470:	mov	x19, x0
  405474:	tst	w8, w9
  405478:	mov	x29, sp
  40547c:	b.eq	4054b0 <__fxstatat@plt+0x3b80>  // b.none
  405480:	adrp	x2, 406000 <__fxstatat@plt+0x46d0>
  405484:	adrp	x3, 406000 <__fxstatat@plt+0x46d0>
  405488:	adrp	x4, 401000 <mbrtowc@plt-0x570>
  40548c:	add	x2, x2, #0xa6c
  405490:	add	x3, x3, #0xa7c
  405494:	add	x4, x4, #0x810
  405498:	mov	w0, #0x1f                  	// #31
  40549c:	mov	x1, xzr
  4054a0:	bl	407318 <__fxstatat@plt+0x59e8>
  4054a4:	str	x0, [x19, #88]
  4054a8:	cbnz	x0, 4054c4 <__fxstatat@plt+0x3b94>
  4054ac:	b	4054c8 <__fxstatat@plt+0x3b98>
  4054b0:	mov	w0, #0x20                  	// #32
  4054b4:	bl	401680 <malloc@plt>
  4054b8:	str	x0, [x19, #88]
  4054bc:	cbz	x0, 4054c8 <__fxstatat@plt+0x3b98>
  4054c0:	bl	406ce4 <__fxstatat@plt+0x53b4>
  4054c4:	mov	w0, #0x1                   	// #1
  4054c8:	ldr	x19, [sp, #16]
  4054cc:	ldp	x29, x30, [sp], #32
  4054d0:	ret
  4054d4:	ldr	w8, [x0, #72]
  4054d8:	mov	w2, #0x4900                	// #18688
  4054dc:	movk	w2, #0x8, lsl #16
  4054e0:	lsr	w9, w8, #4
  4054e4:	bfi	w2, w9, #15, #1
  4054e8:	tbnz	w8, #9, 4054f8 <__fxstatat@plt+0x3bc8>
  4054ec:	mov	x0, x1
  4054f0:	mov	w1, w2
  4054f4:	b	406d9c <__fxstatat@plt+0x546c>
  4054f8:	ldr	w0, [x0, #44]
  4054fc:	b	407dc4 <__fxstatat@plt+0x6494>
  405500:	stp	x29, x30, [sp, #-32]!
  405504:	stp	x20, x19, [sp, #16]
  405508:	mov	x29, sp
  40550c:	cbz	x0, 405530 <__fxstatat@plt+0x3c00>
  405510:	mov	x19, x0
  405514:	ldp	x20, x0, [x19, #16]
  405518:	cbz	x0, 405520 <__fxstatat@plt+0x3bf0>
  40551c:	bl	401740 <closedir@plt>
  405520:	mov	x0, x19
  405524:	bl	401810 <free@plt>
  405528:	mov	x19, x20
  40552c:	cbnz	x20, 405514 <__fxstatat@plt+0x3be4>
  405530:	ldp	x20, x19, [sp, #16]
  405534:	ldp	x29, x30, [sp], #32
  405538:	ret
  40553c:	stp	x29, x30, [sp, #-32]!
  405540:	stp	x20, x19, [sp, #16]
  405544:	mov	x19, x0
  405548:	ldr	x0, [x0]
  40554c:	mov	x29, sp
  405550:	cbz	x0, 405588 <__fxstatat@plt+0x3c58>
  405554:	ldr	x8, [x0, #88]
  405558:	tbnz	x8, #63, 40557c <__fxstatat@plt+0x3c4c>
  40555c:	ldr	x20, [x0, #16]
  405560:	cbnz	x20, 405568 <__fxstatat@plt+0x3c38>
  405564:	ldr	x20, [x0, #8]
  405568:	bl	401810 <free@plt>
  40556c:	ldr	x8, [x20, #88]
  405570:	mov	x0, x20
  405574:	tbz	x8, #63, 40555c <__fxstatat@plt+0x3c2c>
  405578:	b	405580 <__fxstatat@plt+0x3c50>
  40557c:	mov	x20, x0
  405580:	mov	x0, x20
  405584:	bl	401810 <free@plt>
  405588:	ldr	x0, [x19, #8]
  40558c:	cbz	x0, 405594 <__fxstatat@plt+0x3c64>
  405590:	bl	405500 <__fxstatat@plt+0x3bd0>
  405594:	ldr	x0, [x19, #16]
  405598:	bl	401810 <free@plt>
  40559c:	ldr	x0, [x19, #32]
  4055a0:	bl	401810 <free@plt>
  4055a4:	ldr	w8, [x19, #72]
  4055a8:	tbnz	w8, #9, 4055c8 <__fxstatat@plt+0x3c98>
  4055ac:	tbnz	w8, #2, 4055d8 <__fxstatat@plt+0x3ca8>
  4055b0:	ldr	w0, [x19, #40]
  4055b4:	bl	4015f0 <fchdir@plt>
  4055b8:	cbz	w0, 4055e0 <__fxstatat@plt+0x3cb0>
  4055bc:	bl	4018f0 <__errno_location@plt>
  4055c0:	ldr	w20, [x0]
  4055c4:	b	4055e4 <__fxstatat@plt+0x3cb4>
  4055c8:	ldr	w0, [x19, #44]
  4055cc:	tbnz	w0, #31, 4055d8 <__fxstatat@plt+0x3ca8>
  4055d0:	bl	401750 <close@plt>
  4055d4:	cbnz	w0, 4055f4 <__fxstatat@plt+0x3cc4>
  4055d8:	mov	w20, wzr
  4055dc:	b	4055fc <__fxstatat@plt+0x3ccc>
  4055e0:	mov	w20, wzr
  4055e4:	ldr	w0, [x19, #40]
  4055e8:	bl	401750 <close@plt>
  4055ec:	cbnz	w20, 4055fc <__fxstatat@plt+0x3ccc>
  4055f0:	cbz	w0, 4055fc <__fxstatat@plt+0x3ccc>
  4055f4:	bl	4018f0 <__errno_location@plt>
  4055f8:	ldr	w20, [x0]
  4055fc:	add	x0, x19, #0x60
  405600:	bl	405644 <__fxstatat@plt+0x3d14>
  405604:	ldr	x0, [x19, #80]
  405608:	cbz	x0, 405610 <__fxstatat@plt+0x3ce0>
  40560c:	bl	4075e0 <__fxstatat@plt+0x5cb0>
  405610:	mov	x0, x19
  405614:	bl	405680 <__fxstatat@plt+0x3d50>
  405618:	mov	x0, x19
  40561c:	bl	401810 <free@plt>
  405620:	cbz	w20, 405634 <__fxstatat@plt+0x3d04>
  405624:	bl	4018f0 <__errno_location@plt>
  405628:	str	w20, [x0]
  40562c:	mov	w0, #0xffffffff            	// #-1
  405630:	b	405638 <__fxstatat@plt+0x3d08>
  405634:	mov	w0, wzr
  405638:	ldp	x20, x19, [sp, #16]
  40563c:	ldp	x29, x30, [sp], #32
  405640:	ret
  405644:	stp	x29, x30, [sp, #-32]!
  405648:	str	x19, [sp, #16]
  40564c:	mov	x19, x0
  405650:	mov	x29, sp
  405654:	bl	407cec <__fxstatat@plt+0x63bc>
  405658:	tbnz	w0, #0, 405674 <__fxstatat@plt+0x3d44>
  40565c:	mov	x0, x19
  405660:	bl	407d38 <__fxstatat@plt+0x6408>
  405664:	tbnz	w0, #31, 40566c <__fxstatat@plt+0x3d3c>
  405668:	bl	401750 <close@plt>
  40566c:	mov	x0, x19
  405670:	b	405654 <__fxstatat@plt+0x3d24>
  405674:	ldr	x19, [sp, #16]
  405678:	ldp	x29, x30, [sp], #32
  40567c:	ret
  405680:	ldrh	w8, [x0, #72]
  405684:	mov	w9, #0x102                 	// #258
  405688:	tst	w8, w9
  40568c:	b.eq	40569c <__fxstatat@plt+0x3d6c>  // b.none
  405690:	ldr	x0, [x0, #88]
  405694:	cbz	x0, 4056a4 <__fxstatat@plt+0x3d74>
  405698:	b	4075e0 <__fxstatat@plt+0x5cb0>
  40569c:	ldr	x0, [x0, #88]
  4056a0:	b	401810 <free@plt>
  4056a4:	ret
  4056a8:	stp	x29, x30, [sp, #-64]!
  4056ac:	stp	x22, x21, [sp, #32]
  4056b0:	stp	x20, x19, [sp, #48]
  4056b4:	ldr	x20, [x0]
  4056b8:	str	x23, [sp, #16]
  4056bc:	mov	x29, sp
  4056c0:	cbz	x20, 405a48 <__fxstatat@plt+0x4118>
  4056c4:	ldr	w8, [x0, #72]
  4056c8:	mov	x19, x0
  4056cc:	tbnz	w8, #13, 405a44 <__fxstatat@plt+0x4114>
  4056d0:	ldrh	w9, [x20, #112]
  4056d4:	mov	w10, #0x3                   	// #3
  4056d8:	strh	w10, [x20, #112]
  4056dc:	cmp	w9, #0x1
  4056e0:	b.eq	40574c <__fxstatat@plt+0x3e1c>  // b.none
  4056e4:	cmp	w9, #0x2
  4056e8:	b.ne	405764 <__fxstatat@plt+0x3e34>  // b.any
  4056ec:	ldrh	w10, [x20, #108]
  4056f0:	and	w11, w10, #0xfffe
  4056f4:	cmp	w11, #0xc
  4056f8:	b.ne	405768 <__fxstatat@plt+0x3e38>  // b.any
  4056fc:	mov	w2, #0x1                   	// #1
  405700:	mov	x0, x19
  405704:	mov	x1, x20
  405708:	bl	405204 <__fxstatat@plt+0x38d4>
  40570c:	and	w8, w0, #0xffff
  405710:	cmp	w8, #0x1
  405714:	strh	w0, [x20, #108]
  405718:	b.ne	405b4c <__fxstatat@plt+0x421c>  // b.any
  40571c:	ldrb	w8, [x19, #72]
  405720:	tbnz	w8, #2, 405b4c <__fxstatat@plt+0x421c>
  405724:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405728:	add	x1, x1, #0x513
  40572c:	mov	x0, x19
  405730:	bl	4054d4 <__fxstatat@plt+0x3ba4>
  405734:	str	w0, [x20, #68]
  405738:	tbnz	w0, #31, 405a7c <__fxstatat@plt+0x414c>
  40573c:	ldrh	w8, [x20, #110]
  405740:	orr	w8, w8, #0x2
  405744:	strh	w8, [x20, #110]
  405748:	b	405b4c <__fxstatat@plt+0x421c>
  40574c:	mov	x0, x19
  405750:	mov	x1, x20
  405754:	mov	w2, wzr
  405758:	bl	405204 <__fxstatat@plt+0x38d4>
  40575c:	strh	w0, [x20, #108]
  405760:	b	405a48 <__fxstatat@plt+0x4118>
  405764:	ldrh	w10, [x20, #108]
  405768:	cmp	w10, #0x1
  40576c:	b.ne	4057b0 <__fxstatat@plt+0x3e80>  // b.any
  405770:	cmp	w9, #0x4
  405774:	b.ne	405838 <__fxstatat@plt+0x3f08>  // b.any
  405778:	ldrb	w8, [x20, #110]
  40577c:	tbz	w8, #1, 405788 <__fxstatat@plt+0x3e58>
  405780:	ldr	w0, [x20, #68]
  405784:	bl	401750 <close@plt>
  405788:	ldr	x0, [x19, #8]
  40578c:	cbz	x0, 405798 <__fxstatat@plt+0x3e68>
  405790:	bl	405500 <__fxstatat@plt+0x3bd0>
  405794:	str	xzr, [x19, #8]
  405798:	mov	w8, #0x6                   	// #6
  40579c:	strh	w8, [x20, #108]
  4057a0:	mov	x0, x19
  4057a4:	mov	x1, x20
  4057a8:	bl	405c84 <__fxstatat@plt+0x4354>
  4057ac:	b	405a48 <__fxstatat@plt+0x4118>
  4057b0:	mov	x21, x20
  4057b4:	ldr	x20, [x21, #16]
  4057b8:	cbz	x20, 4058a8 <__fxstatat@plt+0x3f78>
  4057bc:	mov	x0, x21
  4057c0:	str	x20, [x19]
  4057c4:	bl	401810 <free@plt>
  4057c8:	ldr	x8, [x20, #88]
  4057cc:	cbz	x8, 4058e4 <__fxstatat@plt+0x3fb4>
  4057d0:	ldrh	w8, [x20, #112]
  4057d4:	mov	x21, x20
  4057d8:	cmp	w8, #0x4
  4057dc:	b.eq	4057b4 <__fxstatat@plt+0x3e84>  // b.none
  4057e0:	cmp	w8, #0x2
  4057e4:	b.ne	405b10 <__fxstatat@plt+0x41e0>  // b.any
  4057e8:	mov	w2, #0x1                   	// #1
  4057ec:	mov	x0, x19
  4057f0:	mov	x1, x20
  4057f4:	bl	405204 <__fxstatat@plt+0x38d4>
  4057f8:	and	w8, w0, #0xffff
  4057fc:	cmp	w8, #0x1
  405800:	strh	w0, [x20, #108]
  405804:	b.ne	405b08 <__fxstatat@plt+0x41d8>  // b.any
  405808:	ldrb	w8, [x19, #72]
  40580c:	tbnz	w8, #2, 405b08 <__fxstatat@plt+0x41d8>
  405810:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405814:	add	x1, x1, #0x513
  405818:	mov	x0, x19
  40581c:	bl	4054d4 <__fxstatat@plt+0x3ba4>
  405820:	str	w0, [x20, #68]
  405824:	tbnz	w0, #31, 405af4 <__fxstatat@plt+0x41c4>
  405828:	ldrh	w8, [x20, #110]
  40582c:	orr	w8, w8, #0x2
  405830:	strh	w8, [x20, #110]
  405834:	b	405b08 <__fxstatat@plt+0x41d8>
  405838:	tbz	w8, #6, 40584c <__fxstatat@plt+0x3f1c>
  40583c:	ldr	x9, [x20, #120]
  405840:	ldr	x10, [x19, #24]
  405844:	cmp	x9, x10
  405848:	b.ne	405778 <__fxstatat@plt+0x3e48>  // b.any
  40584c:	ldr	x0, [x19, #8]
  405850:	cbz	x0, 405990 <__fxstatat@plt+0x4060>
  405854:	tbnz	w8, #12, 405980 <__fxstatat@plt+0x4050>
  405858:	ldr	x3, [x20, #48]
  40585c:	mov	w2, #0xffffffff            	// #-1
  405860:	mov	x0, x19
  405864:	mov	x1, x20
  405868:	bl	405d20 <__fxstatat@plt+0x43f0>
  40586c:	cbz	w0, 4059a4 <__fxstatat@plt+0x4074>
  405870:	bl	4018f0 <__errno_location@plt>
  405874:	ldr	w8, [x0]
  405878:	ldrh	w9, [x20, #110]
  40587c:	str	w8, [x20, #64]
  405880:	orr	w8, w9, #0x1
  405884:	strh	w8, [x20, #110]
  405888:	ldr	x8, [x19, #8]
  40588c:	cbz	x8, 4059a4 <__fxstatat@plt+0x4074>
  405890:	ldr	x9, [x8, #8]
  405894:	ldr	x9, [x9, #48]
  405898:	str	x9, [x8, #48]
  40589c:	ldr	x8, [x8, #16]
  4058a0:	cbnz	x8, 405890 <__fxstatat@plt+0x3f60>
  4058a4:	b	4059a4 <__fxstatat@plt+0x4074>
  4058a8:	ldr	x20, [x21, #8]
  4058ac:	ldr	x8, [x20, #24]
  4058b0:	cbz	x8, 4059e0 <__fxstatat@plt+0x40b0>
  4058b4:	str	x20, [x19]
  4058b8:	ldr	x8, [x19, #32]
  4058bc:	ldr	x9, [x20, #72]
  4058c0:	mov	w1, #0x3                   	// #3
  4058c4:	mov	x0, x19
  4058c8:	strb	wzr, [x8, x9]
  4058cc:	bl	405ed0 <__fxstatat@plt+0x45a0>
  4058d0:	cbz	x0, 4059d4 <__fxstatat@plt+0x40a4>
  4058d4:	mov	x20, x0
  4058d8:	mov	x0, x21
  4058dc:	bl	401810 <free@plt>
  4058e0:	b	405b10 <__fxstatat@plt+0x41e0>
  4058e4:	mov	x0, x19
  4058e8:	bl	4066c0 <__fxstatat@plt+0x4d90>
  4058ec:	cbz	w0, 405904 <__fxstatat@plt+0x3fd4>
  4058f0:	ldr	w8, [x19, #72]
  4058f4:	mov	x20, xzr
  4058f8:	orr	w8, w8, #0x2000
  4058fc:	str	w8, [x19, #72]
  405900:	b	405a48 <__fxstatat@plt+0x4118>
  405904:	mov	x0, x19
  405908:	bl	405680 <__fxstatat@plt+0x3d50>
  40590c:	ldr	x8, [x20, #96]
  405910:	add	x21, x20, #0xf8
  405914:	mov	x1, x21
  405918:	str	x8, [x20, #72]
  40591c:	ldr	x0, [x19, #32]
  405920:	add	x2, x8, #0x1
  405924:	bl	401590 <memmove@plt>
  405928:	mov	w1, #0x2f                  	// #47
  40592c:	mov	x0, x21
  405930:	bl	401760 <strrchr@plt>
  405934:	cbz	x0, 40596c <__fxstatat@plt+0x403c>
  405938:	cmp	x0, x21
  40593c:	b.ne	405948 <__fxstatat@plt+0x4018>  // b.any
  405940:	ldrb	w8, [x20, #249]
  405944:	cbz	w8, 40596c <__fxstatat@plt+0x403c>
  405948:	add	x22, x0, #0x1
  40594c:	mov	x0, x22
  405950:	bl	4015b0 <strlen@plt>
  405954:	mov	x23, x0
  405958:	add	x2, x0, #0x1
  40595c:	mov	x0, x21
  405960:	mov	x1, x22
  405964:	bl	401590 <memmove@plt>
  405968:	str	x23, [x20, #96]
  40596c:	ldr	x8, [x19, #32]
  405970:	mov	x0, x19
  405974:	stp	x8, x8, [x20, #48]
  405978:	bl	405460 <__fxstatat@plt+0x3b30>
  40597c:	b	405b4c <__fxstatat@plt+0x421c>
  405980:	and	w8, w8, #0xffffefff
  405984:	str	w8, [x19, #72]
  405988:	bl	405500 <__fxstatat@plt+0x3bd0>
  40598c:	str	xzr, [x19, #8]
  405990:	mov	w1, #0x3                   	// #3
  405994:	mov	x0, x19
  405998:	bl	405ed0 <__fxstatat@plt+0x45a0>
  40599c:	str	x0, [x19, #8]
  4059a0:	cbz	x0, 4059b0 <__fxstatat@plt+0x4080>
  4059a4:	ldr	x20, [x19, #8]
  4059a8:	str	xzr, [x19, #8]
  4059ac:	b	405b10 <__fxstatat@plt+0x41e0>
  4059b0:	ldrb	w8, [x19, #73]
  4059b4:	tbnz	w8, #5, 405a44 <__fxstatat@plt+0x4114>
  4059b8:	ldr	w8, [x20, #64]
  4059bc:	cbz	w8, 4057a0 <__fxstatat@plt+0x3e70>
  4059c0:	ldrh	w8, [x20, #108]
  4059c4:	cmp	w8, #0x4
  4059c8:	b.eq	4057a0 <__fxstatat@plt+0x3e70>  // b.none
  4059cc:	mov	w8, #0x7                   	// #7
  4059d0:	b	40579c <__fxstatat@plt+0x3e6c>
  4059d4:	ldrb	w8, [x19, #73]
  4059d8:	tbnz	w8, #5, 405a44 <__fxstatat@plt+0x4114>
  4059dc:	ldr	x20, [x21, #8]
  4059e0:	mov	x0, x21
  4059e4:	str	x20, [x19]
  4059e8:	bl	401810 <free@plt>
  4059ec:	ldr	x8, [x20, #88]
  4059f0:	cmn	x8, #0x1
  4059f4:	b.eq	405a60 <__fxstatat@plt+0x4130>  // b.none
  4059f8:	ldrh	w8, [x20, #108]
  4059fc:	cmp	w8, #0xb
  405a00:	b.eq	405c80 <__fxstatat@plt+0x4350>  // b.none
  405a04:	ldr	x8, [x19, #32]
  405a08:	ldr	x9, [x20, #72]
  405a0c:	strb	wzr, [x8, x9]
  405a10:	ldr	x8, [x20, #88]
  405a14:	cbz	x8, 405a94 <__fxstatat@plt+0x4164>
  405a18:	ldrh	w8, [x20, #110]
  405a1c:	tbnz	w8, #1, 405abc <__fxstatat@plt+0x418c>
  405a20:	tbnz	w8, #0, 405c40 <__fxstatat@plt+0x4310>
  405a24:	ldr	x1, [x20, #8]
  405a28:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  405a2c:	add	x3, x3, #0x512
  405a30:	mov	w2, #0xffffffff            	// #-1
  405a34:	mov	x0, x19
  405a38:	bl	405d20 <__fxstatat@plt+0x43f0>
  405a3c:	cbnz	w0, 405aa0 <__fxstatat@plt+0x4170>
  405a40:	b	405c40 <__fxstatat@plt+0x4310>
  405a44:	mov	x20, xzr
  405a48:	mov	x0, x20
  405a4c:	ldp	x20, x19, [sp, #48]
  405a50:	ldp	x22, x21, [sp, #32]
  405a54:	ldr	x23, [sp, #16]
  405a58:	ldp	x29, x30, [sp], #64
  405a5c:	ret
  405a60:	mov	x0, x20
  405a64:	bl	401810 <free@plt>
  405a68:	bl	4018f0 <__errno_location@plt>
  405a6c:	mov	x20, xzr
  405a70:	str	wzr, [x0]
  405a74:	str	xzr, [x19]
  405a78:	b	405a48 <__fxstatat@plt+0x4118>
  405a7c:	bl	4018f0 <__errno_location@plt>
  405a80:	ldr	w8, [x0]
  405a84:	mov	w9, #0x7                   	// #7
  405a88:	strh	w9, [x20, #108]
  405a8c:	str	w8, [x20, #64]
  405a90:	b	405b4c <__fxstatat@plt+0x421c>
  405a94:	mov	x0, x19
  405a98:	bl	4066c0 <__fxstatat@plt+0x4d90>
  405a9c:	cbz	w0, 405c40 <__fxstatat@plt+0x4310>
  405aa0:	bl	4018f0 <__errno_location@plt>
  405aa4:	ldr	w8, [x0]
  405aa8:	str	w8, [x20, #64]
  405aac:	ldr	w8, [x19, #72]
  405ab0:	orr	w8, w8, #0x2000
  405ab4:	str	w8, [x19, #72]
  405ab8:	b	405c40 <__fxstatat@plt+0x4310>
  405abc:	ldr	w8, [x19, #72]
  405ac0:	tbnz	w8, #2, 405c38 <__fxstatat@plt+0x4308>
  405ac4:	ldr	w1, [x20, #68]
  405ac8:	tbnz	w8, #9, 405c2c <__fxstatat@plt+0x42fc>
  405acc:	mov	w0, w1
  405ad0:	bl	4015f0 <fchdir@plt>
  405ad4:	cbz	w0, 405c38 <__fxstatat@plt+0x4308>
  405ad8:	bl	4018f0 <__errno_location@plt>
  405adc:	ldr	w8, [x0]
  405ae0:	str	w8, [x20, #64]
  405ae4:	ldr	w8, [x19, #72]
  405ae8:	orr	w8, w8, #0x2000
  405aec:	str	w8, [x19, #72]
  405af0:	b	405c38 <__fxstatat@plt+0x4308>
  405af4:	bl	4018f0 <__errno_location@plt>
  405af8:	ldr	w8, [x0]
  405afc:	mov	w9, #0x7                   	// #7
  405b00:	strh	w9, [x20, #108]
  405b04:	str	w8, [x20, #64]
  405b08:	mov	w8, #0x3                   	// #3
  405b0c:	strh	w8, [x20, #112]
  405b10:	ldr	x8, [x20, #8]
  405b14:	ldr	x11, [x19, #32]
  405b18:	add	x1, x20, #0xf8
  405b1c:	ldr	x9, [x8, #72]
  405b20:	ldr	x8, [x8, #56]
  405b24:	sub	x10, x9, #0x1
  405b28:	ldrb	w8, [x8, x10]
  405b2c:	cmp	w8, #0x2f
  405b30:	csel	x8, x10, x9, eq  // eq = none
  405b34:	add	x0, x11, x8
  405b38:	mov	w8, #0x2f                  	// #47
  405b3c:	strb	w8, [x0], #1
  405b40:	ldr	x8, [x20, #96]
  405b44:	add	x2, x8, #0x1
  405b48:	bl	401590 <memmove@plt>
  405b4c:	str	x20, [x19]
  405b50:	ldrh	w0, [x20, #108]
  405b54:	cmp	w0, #0xb
  405b58:	b.ne	405bec <__fxstatat@plt+0x42bc>  // b.any
  405b5c:	ldr	x8, [x20, #168]
  405b60:	cmp	x8, #0x1
  405b64:	b.eq	405a48 <__fxstatat@plt+0x4118>  // b.none
  405b68:	cmp	x8, #0x2
  405b6c:	b.ne	405c80 <__fxstatat@plt+0x4350>  // b.any
  405b70:	ldr	x21, [x20, #8]
  405b74:	ldr	w8, [x21, #104]
  405b78:	cbnz	w8, 405ba8 <__fxstatat@plt+0x4278>
  405b7c:	ldr	w8, [x19, #72]
  405b80:	mvn	w8, w8
  405b84:	tst	w8, #0x18
  405b88:	b.ne	405ba8 <__fxstatat@plt+0x4278>  // b.any
  405b8c:	ldr	w1, [x19, #44]
  405b90:	mov	x0, x21
  405b94:	bl	40671c <__fxstatat@plt+0x4dec>
  405b98:	cmp	w0, #0x2
  405b9c:	b.ne	405ba8 <__fxstatat@plt+0x4278>  // b.any
  405ba0:	ldrh	w0, [x20, #108]
  405ba4:	b	405bec <__fxstatat@plt+0x42bc>
  405ba8:	mov	x0, x19
  405bac:	mov	x1, x20
  405bb0:	mov	w2, wzr
  405bb4:	bl	405204 <__fxstatat@plt+0x38d4>
  405bb8:	ldr	w8, [x20, #136]
  405bbc:	strh	w0, [x20, #108]
  405bc0:	and	w8, w8, #0xf000
  405bc4:	cmp	w8, #0x4, lsl #12
  405bc8:	b.ne	405bec <__fxstatat@plt+0x42bc>  // b.any
  405bcc:	ldr	x8, [x20, #88]
  405bd0:	cbz	x8, 405bec <__fxstatat@plt+0x42bc>
  405bd4:	ldr	w8, [x21, #104]
  405bd8:	add	w9, w8, #0x1
  405bdc:	cmp	w9, #0x2
  405be0:	b.cc	405bec <__fxstatat@plt+0x42bc>  // b.lo, b.ul, b.last
  405be4:	sub	w8, w8, #0x1
  405be8:	str	w8, [x21, #104]
  405bec:	and	w8, w0, #0xffff
  405bf0:	cmp	w8, #0x1
  405bf4:	b.ne	405a48 <__fxstatat@plt+0x4118>  // b.any
  405bf8:	ldr	x8, [x20, #88]
  405bfc:	cbnz	x8, 405c08 <__fxstatat@plt+0x42d8>
  405c00:	ldr	x8, [x20, #120]
  405c04:	str	x8, [x19, #24]
  405c08:	mov	x0, x19
  405c0c:	mov	x1, x20
  405c10:	bl	4067b8 <__fxstatat@plt+0x4e88>
  405c14:	tbnz	w0, #0, 405a48 <__fxstatat@plt+0x4118>
  405c18:	bl	4018f0 <__errno_location@plt>
  405c1c:	mov	w8, #0xc                   	// #12
  405c20:	mov	x20, xzr
  405c24:	str	w8, [x0]
  405c28:	b	405a48 <__fxstatat@plt+0x4118>
  405c2c:	mov	w2, #0x1                   	// #1
  405c30:	mov	x0, x19
  405c34:	bl	40686c <__fxstatat@plt+0x4f3c>
  405c38:	ldr	w0, [x20, #68]
  405c3c:	bl	401750 <close@plt>
  405c40:	ldrh	w8, [x20, #108]
  405c44:	cmp	w8, #0x2
  405c48:	b.eq	405c70 <__fxstatat@plt+0x4340>  // b.none
  405c4c:	ldr	w8, [x20, #64]
  405c50:	mov	w9, #0x6                   	// #6
  405c54:	cmp	w8, #0x0
  405c58:	cinc	w9, w9, ne  // ne = any
  405c5c:	strh	w9, [x20, #108]
  405c60:	cbnz	w8, 405c70 <__fxstatat@plt+0x4340>
  405c64:	mov	x0, x19
  405c68:	mov	x1, x20
  405c6c:	bl	405c84 <__fxstatat@plt+0x4354>
  405c70:	ldrb	w8, [x19, #73]
  405c74:	tst	w8, #0x20
  405c78:	csel	x20, x20, xzr, eq  // eq = none
  405c7c:	b	405a48 <__fxstatat@plt+0x4118>
  405c80:	bl	401790 <abort@plt>
  405c84:	sub	sp, sp, #0x30
  405c88:	stp	x29, x30, [sp, #32]
  405c8c:	ldrh	w8, [x0, #72]
  405c90:	mov	w9, #0x102                 	// #258
  405c94:	add	x29, sp, #0x20
  405c98:	tst	w8, w9
  405c9c:	b.eq	405cc8 <__fxstatat@plt+0x4398>  // b.none
  405ca0:	ldur	q0, [x1, #120]
  405ca4:	mov	x1, sp
  405ca8:	str	q0, [sp]
  405cac:	ldr	x0, [x0, #88]
  405cb0:	bl	407be8 <__fxstatat@plt+0x62b8>
  405cb4:	cbz	x0, 405d1c <__fxstatat@plt+0x43ec>
  405cb8:	bl	401810 <free@plt>
  405cbc:	ldp	x29, x30, [sp, #32]
  405cc0:	add	sp, sp, #0x30
  405cc4:	ret
  405cc8:	ldr	x8, [x1, #8]
  405ccc:	cbz	x8, 405cbc <__fxstatat@plt+0x438c>
  405cd0:	ldr	x9, [x8, #88]
  405cd4:	tbnz	x9, #63, 405cbc <__fxstatat@plt+0x438c>
  405cd8:	ldr	x9, [x0, #88]
  405cdc:	ldr	x10, [x9, #16]
  405ce0:	cbz	x10, 405d1c <__fxstatat@plt+0x43ec>
  405ce4:	ldr	x10, [x9]
  405ce8:	ldr	x11, [x1, #128]
  405cec:	cmp	x10, x11
  405cf0:	b.ne	405cbc <__fxstatat@plt+0x438c>  // b.any
  405cf4:	ldr	x10, [x9, #8]
  405cf8:	ldr	x11, [x1, #120]
  405cfc:	cmp	x10, x11
  405d00:	b.ne	405cbc <__fxstatat@plt+0x438c>  // b.any
  405d04:	ldr	x10, [x8, #120]
  405d08:	str	x10, [x9, #8]
  405d0c:	ldr	x8, [x8, #128]
  405d10:	ldr	x9, [x0, #88]
  405d14:	str	x8, [x9]
  405d18:	b	405cbc <__fxstatat@plt+0x438c>
  405d1c:	bl	401790 <abort@plt>
  405d20:	sub	sp, sp, #0xd0
  405d24:	stp	x22, x21, [sp, #176]
  405d28:	stp	x20, x19, [sp, #192]
  405d2c:	mov	x22, x3
  405d30:	mov	w19, w2
  405d34:	mov	x21, x1
  405d38:	mov	x20, x0
  405d3c:	stp	x29, x30, [sp, #128]
  405d40:	str	x25, [sp, #144]
  405d44:	stp	x24, x23, [sp, #160]
  405d48:	add	x29, sp, #0x80
  405d4c:	cbz	x3, 405d6c <__fxstatat@plt+0x443c>
  405d50:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405d54:	add	x1, x1, #0x512
  405d58:	mov	x0, x22
  405d5c:	bl	4017e0 <strcmp@plt>
  405d60:	cmp	w0, #0x0
  405d64:	cset	w23, eq  // eq = none
  405d68:	b	405d70 <__fxstatat@plt+0x4440>
  405d6c:	mov	w23, wzr
  405d70:	ldr	w8, [x20, #72]
  405d74:	tbnz	w8, #2, 405db8 <__fxstatat@plt+0x4488>
  405d78:	tbz	w19, #31, 405dd0 <__fxstatat@plt+0x44a0>
  405d7c:	eor	w9, w23, #0x1
  405d80:	tbnz	w9, #0, 405dd0 <__fxstatat@plt+0x44a0>
  405d84:	tbz	w8, #9, 405dd0 <__fxstatat@plt+0x44a0>
  405d88:	add	x19, x20, #0x60
  405d8c:	mov	x0, x19
  405d90:	bl	407cec <__fxstatat@plt+0x63bc>
  405d94:	tbnz	w0, #0, 405ddc <__fxstatat@plt+0x44ac>
  405d98:	mov	x0, x19
  405d9c:	bl	407d38 <__fxstatat@plt+0x6408>
  405da0:	mov	w23, #0x1                   	// #1
  405da4:	tbnz	w0, #31, 405ddc <__fxstatat@plt+0x44ac>
  405da8:	mov	w19, w0
  405dac:	mov	w24, wzr
  405db0:	mov	x22, xzr
  405db4:	b	405df4 <__fxstatat@plt+0x44c4>
  405db8:	mov	w20, wzr
  405dbc:	tbnz	w19, #31, 405eb0 <__fxstatat@plt+0x4580>
  405dc0:	tbz	w8, #9, 405eb0 <__fxstatat@plt+0x4580>
  405dc4:	mov	w0, w19
  405dc8:	bl	401750 <close@plt>
  405dcc:	b	405e74 <__fxstatat@plt+0x4544>
  405dd0:	tbnz	w19, #31, 405ddc <__fxstatat@plt+0x44ac>
  405dd4:	mov	w24, wzr
  405dd8:	b	405df4 <__fxstatat@plt+0x44c4>
  405ddc:	mov	x0, x20
  405de0:	mov	x1, x22
  405de4:	bl	4054d4 <__fxstatat@plt+0x3ba4>
  405de8:	tbnz	w0, #31, 405e7c <__fxstatat@plt+0x454c>
  405dec:	mov	w19, w0
  405df0:	mov	w24, #0x1                   	// #1
  405df4:	ldr	w25, [x20, #72]
  405df8:	tbnz	w25, #1, 405e2c <__fxstatat@plt+0x44fc>
  405dfc:	cbz	x22, 405e14 <__fxstatat@plt+0x44e4>
  405e00:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405e04:	add	x1, x1, #0x512
  405e08:	mov	x0, x22
  405e0c:	bl	4017e0 <strcmp@plt>
  405e10:	cbz	w0, 405e2c <__fxstatat@plt+0x44fc>
  405e14:	tbnz	w25, #9, 405e64 <__fxstatat@plt+0x4534>
  405e18:	mov	w0, w19
  405e1c:	bl	4015f0 <fchdir@plt>
  405e20:	mov	w20, w0
  405e24:	cbnz	w24, 405e98 <__fxstatat@plt+0x4568>
  405e28:	b	405eb0 <__fxstatat@plt+0x4580>
  405e2c:	mov	x1, sp
  405e30:	mov	w0, w19
  405e34:	bl	408410 <__fxstatat@plt+0x6ae0>
  405e38:	cbnz	w0, 405e90 <__fxstatat@plt+0x4560>
  405e3c:	ldr	x8, [x21, #120]
  405e40:	ldr	x9, [sp]
  405e44:	cmp	x8, x9
  405e48:	b.ne	405e84 <__fxstatat@plt+0x4554>  // b.any
  405e4c:	ldr	x8, [x21, #128]
  405e50:	ldr	x9, [sp, #8]
  405e54:	cmp	x8, x9
  405e58:	b.ne	405e84 <__fxstatat@plt+0x4554>  // b.any
  405e5c:	ldr	w25, [x20, #72]
  405e60:	tbz	w25, #9, 405e18 <__fxstatat@plt+0x44e8>
  405e64:	eor	w2, w23, #0x1
  405e68:	mov	x0, x20
  405e6c:	mov	w1, w19
  405e70:	bl	40686c <__fxstatat@plt+0x4f3c>
  405e74:	mov	w20, wzr
  405e78:	b	405eb0 <__fxstatat@plt+0x4580>
  405e7c:	mov	w20, #0xffffffff            	// #-1
  405e80:	b	405eb0 <__fxstatat@plt+0x4580>
  405e84:	bl	4018f0 <__errno_location@plt>
  405e88:	mov	w8, #0x2                   	// #2
  405e8c:	str	w8, [x0]
  405e90:	mov	w20, #0xffffffff            	// #-1
  405e94:	cbz	w24, 405eb0 <__fxstatat@plt+0x4580>
  405e98:	bl	4018f0 <__errno_location@plt>
  405e9c:	ldr	w22, [x0]
  405ea0:	mov	x21, x0
  405ea4:	mov	w0, w19
  405ea8:	bl	401750 <close@plt>
  405eac:	str	w22, [x21]
  405eb0:	mov	w0, w20
  405eb4:	ldp	x20, x19, [sp, #192]
  405eb8:	ldp	x22, x21, [sp, #176]
  405ebc:	ldp	x24, x23, [sp, #160]
  405ec0:	ldr	x25, [sp, #144]
  405ec4:	ldp	x29, x30, [sp, #128]
  405ec8:	add	sp, sp, #0xd0
  405ecc:	ret
  405ed0:	sub	sp, sp, #0xb0
  405ed4:	stp	x29, x30, [sp, #80]
  405ed8:	stp	x28, x27, [sp, #96]
  405edc:	stp	x26, x25, [sp, #112]
  405ee0:	stp	x24, x23, [sp, #128]
  405ee4:	stp	x22, x21, [sp, #144]
  405ee8:	stp	x20, x19, [sp, #160]
  405eec:	ldr	x19, [x0]
  405ef0:	mov	x20, x0
  405ef4:	mov	w25, w1
  405ef8:	add	x29, sp, #0x50
  405efc:	ldr	x22, [x19, #24]
  405f00:	cbz	x22, 405f3c <__fxstatat@plt+0x460c>
  405f04:	mov	x0, x22
  405f08:	bl	401850 <dirfd@plt>
  405f0c:	stur	w0, [x29, #-4]
  405f10:	tbnz	w0, #31, 405f58 <__fxstatat@plt+0x4628>
  405f14:	mov	x9, x20
  405f18:	ldr	x8, [x9, #64]!
  405f1c:	mov	w12, wzr
  405f20:	cmp	x8, #0x0
  405f24:	mov	w8, #0x86a0                	// #34464
  405f28:	movk	w8, #0x1, lsl #16
  405f2c:	csinv	x8, x8, xzr, eq  // eq = none
  405f30:	str	x9, [sp, #32]
  405f34:	stur	x8, [x29, #-32]
  405f38:	b	406130 <__fxstatat@plt+0x4800>
  405f3c:	ldr	w8, [x20, #72]
  405f40:	mov	w9, #0x204                 	// #516
  405f44:	and	w9, w8, w9
  405f48:	cmp	w9, #0x200
  405f4c:	b.ne	405f74 <__fxstatat@plt+0x4644>  // b.any
  405f50:	ldr	w0, [x20, #44]
  405f54:	b	405f78 <__fxstatat@plt+0x4648>
  405f58:	ldr	x0, [x19, #24]
  405f5c:	bl	401740 <closedir@plt>
  405f60:	mov	x23, xzr
  405f64:	cmp	w25, #0x3
  405f68:	str	xzr, [x19, #24]
  405f6c:	b.eq	405fd4 <__fxstatat@plt+0x46a4>  // b.none
  405f70:	b	406680 <__fxstatat@plt+0x4d50>
  405f74:	mov	w0, #0xffffff9c            	// #-100
  405f78:	ldr	x1, [x19, #48]
  405f7c:	tbnz	w8, #4, 405f88 <__fxstatat@plt+0x4658>
  405f80:	mov	w2, wzr
  405f84:	b	405f98 <__fxstatat@plt+0x4668>
  405f88:	tbz	w8, #0, 405f94 <__fxstatat@plt+0x4664>
  405f8c:	ldr	x8, [x19, #88]
  405f90:	cbz	x8, 405f80 <__fxstatat@plt+0x4650>
  405f94:	mov	w2, #0x8000                	// #32768
  405f98:	sub	x3, x29, #0x4
  405f9c:	bl	407e68 <__fxstatat@plt+0x6538>
  405fa0:	str	x0, [x19, #24]
  405fa4:	cbz	x0, 405fcc <__fxstatat@plt+0x469c>
  405fa8:	ldrh	w8, [x19, #108]
  405fac:	cmp	w8, #0xb
  405fb0:	b.ne	405ff0 <__fxstatat@plt+0x46c0>  // b.any
  405fb4:	mov	x0, x20
  405fb8:	mov	x1, x19
  405fbc:	mov	w2, wzr
  405fc0:	bl	405204 <__fxstatat@plt+0x38d4>
  405fc4:	strh	w0, [x19, #108]
  405fc8:	b	406024 <__fxstatat@plt+0x46f4>
  405fcc:	cmp	w25, #0x3
  405fd0:	b.ne	40667c <__fxstatat@plt+0x4d4c>  // b.any
  405fd4:	mov	w8, #0x4                   	// #4
  405fd8:	strh	w8, [x19, #108]
  405fdc:	bl	4018f0 <__errno_location@plt>
  405fe0:	ldr	w8, [x0]
  405fe4:	mov	x23, xzr
  405fe8:	str	w8, [x19, #64]
  405fec:	b	406680 <__fxstatat@plt+0x4d50>
  405ff0:	ldrb	w8, [x20, #73]
  405ff4:	tbz	w8, #0, 406024 <__fxstatat@plt+0x46f4>
  405ff8:	mov	x0, x20
  405ffc:	mov	x1, x19
  406000:	bl	405c84 <__fxstatat@plt+0x4354>
  406004:	mov	x0, x20
  406008:	mov	x1, x19
  40600c:	mov	w2, wzr
  406010:	bl	405204 <__fxstatat@plt+0x38d4>
  406014:	mov	x0, x20
  406018:	mov	x1, x19
  40601c:	bl	4067b8 <__fxstatat@plt+0x4e88>
  406020:	tbz	w0, #0, 4066a4 <__fxstatat@plt+0x4d74>
  406024:	mov	x9, x20
  406028:	ldr	x8, [x9, #64]!
  40602c:	str	x9, [sp, #32]
  406030:	mov	w9, #0x86a0                	// #34464
  406034:	movk	w9, #0x1, lsl #16
  406038:	cmp	x8, #0x0
  40603c:	csinv	x8, x9, xzr, eq  // eq = none
  406040:	cmp	w25, #0x2
  406044:	stur	x8, [x29, #-32]
  406048:	b.ne	406054 <__fxstatat@plt+0x4724>  // b.any
  40604c:	mov	w21, wzr
  406050:	b	406090 <__fxstatat@plt+0x4760>
  406054:	ldr	w8, [x20, #72]
  406058:	and	w8, w8, #0x38
  40605c:	cmp	w8, #0x18
  406060:	b.ne	406088 <__fxstatat@plt+0x4758>  // b.any
  406064:	ldr	w8, [x19, #140]
  406068:	cmp	w8, #0x2
  40606c:	b.ne	406088 <__fxstatat@plt+0x4758>  // b.any
  406070:	ldur	w1, [x29, #-4]
  406074:	mov	x0, x19
  406078:	bl	40671c <__fxstatat@plt+0x4dec>
  40607c:	cmp	w0, #0x0
  406080:	cset	w8, ne  // ne = any
  406084:	b	40608c <__fxstatat@plt+0x475c>
  406088:	mov	w8, wzr
  40608c:	eor	w21, w8, #0x1
  406090:	cmp	w25, #0x3
  406094:	b.eq	40609c <__fxstatat@plt+0x476c>  // b.none
  406098:	cbz	w21, 40612c <__fxstatat@plt+0x47fc>
  40609c:	ldrb	w9, [x20, #73]
  4060a0:	ldur	w8, [x29, #-4]
  4060a4:	tbz	w9, #1, 4060c0 <__fxstatat@plt+0x4790>
  4060a8:	mov	w1, #0x406                 	// #1030
  4060ac:	mov	w2, #0x3                   	// #3
  4060b0:	mov	w0, w8
  4060b4:	bl	407fc8 <__fxstatat@plt+0x6698>
  4060b8:	mov	w8, w0
  4060bc:	stur	w0, [x29, #-4]
  4060c0:	tbnz	w8, #31, 4060dc <__fxstatat@plt+0x47ac>
  4060c4:	mov	x0, x20
  4060c8:	mov	x1, x19
  4060cc:	mov	w2, w8
  4060d0:	mov	x3, xzr
  4060d4:	bl	405d20 <__fxstatat@plt+0x43f0>
  4060d8:	cbz	w0, 4066b8 <__fxstatat@plt+0x4d88>
  4060dc:	cmp	w25, #0x3
  4060e0:	cset	w8, ne  // ne = any
  4060e4:	eor	w9, w21, #0x1
  4060e8:	orr	w8, w8, w9
  4060ec:	tbnz	w8, #0, 4060fc <__fxstatat@plt+0x47cc>
  4060f0:	bl	4018f0 <__errno_location@plt>
  4060f4:	ldr	w8, [x0]
  4060f8:	str	w8, [x19, #64]
  4060fc:	ldrh	w8, [x19, #110]
  406100:	ldr	x0, [x19, #24]
  406104:	orr	w8, w8, #0x1
  406108:	strh	w8, [x19, #110]
  40610c:	bl	401740 <closedir@plt>
  406110:	str	xzr, [x19, #24]
  406114:	ldrb	w8, [x20, #73]
  406118:	tbz	w8, #1, 406128 <__fxstatat@plt+0x47f8>
  40611c:	ldur	w0, [x29, #-4]
  406120:	tbnz	w0, #31, 406128 <__fxstatat@plt+0x47f8>
  406124:	bl	401750 <close@plt>
  406128:	str	xzr, [x19, #24]
  40612c:	mov	w12, #0x1                   	// #1
  406130:	ldr	x8, [x19, #72]
  406134:	ldr	x9, [x19, #56]
  406138:	ldrb	w11, [x20, #72]
  40613c:	str	x22, [sp, #16]
  406140:	sub	x10, x8, #0x1
  406144:	ldrb	w9, [x9, x10]
  406148:	str	w12, [sp, #12]
  40614c:	cmp	w9, #0x2f
  406150:	csel	x8, x10, x8, eq  // eq = none
  406154:	tbnz	w11, #2, 406160 <__fxstatat@plt+0x4830>
  406158:	stur	xzr, [x29, #-24]
  40615c:	b	406174 <__fxstatat@plt+0x4844>
  406160:	ldr	x9, [x20, #32]
  406164:	add	x10, x9, x8
  406168:	mov	w9, #0x2f                  	// #47
  40616c:	strb	w9, [x10], #1
  406170:	stur	x10, [x29, #-24]
  406174:	ldr	x27, [x19, #24]
  406178:	add	x22, x8, #0x1
  40617c:	cbz	x27, 4063ec <__fxstatat@plt+0x4abc>
  406180:	ldr	x8, [x19, #88]
  406184:	ldr	x9, [x20, #48]
  406188:	str	w25, [sp, #8]
  40618c:	add	x8, x8, #0x1
  406190:	str	x8, [sp, #40]
  406194:	sub	x25, x9, x22
  406198:	bl	4018f0 <__errno_location@plt>
  40619c:	mov	x23, xzr
  4061a0:	mov	x24, xzr
  4061a4:	mov	x26, xzr
  4061a8:	stur	x0, [x29, #-16]
  4061ac:	str	xzr, [sp, #24]
  4061b0:	ldur	x8, [x29, #-16]
  4061b4:	mov	x0, x27
  4061b8:	str	wzr, [x8]
  4061bc:	bl	401720 <readdir@plt>
  4061c0:	cbz	x0, 406444 <__fxstatat@plt+0x4b14>
  4061c4:	ldrb	w8, [x20, #72]
  4061c8:	mov	x28, x0
  4061cc:	tbnz	w8, #5, 4061f4 <__fxstatat@plt+0x48c4>
  4061d0:	ldrb	w8, [x28, #19]
  4061d4:	cmp	w8, #0x2e
  4061d8:	b.ne	4061f4 <__fxstatat@plt+0x48c4>  // b.any
  4061dc:	ldrb	w8, [x28, #20]
  4061e0:	cbz	w8, 406398 <__fxstatat@plt+0x4a68>
  4061e4:	cmp	w8, #0x2e
  4061e8:	b.ne	4061f4 <__fxstatat@plt+0x48c4>  // b.any
  4061ec:	ldrb	w8, [x28, #21]
  4061f0:	cbz	w8, 406398 <__fxstatat@plt+0x4a68>
  4061f4:	add	x27, x28, #0x13
  4061f8:	mov	x0, x27
  4061fc:	bl	4015b0 <strlen@plt>
  406200:	mov	x21, x0
  406204:	mov	x0, x20
  406208:	mov	x1, x27
  40620c:	mov	x2, x21
  406210:	bl	40517c <__fxstatat@plt+0x384c>
  406214:	mov	x27, x0
  406218:	cbz	x0, 406400 <__fxstatat@plt+0x4ad0>
  40621c:	cmp	x21, x25
  406220:	b.cs	40622c <__fxstatat@plt+0x48fc>  // b.hs, b.nlast
  406224:	add	x21, x21, x22
  406228:	b	406278 <__fxstatat@plt+0x4948>
  40622c:	ldr	x25, [x20, #32]
  406230:	add	x21, x21, x22
  406234:	add	x1, x21, #0x1
  406238:	mov	x0, x20
  40623c:	bl	405100 <__fxstatat@plt+0x37d0>
  406240:	tbz	w0, #0, 406400 <__fxstatat@plt+0x4ad0>
  406244:	ldr	x8, [x20, #32]
  406248:	cmp	x25, x8
  40624c:	b.eq	406270 <__fxstatat@plt+0x4940>  // b.none
  406250:	ldrb	w9, [x20, #72]
  406254:	add	x8, x8, x22
  406258:	tst	w9, #0x4
  40625c:	ldur	x9, [x29, #-24]
  406260:	csel	x9, x9, x8, eq  // eq = none
  406264:	mov	w8, #0x1                   	// #1
  406268:	stur	x9, [x29, #-24]
  40626c:	str	w8, [sp, #28]
  406270:	ldr	x8, [x20, #48]
  406274:	sub	x25, x8, x22
  406278:	cmp	x21, x22
  40627c:	b.cc	40648c <__fxstatat@plt+0x4b5c>  // b.lo, b.ul, b.last
  406280:	ldr	x8, [sp, #40]
  406284:	str	x8, [x27, #88]
  406288:	ldr	x8, [x20]
  40628c:	str	x21, [x27, #72]
  406290:	str	x8, [x27, #8]
  406294:	ldr	x8, [x28]
  406298:	str	x8, [x27, #128]
  40629c:	ldrb	w8, [x20, #72]
  4062a0:	tbnz	w8, #2, 4062b0 <__fxstatat@plt+0x4980>
  4062a4:	add	x8, x27, #0xf8
  4062a8:	str	x8, [x27, #48]
  4062ac:	b	4062cc <__fxstatat@plt+0x499c>
  4062b0:	ldr	x9, [x27, #96]
  4062b4:	ldr	x8, [x27, #56]
  4062b8:	ldur	x0, [x29, #-24]
  4062bc:	add	x1, x27, #0xf8
  4062c0:	add	x2, x9, #0x1
  4062c4:	str	x8, [x27, #48]
  4062c8:	bl	401590 <memmove@plt>
  4062cc:	ldr	x9, [x20, #64]
  4062d0:	ldr	w8, [x20, #72]
  4062d4:	cbz	x9, 4062f4 <__fxstatat@plt+0x49c4>
  4062d8:	tbnz	w8, #10, 4062f4 <__fxstatat@plt+0x49c4>
  4062dc:	mov	x0, x20
  4062e0:	mov	x1, x27
  4062e4:	mov	w2, wzr
  4062e8:	bl	405204 <__fxstatat@plt+0x38d4>
  4062ec:	strh	w0, [x27, #108]
  4062f0:	b	406354 <__fxstatat@plt+0x4a24>
  4062f4:	ldrb	w9, [x28, #18]
  4062f8:	mov	w10, #0x18                  	// #24
  4062fc:	bics	wzr, w10, w8
  406300:	mov	w10, #0xfb                  	// #251
  406304:	cset	w8, eq  // eq = none
  406308:	tst	w9, w10
  40630c:	sub	w9, w9, #0x1
  406310:	cset	w10, ne  // ne = any
  406314:	cmp	w9, #0xb
  406318:	and	w8, w8, w10
  40631c:	mov	w10, #0xb                   	// #11
  406320:	strh	w10, [x27, #108]
  406324:	b.hi	40633c <__fxstatat@plt+0x4a0c>  // b.pmore
  406328:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  40632c:	sxtb	x9, w9
  406330:	add	x10, x10, #0x518
  406334:	ldr	w9, [x10, x9, lsl #2]
  406338:	b	406340 <__fxstatat@plt+0x4a10>
  40633c:	mov	w9, wzr
  406340:	cmp	w8, #0x0
  406344:	mov	w8, #0x1                   	// #1
  406348:	cinc	x8, x8, eq  // eq = none
  40634c:	str	w9, [x27, #136]
  406350:	str	x8, [x27, #168]
  406354:	mov	x21, x27
  406358:	str	xzr, [x27, #16]
  40635c:	cbz	x23, 406368 <__fxstatat@plt+0x4a38>
  406360:	mov	x21, x23
  406364:	str	x27, [x26, #16]
  406368:	mov	w8, #0x2710                	// #10000
  40636c:	cmp	x24, x8
  406370:	b.ne	406380 <__fxstatat@plt+0x4a50>  // b.any
  406374:	ldr	x8, [sp, #32]
  406378:	ldr	x8, [x8]
  40637c:	cbz	x8, 4063a4 <__fxstatat@plt+0x4a74>
  406380:	ldur	x8, [x29, #-32]
  406384:	add	x24, x24, #0x1
  406388:	cmp	x8, x24
  40638c:	b.ls	4064d0 <__fxstatat@plt+0x4ba0>  // b.plast
  406390:	mov	x26, x27
  406394:	mov	x23, x21
  406398:	ldr	x27, [x19, #24]
  40639c:	cbnz	x27, 4061b0 <__fxstatat@plt+0x4880>
  4063a0:	b	4064d4 <__fxstatat@plt+0x4ba4>
  4063a4:	ldur	w1, [x29, #-4]
  4063a8:	mov	x0, x19
  4063ac:	bl	406aa8 <__fxstatat@plt+0x5178>
  4063b0:	mov	w8, #0x6969                	// #26985
  4063b4:	cmp	x0, x8
  4063b8:	str	wzr, [sp, #24]
  4063bc:	b.eq	406380 <__fxstatat@plt+0x4a50>  // b.none
  4063c0:	mov	w8, #0x1994                	// #6548
  4063c4:	movk	w8, #0x102, lsl #16
  4063c8:	cmp	x0, x8
  4063cc:	b.eq	406380 <__fxstatat@plt+0x4a50>  // b.none
  4063d0:	mov	w8, #0x4d42                	// #19778
  4063d4:	movk	w8, #0xff53, lsl #16
  4063d8:	cmp	x0, x8
  4063dc:	b.eq	406380 <__fxstatat@plt+0x4a50>  // b.none
  4063e0:	mov	w8, #0x1                   	// #1
  4063e4:	str	w8, [sp, #24]
  4063e8:	b	406380 <__fxstatat@plt+0x4a50>
  4063ec:	ldr	x21, [sp, #16]
  4063f0:	ldr	w26, [sp, #12]
  4063f4:	mov	x23, xzr
  4063f8:	mov	x24, xzr
  4063fc:	b	406568 <__fxstatat@plt+0x4c38>
  406400:	ldur	x22, [x29, #-16]
  406404:	mov	x0, x27
  406408:	ldr	w21, [x22]
  40640c:	bl	401810 <free@plt>
  406410:	mov	x0, x23
  406414:	bl	405500 <__fxstatat@plt+0x3bd0>
  406418:	ldr	x0, [x19, #24]
  40641c:	bl	401740 <closedir@plt>
  406420:	mov	w8, #0x7                   	// #7
  406424:	str	xzr, [x19, #24]
  406428:	strh	w8, [x19, #108]
  40642c:	ldr	w8, [x20, #72]
  406430:	mov	x23, xzr
  406434:	orr	w8, w8, #0x2000
  406438:	str	w8, [x20, #72]
  40643c:	str	w21, [x22]
  406440:	b	406680 <__fxstatat@plt+0x4d50>
  406444:	ldur	x8, [x29, #-16]
  406448:	ldr	x21, [sp, #16]
  40644c:	ldr	w8, [x8]
  406450:	cbz	w8, 406470 <__fxstatat@plt+0x4b40>
  406454:	orr	x9, x21, x24
  406458:	str	w8, [x19, #64]
  40645c:	mov	w8, #0x4                   	// #4
  406460:	cmp	x9, #0x0
  406464:	mov	w9, #0x7                   	// #7
  406468:	csel	w8, w9, w8, ne  // ne = any
  40646c:	strh	w8, [x19, #108]
  406470:	ldr	x0, [x19, #24]
  406474:	ldp	w25, w26, [sp, #8]
  406478:	ldr	w27, [sp, #24]
  40647c:	cbz	x0, 4064e0 <__fxstatat@plt+0x4bb0>
  406480:	bl	401740 <closedir@plt>
  406484:	str	xzr, [x19, #24]
  406488:	b	4064e0 <__fxstatat@plt+0x4bb0>
  40648c:	mov	x0, x27
  406490:	bl	401810 <free@plt>
  406494:	mov	x0, x23
  406498:	bl	405500 <__fxstatat@plt+0x3bd0>
  40649c:	ldr	x0, [x19, #24]
  4064a0:	bl	401740 <closedir@plt>
  4064a4:	mov	w8, #0x7                   	// #7
  4064a8:	str	xzr, [x19, #24]
  4064ac:	strh	w8, [x19, #108]
  4064b0:	ldr	w8, [x20, #72]
  4064b4:	mov	w9, #0x24                  	// #36
  4064b8:	mov	x23, xzr
  4064bc:	orr	w8, w8, #0x2000
  4064c0:	str	w8, [x20, #72]
  4064c4:	ldur	x8, [x29, #-16]
  4064c8:	str	w9, [x8]
  4064cc:	b	406680 <__fxstatat@plt+0x4d50>
  4064d0:	mov	x23, x21
  4064d4:	ldp	w25, w26, [sp, #8]
  4064d8:	ldr	x21, [sp, #16]
  4064dc:	ldr	w27, [sp, #24]
  4064e0:	ldr	w8, [sp, #28]
  4064e4:	tbz	w8, #0, 406568 <__fxstatat@plt+0x4c38>
  4064e8:	ldr	x9, [x20, #8]
  4064ec:	ldr	x8, [x20, #32]
  4064f0:	cbz	x9, 406520 <__fxstatat@plt+0x4bf0>
  4064f4:	ldr	x10, [x9, #48]
  4064f8:	add	x11, x9, #0xf8
  4064fc:	cmp	x10, x11
  406500:	b.eq	406514 <__fxstatat@plt+0x4be4>  // b.none
  406504:	ldr	x11, [x9, #56]
  406508:	sub	x10, x10, x11
  40650c:	add	x10, x8, x10
  406510:	str	x10, [x9, #48]
  406514:	str	x8, [x9, #56]
  406518:	ldr	x9, [x9, #16]
  40651c:	cbnz	x9, 4064f4 <__fxstatat@plt+0x4bc4>
  406520:	ldr	x9, [x23, #88]
  406524:	tbnz	x9, #63, 406568 <__fxstatat@plt+0x4c38>
  406528:	mov	x9, x23
  40652c:	ldr	x10, [x9, #48]
  406530:	add	x11, x9, #0xf8
  406534:	cmp	x10, x11
  406538:	b.eq	40654c <__fxstatat@plt+0x4c1c>  // b.none
  40653c:	ldr	x11, [x9, #56]
  406540:	sub	x10, x10, x11
  406544:	add	x10, x8, x10
  406548:	str	x10, [x9, #48]
  40654c:	ldr	x10, [x9, #16]
  406550:	str	x8, [x9, #56]
  406554:	cbnz	x10, 40655c <__fxstatat@plt+0x4c2c>
  406558:	ldr	x10, [x9, #8]
  40655c:	ldr	x11, [x10, #88]
  406560:	mov	x9, x10
  406564:	tbz	x11, #63, 40652c <__fxstatat@plt+0x4bfc>
  406568:	ldrb	w8, [x20, #72]
  40656c:	tbz	w8, #2, 40658c <__fxstatat@plt+0x4c5c>
  406570:	ldr	x8, [x20, #48]
  406574:	ldur	x10, [x29, #-24]
  406578:	cmp	x22, x8
  40657c:	sub	x9, x10, #0x1
  406580:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  406584:	csel	x8, x9, x10, eq  // eq = none
  406588:	strb	wzr, [x8]
  40658c:	cmp	x21, #0x0
  406590:	cset	w8, ne  // ne = any
  406594:	orr	w8, w8, w26
  406598:	tbz	w8, #0, 4065c8 <__fxstatat@plt+0x4c98>
  40659c:	cbnz	x24, 4065d4 <__fxstatat@plt+0x4ca4>
  4065a0:	cmp	w25, #0x3
  4065a4:	b.ne	406674 <__fxstatat@plt+0x4d44>  // b.any
  4065a8:	ldrh	w8, [x19, #108]
  4065ac:	cmp	w8, #0x4
  4065b0:	b.eq	406674 <__fxstatat@plt+0x4d44>  // b.none
  4065b4:	cmp	w8, #0x7
  4065b8:	b.eq	406674 <__fxstatat@plt+0x4d44>  // b.none
  4065bc:	mov	w8, #0x6                   	// #6
  4065c0:	strh	w8, [x19, #108]
  4065c4:	b	406674 <__fxstatat@plt+0x4d44>
  4065c8:	cmp	w25, #0x1
  4065cc:	b.eq	40662c <__fxstatat@plt+0x4cfc>  // b.none
  4065d0:	cbz	x24, 40662c <__fxstatat@plt+0x4cfc>
  4065d4:	tbz	w27, #0, 406600 <__fxstatat@plt+0x4cd0>
  4065d8:	adrp	x8, 406000 <__fxstatat@plt+0x46d0>
  4065dc:	add	x8, x8, #0xbd4
  4065e0:	mov	x0, x20
  4065e4:	mov	x1, x23
  4065e8:	mov	x2, x24
  4065ec:	str	x8, [x20, #64]
  4065f0:	bl	40537c <__fxstatat@plt+0x3a4c>
  4065f4:	mov	x23, x0
  4065f8:	str	xzr, [x20, #64]
  4065fc:	b	406680 <__fxstatat@plt+0x4d50>
  406600:	cmp	x24, #0x2
  406604:	b.cc	406680 <__fxstatat@plt+0x4d50>  // b.lo, b.ul, b.last
  406608:	ldr	x8, [sp, #32]
  40660c:	ldr	x8, [x8]
  406610:	cbz	x8, 406680 <__fxstatat@plt+0x4d50>
  406614:	mov	x0, x20
  406618:	mov	x1, x23
  40661c:	mov	x2, x24
  406620:	bl	40537c <__fxstatat@plt+0x3a4c>
  406624:	mov	x23, x0
  406628:	b	406680 <__fxstatat@plt+0x4d50>
  40662c:	ldr	x8, [x19, #88]
  406630:	cbz	x8, 406654 <__fxstatat@plt+0x4d24>
  406634:	ldr	x1, [x19, #8]
  406638:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  40663c:	add	x3, x3, #0x512
  406640:	mov	w2, #0xffffffff            	// #-1
  406644:	mov	x0, x20
  406648:	bl	405d20 <__fxstatat@plt+0x43f0>
  40664c:	cbnz	w0, 406660 <__fxstatat@plt+0x4d30>
  406650:	b	40659c <__fxstatat@plt+0x4c6c>
  406654:	mov	x0, x20
  406658:	bl	4066c0 <__fxstatat@plt+0x4d90>
  40665c:	cbz	w0, 40659c <__fxstatat@plt+0x4c6c>
  406660:	mov	w8, #0x7                   	// #7
  406664:	strh	w8, [x19, #108]
  406668:	ldr	w8, [x20, #72]
  40666c:	orr	w8, w8, #0x2000
  406670:	str	w8, [x20, #72]
  406674:	mov	x0, x23
  406678:	bl	405500 <__fxstatat@plt+0x3bd0>
  40667c:	mov	x23, xzr
  406680:	mov	x0, x23
  406684:	ldp	x20, x19, [sp, #160]
  406688:	ldp	x22, x21, [sp, #144]
  40668c:	ldp	x24, x23, [sp, #128]
  406690:	ldp	x26, x25, [sp, #112]
  406694:	ldp	x28, x27, [sp, #96]
  406698:	ldp	x29, x30, [sp, #80]
  40669c:	add	sp, sp, #0xb0
  4066a0:	ret
  4066a4:	bl	4018f0 <__errno_location@plt>
  4066a8:	mov	w8, #0xc                   	// #12
  4066ac:	mov	x23, xzr
  4066b0:	str	w8, [x0]
  4066b4:	b	406680 <__fxstatat@plt+0x4d50>
  4066b8:	mov	w12, wzr
  4066bc:	b	406130 <__fxstatat@plt+0x4800>
  4066c0:	stp	x29, x30, [sp, #-32]!
  4066c4:	stp	x20, x19, [sp, #16]
  4066c8:	ldr	w8, [x0, #72]
  4066cc:	mov	x19, x0
  4066d0:	mov	x29, sp
  4066d4:	tbnz	w8, #2, 406700 <__fxstatat@plt+0x4dd0>
  4066d8:	tbnz	w8, #9, 4066f0 <__fxstatat@plt+0x4dc0>
  4066dc:	ldr	w0, [x19, #40]
  4066e0:	bl	4015f0 <fchdir@plt>
  4066e4:	cmp	w0, #0x0
  4066e8:	cset	w20, ne  // ne = any
  4066ec:	b	406704 <__fxstatat@plt+0x4dd4>
  4066f0:	mov	w1, #0xffffff9c            	// #-100
  4066f4:	mov	w2, #0x1                   	// #1
  4066f8:	mov	x0, x19
  4066fc:	bl	40686c <__fxstatat@plt+0x4f3c>
  406700:	mov	w20, wzr
  406704:	add	x0, x19, #0x60
  406708:	bl	405644 <__fxstatat@plt+0x3d14>
  40670c:	mov	w0, w20
  406710:	ldp	x20, x19, [sp, #16]
  406714:	ldp	x29, x30, [sp], #32
  406718:	ret
  40671c:	stp	x29, x30, [sp, #-16]!
  406720:	mov	x29, sp
  406724:	bl	406aa8 <__fxstatat@plt+0x5178>
  406728:	mov	w8, #0x4972                	// #18802
  40672c:	movk	w8, #0x5265, lsl #16
  406730:	cmp	x0, x8
  406734:	b.le	406768 <__fxstatat@plt+0x4e38>
  406738:	mov	w8, #0x5341                	// #21313
  40673c:	movk	w8, #0x5846, lsl #16
  406740:	cmp	x0, x8
  406744:	mov	w8, #0x2                   	// #2
  406748:	b.gt	406780 <__fxstatat@plt+0x4e50>
  40674c:	mov	w9, #0x4973                	// #18803
  406750:	movk	w9, #0x5265, lsl #16
  406754:	cmp	x0, x9
  406758:	b.eq	4067a4 <__fxstatat@plt+0x4e74>  // b.none
  40675c:	mov	w8, #0x414f                	// #16719
  406760:	movk	w8, #0x5346, lsl #16
  406764:	b	406798 <__fxstatat@plt+0x4e68>
  406768:	cbz	x0, 4067a0 <__fxstatat@plt+0x4e70>
  40676c:	mov	w8, #0x6969                	// #26985
  406770:	cmp	x0, x8
  406774:	b.eq	4067a0 <__fxstatat@plt+0x4e70>  // b.none
  406778:	mov	w8, #0x9fa0                	// #40864
  40677c:	b	406798 <__fxstatat@plt+0x4e68>
  406780:	mov	w9, #0x5342                	// #21314
  406784:	movk	w9, #0x5846, lsl #16
  406788:	cmp	x0, x9
  40678c:	b.eq	4067a4 <__fxstatat@plt+0x4e74>  // b.none
  406790:	mov	w8, #0x4d42                	// #19778
  406794:	movk	w8, #0xff53, lsl #16
  406798:	cmp	x0, x8
  40679c:	b.ne	4067b0 <__fxstatat@plt+0x4e80>  // b.any
  4067a0:	mov	w8, wzr
  4067a4:	mov	w0, w8
  4067a8:	ldp	x29, x30, [sp], #16
  4067ac:	ret
  4067b0:	mov	w8, #0x1                   	// #1
  4067b4:	b	4067a4 <__fxstatat@plt+0x4e74>
  4067b8:	stp	x29, x30, [sp, #-48]!
  4067bc:	stp	x20, x19, [sp, #32]
  4067c0:	ldrh	w8, [x0, #72]
  4067c4:	mov	w9, #0x102                 	// #258
  4067c8:	mov	x20, x0
  4067cc:	mov	x19, x1
  4067d0:	tst	w8, w9
  4067d4:	str	x21, [sp, #16]
  4067d8:	mov	x29, sp
  4067dc:	b.eq	406834 <__fxstatat@plt+0x4f04>  // b.none
  4067e0:	mov	w0, #0x18                  	// #24
  4067e4:	bl	401680 <malloc@plt>
  4067e8:	cbz	x0, 406854 <__fxstatat@plt+0x4f24>
  4067ec:	ldur	q0, [x19, #120]
  4067f0:	str	x19, [x0, #16]
  4067f4:	mov	x21, x0
  4067f8:	mov	x1, x21
  4067fc:	str	q0, [x0]
  406800:	ldr	x0, [x20, #88]
  406804:	bl	407bb0 <__fxstatat@plt+0x6280>
  406808:	cmp	x0, x21
  40680c:	b.eq	406850 <__fxstatat@plt+0x4f20>  // b.none
  406810:	mov	x20, x0
  406814:	mov	x0, x21
  406818:	bl	401810 <free@plt>
  40681c:	cbz	x20, 406864 <__fxstatat@plt+0x4f34>
  406820:	ldr	x8, [x20, #16]
  406824:	mov	w9, #0x2                   	// #2
  406828:	strh	w9, [x19, #108]
  40682c:	str	x8, [x19]
  406830:	b	406850 <__fxstatat@plt+0x4f20>
  406834:	ldr	x0, [x20, #88]
  406838:	add	x1, x19, #0x78
  40683c:	bl	406cf8 <__fxstatat@plt+0x53c8>
  406840:	tbz	w0, #0, 406850 <__fxstatat@plt+0x4f20>
  406844:	mov	w8, #0x2                   	// #2
  406848:	str	x19, [x19]
  40684c:	strh	w8, [x19, #108]
  406850:	mov	w0, #0x1                   	// #1
  406854:	ldp	x20, x19, [sp, #32]
  406858:	ldr	x21, [sp, #16]
  40685c:	ldp	x29, x30, [sp], #48
  406860:	ret
  406864:	mov	w0, wzr
  406868:	b	406854 <__fxstatat@plt+0x4f24>
  40686c:	stp	x29, x30, [sp, #-32]!
  406870:	stp	x20, x19, [sp, #16]
  406874:	ldr	w8, [x0, #44]
  406878:	mov	x19, x0
  40687c:	mov	w20, w1
  406880:	mov	x29, sp
  406884:	cmp	w8, w1
  406888:	b.ne	406894 <__fxstatat@plt+0x4f64>  // b.any
  40688c:	cmn	w8, #0x64
  406890:	b.ne	4068d0 <__fxstatat@plt+0x4fa0>  // b.any
  406894:	tbz	w2, #0, 4068ac <__fxstatat@plt+0x4f7c>
  406898:	add	x0, x19, #0x60
  40689c:	mov	w1, w8
  4068a0:	bl	407cf4 <__fxstatat@plt+0x63c4>
  4068a4:	tbz	w0, #31, 4068bc <__fxstatat@plt+0x4f8c>
  4068a8:	b	4068c0 <__fxstatat@plt+0x4f90>
  4068ac:	tbnz	w8, #31, 4068c0 <__fxstatat@plt+0x4f90>
  4068b0:	ldr	w9, [x19, #72]
  4068b4:	tbnz	w9, #2, 4068c0 <__fxstatat@plt+0x4f90>
  4068b8:	mov	w0, w8
  4068bc:	bl	401750 <close@plt>
  4068c0:	str	w20, [x19, #44]
  4068c4:	ldp	x20, x19, [sp, #16]
  4068c8:	ldp	x29, x30, [sp], #32
  4068cc:	ret
  4068d0:	bl	401790 <abort@plt>
  4068d4:	stp	x29, x30, [sp, #-16]!
  4068d8:	cmp	w2, #0x5
  4068dc:	mov	x29, sp
  4068e0:	b.cc	4068f8 <__fxstatat@plt+0x4fc8>  // b.lo, b.ul, b.last
  4068e4:	bl	4018f0 <__errno_location@plt>
  4068e8:	mov	w8, #0x16                  	// #22
  4068ec:	str	w8, [x0]
  4068f0:	mov	w0, #0x1                   	// #1
  4068f4:	b	406900 <__fxstatat@plt+0x4fd0>
  4068f8:	mov	w0, wzr
  4068fc:	strh	w2, [x1, #112]
  406900:	ldp	x29, x30, [sp], #16
  406904:	ret
  406908:	stp	x29, x30, [sp, #-48]!
  40690c:	tst	w1, #0xffffefff
  406910:	stp	x22, x21, [sp, #16]
  406914:	stp	x20, x19, [sp, #32]
  406918:	mov	x29, sp
  40691c:	b.eq	406938 <__fxstatat@plt+0x5008>  // b.none
  406920:	bl	4018f0 <__errno_location@plt>
  406924:	mov	x8, x0
  406928:	mov	w9, #0x16                  	// #22
  40692c:	mov	x0, xzr
  406930:	str	w9, [x8]
  406934:	b	406974 <__fxstatat@plt+0x5044>
  406938:	ldr	x22, [x0]
  40693c:	mov	w21, w1
  406940:	mov	x19, x0
  406944:	bl	4018f0 <__errno_location@plt>
  406948:	str	wzr, [x0]
  40694c:	ldrb	w8, [x19, #73]
  406950:	tbnz	w8, #5, 406970 <__fxstatat@plt+0x5040>
  406954:	ldrh	w8, [x22, #108]
  406958:	cmp	w8, #0x1
  40695c:	b.eq	406984 <__fxstatat@plt+0x5054>  // b.none
  406960:	cmp	w8, #0x9
  406964:	b.ne	406970 <__fxstatat@plt+0x5040>  // b.any
  406968:	ldr	x0, [x22, #16]
  40696c:	b	406974 <__fxstatat@plt+0x5044>
  406970:	mov	x0, xzr
  406974:	ldp	x20, x19, [sp, #32]
  406978:	ldp	x22, x21, [sp, #16]
  40697c:	ldp	x29, x30, [sp], #48
  406980:	ret
  406984:	mov	x20, x0
  406988:	ldr	x0, [x19, #8]
  40698c:	cbz	x0, 406994 <__fxstatat@plt+0x5064>
  406990:	bl	405500 <__fxstatat@plt+0x3bd0>
  406994:	cmp	w21, #0x1, lsl #12
  406998:	b.ne	4069b0 <__fxstatat@plt+0x5080>  // b.any
  40699c:	ldr	w8, [x19, #72]
  4069a0:	mov	w21, #0x2                   	// #2
  4069a4:	orr	w8, w8, #0x1000
  4069a8:	str	w8, [x19, #72]
  4069ac:	b	4069b4 <__fxstatat@plt+0x5084>
  4069b0:	mov	w21, #0x1                   	// #1
  4069b4:	ldr	x8, [x22, #88]
  4069b8:	cbnz	x8, 406a28 <__fxstatat@plt+0x50f8>
  4069bc:	ldr	x8, [x22, #48]
  4069c0:	ldrb	w8, [x8]
  4069c4:	cmp	w8, #0x2f
  4069c8:	b.eq	406a28 <__fxstatat@plt+0x50f8>  // b.none
  4069cc:	ldrb	w8, [x19, #72]
  4069d0:	tbnz	w8, #2, 406a28 <__fxstatat@plt+0x50f8>
  4069d4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4069d8:	add	x1, x1, #0x513
  4069dc:	mov	x0, x19
  4069e0:	bl	4054d4 <__fxstatat@plt+0x3ba4>
  4069e4:	tbnz	w0, #31, 406a3c <__fxstatat@plt+0x510c>
  4069e8:	mov	w22, w0
  4069ec:	mov	x0, x19
  4069f0:	mov	w1, w21
  4069f4:	bl	405ed0 <__fxstatat@plt+0x45a0>
  4069f8:	ldrb	w8, [x19, #73]
  4069fc:	str	x0, [x19, #8]
  406a00:	tbnz	w8, #1, 406a48 <__fxstatat@plt+0x5118>
  406a04:	mov	w0, w22
  406a08:	bl	4015f0 <fchdir@plt>
  406a0c:	cbz	w0, 406a5c <__fxstatat@plt+0x512c>
  406a10:	ldr	w19, [x20]
  406a14:	mov	w0, w22
  406a18:	bl	401750 <close@plt>
  406a1c:	mov	x0, xzr
  406a20:	str	w19, [x20]
  406a24:	b	406974 <__fxstatat@plt+0x5044>
  406a28:	mov	x0, x19
  406a2c:	mov	w1, w21
  406a30:	bl	405ed0 <__fxstatat@plt+0x45a0>
  406a34:	str	x0, [x19, #8]
  406a38:	b	406974 <__fxstatat@plt+0x5044>
  406a3c:	mov	x0, xzr
  406a40:	str	xzr, [x19, #8]
  406a44:	b	406974 <__fxstatat@plt+0x5044>
  406a48:	mov	w2, #0x1                   	// #1
  406a4c:	mov	x0, x19
  406a50:	mov	w1, w22
  406a54:	bl	40686c <__fxstatat@plt+0x4f3c>
  406a58:	b	406a64 <__fxstatat@plt+0x5134>
  406a5c:	mov	w0, w22
  406a60:	bl	401750 <close@plt>
  406a64:	ldr	x0, [x19, #8]
  406a68:	b	406974 <__fxstatat@plt+0x5044>
  406a6c:	ldr	x8, [x0, #8]
  406a70:	udiv	x9, x8, x1
  406a74:	msub	x0, x9, x1, x8
  406a78:	ret
  406a7c:	ldr	x8, [x0, #8]
  406a80:	ldr	x9, [x1, #8]
  406a84:	cmp	x8, x9
  406a88:	b.ne	406aa0 <__fxstatat@plt+0x5170>  // b.any
  406a8c:	ldr	x8, [x0]
  406a90:	ldr	x9, [x1]
  406a94:	cmp	x8, x9
  406a98:	cset	w0, eq  // eq = none
  406a9c:	ret
  406aa0:	mov	w0, wzr
  406aa4:	ret
  406aa8:	sub	sp, sp, #0xb0
  406aac:	stp	x29, x30, [sp, #128]
  406ab0:	stp	x22, x21, [sp, #144]
  406ab4:	stp	x20, x19, [sp, #160]
  406ab8:	ldr	x22, [x0, #80]
  406abc:	add	x29, sp, #0x80
  406ac0:	ldrb	w8, [x22, #73]
  406ac4:	tbnz	w8, #1, 406ad0 <__fxstatat@plt+0x51a0>
  406ac8:	mov	x0, xzr
  406acc:	b	406b2c <__fxstatat@plt+0x51fc>
  406ad0:	ldr	x20, [x22, #80]
  406ad4:	mov	x19, x0
  406ad8:	mov	w21, w1
  406adc:	cbnz	x20, 406b10 <__fxstatat@plt+0x51e0>
  406ae0:	adrp	x2, 406000 <__fxstatat@plt+0x46d0>
  406ae4:	adrp	x3, 406000 <__fxstatat@plt+0x46d0>
  406ae8:	adrp	x4, 401000 <mbrtowc@plt-0x570>
  406aec:	add	x2, x2, #0xbb0
  406af0:	add	x3, x3, #0xbc0
  406af4:	add	x4, x4, #0x810
  406af8:	mov	w0, #0xd                   	// #13
  406afc:	mov	x1, xzr
  406b00:	bl	407318 <__fxstatat@plt+0x59e8>
  406b04:	mov	x20, x0
  406b08:	str	x0, [x22, #80]
  406b0c:	cbz	x0, 406b4c <__fxstatat@plt+0x521c>
  406b10:	ldr	x8, [x19, #120]
  406b14:	add	x1, sp, #0x8
  406b18:	mov	x0, x20
  406b1c:	str	x8, [sp, #8]
  406b20:	bl	407048 <__fxstatat@plt+0x5718>
  406b24:	cbz	x0, 406b40 <__fxstatat@plt+0x5210>
  406b28:	ldr	x0, [x0, #8]
  406b2c:	ldp	x20, x19, [sp, #160]
  406b30:	ldp	x22, x21, [sp, #144]
  406b34:	ldp	x29, x30, [sp, #128]
  406b38:	add	sp, sp, #0xb0
  406b3c:	ret
  406b40:	mov	w22, #0x1                   	// #1
  406b44:	tbz	w21, #31, 406b54 <__fxstatat@plt+0x5224>
  406b48:	b	406ac8 <__fxstatat@plt+0x5198>
  406b4c:	mov	w22, wzr
  406b50:	tbnz	w21, #31, 406ac8 <__fxstatat@plt+0x5198>
  406b54:	add	x1, sp, #0x8
  406b58:	mov	w0, w21
  406b5c:	bl	4016e0 <fstatfs@plt>
  406b60:	cbnz	w0, 406ac8 <__fxstatat@plt+0x5198>
  406b64:	cbz	w22, 406ba8 <__fxstatat@plt+0x5278>
  406b68:	mov	w0, #0x10                  	// #16
  406b6c:	bl	401680 <malloc@plt>
  406b70:	cbz	x0, 406ba8 <__fxstatat@plt+0x5278>
  406b74:	ldr	x8, [x19, #120]
  406b78:	ldr	x9, [sp, #8]
  406b7c:	mov	x21, x0
  406b80:	mov	x1, x21
  406b84:	stp	x8, x9, [x0]
  406b88:	mov	x0, x20
  406b8c:	bl	407bb0 <__fxstatat@plt+0x6280>
  406b90:	cbz	x0, 406ba0 <__fxstatat@plt+0x5270>
  406b94:	cmp	x0, x21
  406b98:	b.eq	406ba8 <__fxstatat@plt+0x5278>  // b.none
  406b9c:	bl	401790 <abort@plt>
  406ba0:	mov	x0, x21
  406ba4:	bl	401810 <free@plt>
  406ba8:	ldr	x0, [sp, #8]
  406bac:	b	406b2c <__fxstatat@plt+0x51fc>
  406bb0:	ldr	x8, [x0]
  406bb4:	udiv	x9, x8, x1
  406bb8:	msub	x0, x9, x1, x8
  406bbc:	ret
  406bc0:	ldr	x8, [x0]
  406bc4:	ldr	x9, [x1]
  406bc8:	cmp	x8, x9
  406bcc:	cset	w0, eq  // eq = none
  406bd0:	ret
  406bd4:	ldr	x8, [x0]
  406bd8:	ldr	x9, [x1]
  406bdc:	ldr	x8, [x8, #128]
  406be0:	ldr	x9, [x9, #128]
  406be4:	cmp	x9, x8
  406be8:	cset	w10, cc  // cc = lo, ul, last
  406bec:	cmp	x8, x9
  406bf0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  406bf4:	ret
  406bf8:	sub	sp, sp, #0x40
  406bfc:	stp	x29, x30, [sp, #16]
  406c00:	add	x29, sp, #0x10
  406c04:	cmp	x0, #0x0
  406c08:	sub	x8, x29, #0x4
  406c0c:	stp	x20, x19, [sp, #48]
  406c10:	csel	x20, x8, x0, eq  // eq = none
  406c14:	mov	x0, x20
  406c18:	stp	x22, x21, [sp, #32]
  406c1c:	mov	x22, x2
  406c20:	mov	x19, x1
  406c24:	bl	401570 <mbrtowc@plt>
  406c28:	mov	x21, x0
  406c2c:	cbz	x22, 406c50 <__fxstatat@plt+0x5320>
  406c30:	cmn	x21, #0x2
  406c34:	b.cc	406c50 <__fxstatat@plt+0x5320>  // b.lo, b.ul, b.last
  406c38:	mov	w0, wzr
  406c3c:	bl	406e40 <__fxstatat@plt+0x5510>
  406c40:	tbnz	w0, #0, 406c50 <__fxstatat@plt+0x5320>
  406c44:	ldrb	w8, [x19]
  406c48:	mov	w21, #0x1                   	// #1
  406c4c:	str	w8, [x20]
  406c50:	mov	x0, x21
  406c54:	ldp	x20, x19, [sp, #48]
  406c58:	ldp	x22, x21, [sp, #32]
  406c5c:	ldp	x29, x30, [sp, #16]
  406c60:	add	sp, sp, #0x40
  406c64:	ret
  406c68:	stp	x29, x30, [sp, #-48]!
  406c6c:	str	x21, [sp, #16]
  406c70:	stp	x20, x19, [sp, #32]
  406c74:	mov	x29, sp
  406c78:	mov	x20, x0
  406c7c:	bl	401640 <__fpending@plt>
  406c80:	mov	x19, x0
  406c84:	mov	x0, x20
  406c88:	bl	401600 <ferror_unlocked@plt>
  406c8c:	mov	w21, w0
  406c90:	mov	x0, x20
  406c94:	bl	407f34 <__fxstatat@plt+0x6604>
  406c98:	mov	w8, w0
  406c9c:	cbz	w21, 406cb4 <__fxstatat@plt+0x5384>
  406ca0:	cbnz	w8, 406cac <__fxstatat@plt+0x537c>
  406ca4:	bl	4018f0 <__errno_location@plt>
  406ca8:	str	wzr, [x0]
  406cac:	mov	w0, #0xffffffff            	// #-1
  406cb0:	b	406cd4 <__fxstatat@plt+0x53a4>
  406cb4:	cmp	w8, #0x0
  406cb8:	csetm	w0, ne  // ne = any
  406cbc:	cbnz	x19, 406cd4 <__fxstatat@plt+0x53a4>
  406cc0:	cbz	w8, 406cd4 <__fxstatat@plt+0x53a4>
  406cc4:	bl	4018f0 <__errno_location@plt>
  406cc8:	ldr	w8, [x0]
  406ccc:	cmp	w8, #0x9
  406cd0:	csetm	w0, ne  // ne = any
  406cd4:	ldp	x20, x19, [sp, #32]
  406cd8:	ldr	x21, [sp, #16]
  406cdc:	ldp	x29, x30, [sp], #48
  406ce0:	ret
  406ce4:	mov	w8, #0xf616                	// #62998
  406ce8:	movk	w8, #0x95, lsl #16
  406cec:	str	xzr, [x0, #16]
  406cf0:	str	w8, [x0, #24]
  406cf4:	ret
  406cf8:	stp	x29, x30, [sp, #-16]!
  406cfc:	ldr	w8, [x0, #24]
  406d00:	mov	w9, #0xf616                	// #62998
  406d04:	movk	w9, #0x95, lsl #16
  406d08:	mov	x29, sp
  406d0c:	cmp	w8, w9
  406d10:	b.ne	406d7c <__fxstatat@plt+0x544c>  // b.any
  406d14:	ldr	x8, [x0, #16]
  406d18:	cbz	x8, 406d3c <__fxstatat@plt+0x540c>
  406d1c:	ldr	x9, [x1, #8]
  406d20:	ldr	x10, [x0]
  406d24:	cmp	x9, x10
  406d28:	b.ne	406d3c <__fxstatat@plt+0x540c>  // b.any
  406d2c:	ldr	x9, [x1]
  406d30:	ldr	x10, [x0, #8]
  406d34:	cmp	x9, x10
  406d38:	b.eq	406d6c <__fxstatat@plt+0x543c>  // b.none
  406d3c:	add	x9, x8, #0x1
  406d40:	tst	x9, x8
  406d44:	str	x9, [x0, #16]
  406d48:	b.ne	406d64 <__fxstatat@plt+0x5434>  // b.any
  406d4c:	cbz	x9, 406d6c <__fxstatat@plt+0x543c>
  406d50:	ldr	q0, [x1]
  406d54:	mov	w8, wzr
  406d58:	ext	v0.16b, v0.16b, v0.16b, #8
  406d5c:	str	q0, [x0]
  406d60:	b	406d70 <__fxstatat@plt+0x5440>
  406d64:	mov	w8, wzr
  406d68:	b	406d70 <__fxstatat@plt+0x5440>
  406d6c:	mov	w8, #0x1                   	// #1
  406d70:	mov	w0, w8
  406d74:	ldp	x29, x30, [sp], #16
  406d78:	ret
  406d7c:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  406d80:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  406d84:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  406d88:	add	x0, x0, #0x548
  406d8c:	add	x1, x1, #0x560
  406d90:	add	x3, x3, #0x572
  406d94:	mov	w2, #0x3c                  	// #60
  406d98:	bl	4018e0 <__assert_fail@plt>
  406d9c:	sub	sp, sp, #0xe0
  406da0:	stp	x29, x30, [sp, #208]
  406da4:	add	x29, sp, #0xd0
  406da8:	stp	x2, x3, [x29, #-80]
  406dac:	stp	x4, x5, [x29, #-64]
  406db0:	stp	x6, x7, [x29, #-48]
  406db4:	stp	q1, q2, [sp, #16]
  406db8:	stp	q3, q4, [sp, #48]
  406dbc:	str	q0, [sp]
  406dc0:	stp	q5, q6, [sp, #80]
  406dc4:	str	q7, [sp, #112]
  406dc8:	tbnz	w1, #6, 406dd4 <__fxstatat@plt+0x54a4>
  406dcc:	mov	w2, wzr
  406dd0:	b	406e2c <__fxstatat@plt+0x54fc>
  406dd4:	mov	x9, #0xffffffffffffffd0    	// #-48
  406dd8:	mov	x11, sp
  406ddc:	sub	x12, x29, #0x50
  406de0:	movk	x9, #0xff80, lsl #32
  406de4:	add	x10, x29, #0x10
  406de8:	mov	x8, #0xffffffffffffffd0    	// #-48
  406dec:	add	x11, x11, #0x80
  406df0:	add	x12, x12, #0x30
  406df4:	stp	x11, x9, [x29, #-16]
  406df8:	stp	x10, x12, [x29, #-32]
  406dfc:	tbz	w8, #31, 406e1c <__fxstatat@plt+0x54ec>
  406e00:	add	w9, w8, #0x8
  406e04:	cmn	w8, #0x8
  406e08:	stur	w9, [x29, #-8]
  406e0c:	b.gt	406e1c <__fxstatat@plt+0x54ec>
  406e10:	ldur	x9, [x29, #-24]
  406e14:	add	x8, x9, x8
  406e18:	b	406e28 <__fxstatat@plt+0x54f8>
  406e1c:	ldur	x8, [x29, #-32]
  406e20:	add	x9, x8, #0x8
  406e24:	stur	x9, [x29, #-32]
  406e28:	ldr	w2, [x8]
  406e2c:	bl	401690 <open@plt>
  406e30:	bl	407ed8 <__fxstatat@plt+0x65a8>
  406e34:	ldp	x29, x30, [sp, #208]
  406e38:	add	sp, sp, #0xe0
  406e3c:	ret
  406e40:	stp	x29, x30, [sp, #-32]!
  406e44:	mov	x1, xzr
  406e48:	str	x19, [sp, #16]
  406e4c:	mov	x29, sp
  406e50:	bl	401920 <setlocale@plt>
  406e54:	cbz	x0, 406e80 <__fxstatat@plt+0x5550>
  406e58:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  406e5c:	add	x1, x1, #0x5b5
  406e60:	mov	x19, x0
  406e64:	bl	4017e0 <strcmp@plt>
  406e68:	cbz	w0, 406e88 <__fxstatat@plt+0x5558>
  406e6c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  406e70:	add	x1, x1, #0x5b7
  406e74:	mov	x0, x19
  406e78:	bl	4017e0 <strcmp@plt>
  406e7c:	cbz	w0, 406e88 <__fxstatat@plt+0x5558>
  406e80:	mov	w0, #0x1                   	// #1
  406e84:	b	406e8c <__fxstatat@plt+0x555c>
  406e88:	mov	w0, wzr
  406e8c:	ldr	x19, [sp, #16]
  406e90:	ldp	x29, x30, [sp], #32
  406e94:	ret
  406e98:	ldr	x0, [x0, #16]
  406e9c:	ret
  406ea0:	ldr	x0, [x0, #24]
  406ea4:	ret
  406ea8:	ldr	x0, [x0, #32]
  406eac:	ret
  406eb0:	ldp	x8, x9, [x0]
  406eb4:	cmp	x8, x9
  406eb8:	b.cs	406ef4 <__fxstatat@plt+0x55c4>  // b.hs, b.nlast
  406ebc:	mov	x0, xzr
  406ec0:	ldr	x10, [x8]
  406ec4:	cbz	x10, 406ee4 <__fxstatat@plt+0x55b4>
  406ec8:	mov	x10, xzr
  406ecc:	mov	x11, x8
  406ed0:	ldr	x11, [x11, #8]
  406ed4:	add	x10, x10, #0x1
  406ed8:	cbnz	x11, 406ed0 <__fxstatat@plt+0x55a0>
  406edc:	cmp	x10, x0
  406ee0:	csel	x0, x10, x0, hi  // hi = pmore
  406ee4:	add	x8, x8, #0x10
  406ee8:	cmp	x8, x9
  406eec:	b.cc	406ec0 <__fxstatat@plt+0x5590>  // b.lo, b.ul, b.last
  406ef0:	ret
  406ef4:	mov	x0, xzr
  406ef8:	ret
  406efc:	ldp	x9, x10, [x0]
  406f00:	cmp	x9, x10
  406f04:	b.cs	406f3c <__fxstatat@plt+0x560c>  // b.hs, b.nlast
  406f08:	mov	x8, xzr
  406f0c:	mov	x11, xzr
  406f10:	ldr	x12, [x9]
  406f14:	cbz	x12, 406f2c <__fxstatat@plt+0x55fc>
  406f18:	mov	x12, x9
  406f1c:	ldr	x12, [x12, #8]
  406f20:	add	x8, x8, #0x1
  406f24:	cbnz	x12, 406f1c <__fxstatat@plt+0x55ec>
  406f28:	add	x11, x11, #0x1
  406f2c:	add	x9, x9, #0x10
  406f30:	cmp	x9, x10
  406f34:	b.cc	406f10 <__fxstatat@plt+0x55e0>  // b.lo, b.ul, b.last
  406f38:	b	406f44 <__fxstatat@plt+0x5614>
  406f3c:	mov	x11, xzr
  406f40:	mov	x8, xzr
  406f44:	ldr	x9, [x0, #24]
  406f48:	cmp	x11, x9
  406f4c:	b.ne	406f64 <__fxstatat@plt+0x5634>  // b.any
  406f50:	ldr	x9, [x0, #32]
  406f54:	cmp	x8, x9
  406f58:	b.ne	406f64 <__fxstatat@plt+0x5634>  // b.any
  406f5c:	mov	w0, #0x1                   	// #1
  406f60:	ret
  406f64:	mov	w0, wzr
  406f68:	ret
  406f6c:	stp	x29, x30, [sp, #-48]!
  406f70:	stp	x22, x21, [sp, #16]
  406f74:	stp	x20, x19, [sp, #32]
  406f78:	ldp	x8, x9, [x0]
  406f7c:	ldp	x20, x3, [x0, #24]
  406f80:	ldr	x22, [x0, #16]
  406f84:	mov	x19, x1
  406f88:	cmp	x8, x9
  406f8c:	mov	x21, xzr
  406f90:	mov	x29, sp
  406f94:	b.cs	406fc8 <__fxstatat@plt+0x5698>  // b.hs, b.nlast
  406f98:	ldr	x10, [x8]
  406f9c:	cbz	x10, 406fbc <__fxstatat@plt+0x568c>
  406fa0:	mov	x10, xzr
  406fa4:	mov	x11, x8
  406fa8:	ldr	x11, [x11, #8]
  406fac:	add	x10, x10, #0x1
  406fb0:	cbnz	x11, 406fa8 <__fxstatat@plt+0x5678>
  406fb4:	cmp	x10, x21
  406fb8:	csel	x21, x10, x21, hi  // hi = pmore
  406fbc:	add	x8, x8, #0x10
  406fc0:	cmp	x8, x9
  406fc4:	b.cc	406f98 <__fxstatat@plt+0x5668>  // b.lo, b.ul, b.last
  406fc8:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  406fcc:	add	x2, x2, #0x5cc
  406fd0:	mov	w1, #0x1                   	// #1
  406fd4:	mov	x0, x19
  406fd8:	bl	4017d0 <__fprintf_chk@plt>
  406fdc:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  406fe0:	add	x2, x2, #0x5e4
  406fe4:	mov	w1, #0x1                   	// #1
  406fe8:	mov	x0, x19
  406fec:	mov	x3, x22
  406ff0:	bl	4017d0 <__fprintf_chk@plt>
  406ff4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  406ff8:	ucvtf	d0, x20
  406ffc:	fmov	d1, x8
  407000:	fmul	d0, d0, d1
  407004:	ucvtf	d1, x22
  407008:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  40700c:	fdiv	d0, d0, d1
  407010:	add	x2, x2, #0x5fc
  407014:	mov	w1, #0x1                   	// #1
  407018:	mov	x0, x19
  40701c:	mov	x3, x20
  407020:	bl	4017d0 <__fprintf_chk@plt>
  407024:	mov	x0, x19
  407028:	mov	x3, x21
  40702c:	ldp	x20, x19, [sp, #32]
  407030:	ldp	x22, x21, [sp, #16]
  407034:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  407038:	add	x2, x2, #0x61d
  40703c:	mov	w1, #0x1                   	// #1
  407040:	ldp	x29, x30, [sp], #48
  407044:	b	4017d0 <__fprintf_chk@plt>
  407048:	stp	x29, x30, [sp, #-48]!
  40704c:	stp	x20, x19, [sp, #32]
  407050:	ldr	x8, [x0, #16]
  407054:	ldr	x9, [x0, #48]
  407058:	mov	x19, x0
  40705c:	mov	x20, x1
  407060:	mov	x0, x1
  407064:	mov	x1, x8
  407068:	str	x21, [sp, #16]
  40706c:	mov	x29, sp
  407070:	blr	x9
  407074:	ldr	x8, [x19, #16]
  407078:	cmp	x0, x8
  40707c:	b.cs	4070e4 <__fxstatat@plt+0x57b4>  // b.hs, b.nlast
  407080:	ldr	x8, [x19]
  407084:	add	x21, x8, x0, lsl #4
  407088:	ldr	x1, [x21]
  40708c:	mov	x0, xzr
  407090:	cbz	x1, 4070d4 <__fxstatat@plt+0x57a4>
  407094:	cbz	x8, 4070d4 <__fxstatat@plt+0x57a4>
  407098:	cmp	x1, x20
  40709c:	b.eq	4070c0 <__fxstatat@plt+0x5790>  // b.none
  4070a0:	ldr	x8, [x19, #56]
  4070a4:	mov	x0, x20
  4070a8:	blr	x8
  4070ac:	tbnz	w0, #0, 4070c8 <__fxstatat@plt+0x5798>
  4070b0:	ldr	x21, [x21, #8]
  4070b4:	cbz	x21, 4070d0 <__fxstatat@plt+0x57a0>
  4070b8:	ldr	x1, [x21]
  4070bc:	b	407098 <__fxstatat@plt+0x5768>
  4070c0:	mov	x0, x20
  4070c4:	b	4070d4 <__fxstatat@plt+0x57a4>
  4070c8:	ldr	x0, [x21]
  4070cc:	b	4070d4 <__fxstatat@plt+0x57a4>
  4070d0:	mov	x0, xzr
  4070d4:	ldp	x20, x19, [sp, #32]
  4070d8:	ldr	x21, [sp, #16]
  4070dc:	ldp	x29, x30, [sp], #48
  4070e0:	ret
  4070e4:	bl	401790 <abort@plt>
  4070e8:	stp	x29, x30, [sp, #-16]!
  4070ec:	ldr	x8, [x0, #32]
  4070f0:	mov	x29, sp
  4070f4:	cbz	x8, 407110 <__fxstatat@plt+0x57e0>
  4070f8:	ldp	x8, x9, [x0]
  4070fc:	cmp	x8, x9
  407100:	b.cs	40711c <__fxstatat@plt+0x57ec>  // b.hs, b.nlast
  407104:	ldr	x0, [x8], #16
  407108:	cbz	x0, 4070fc <__fxstatat@plt+0x57cc>
  40710c:	b	407114 <__fxstatat@plt+0x57e4>
  407110:	mov	x0, xzr
  407114:	ldp	x29, x30, [sp], #16
  407118:	ret
  40711c:	bl	401790 <abort@plt>
  407120:	stp	x29, x30, [sp, #-32]!
  407124:	stp	x20, x19, [sp, #16]
  407128:	ldr	x8, [x0, #16]
  40712c:	ldr	x9, [x0, #48]
  407130:	mov	x19, x0
  407134:	mov	x20, x1
  407138:	mov	x0, x1
  40713c:	mov	x1, x8
  407140:	mov	x29, sp
  407144:	blr	x9
  407148:	ldr	x8, [x19, #16]
  40714c:	cmp	x0, x8
  407150:	b.cs	4071ac <__fxstatat@plt+0x587c>  // b.hs, b.nlast
  407154:	ldr	x8, [x19]
  407158:	add	x9, x8, x0, lsl #4
  40715c:	ldp	x10, x9, [x9]
  407160:	cmp	x10, x20
  407164:	b.eq	407170 <__fxstatat@plt+0x5840>  // b.none
  407168:	cbnz	x9, 40715c <__fxstatat@plt+0x582c>
  40716c:	b	40717c <__fxstatat@plt+0x584c>
  407170:	cbz	x9, 40717c <__fxstatat@plt+0x584c>
  407174:	ldr	x0, [x9]
  407178:	b	4071a0 <__fxstatat@plt+0x5870>
  40717c:	ldr	x9, [x19, #8]
  407180:	add	x8, x8, x0, lsl #4
  407184:	add	x8, x8, #0x10
  407188:	cmp	x8, x9
  40718c:	b.cs	40719c <__fxstatat@plt+0x586c>  // b.hs, b.nlast
  407190:	ldr	x0, [x8], #16
  407194:	cbz	x0, 407188 <__fxstatat@plt+0x5858>
  407198:	b	4071a0 <__fxstatat@plt+0x5870>
  40719c:	mov	x0, xzr
  4071a0:	ldp	x20, x19, [sp, #16]
  4071a4:	ldp	x29, x30, [sp], #32
  4071a8:	ret
  4071ac:	bl	401790 <abort@plt>
  4071b0:	ldp	x9, x10, [x0]
  4071b4:	cmp	x9, x10
  4071b8:	b.cs	407210 <__fxstatat@plt+0x58e0>  // b.hs, b.nlast
  4071bc:	mov	x11, xzr
  4071c0:	ldr	x8, [x9]
  4071c4:	cbz	x8, 4071f8 <__fxstatat@plt+0x58c8>
  4071c8:	cbz	x9, 4071f8 <__fxstatat@plt+0x58c8>
  4071cc:	mov	x10, x9
  4071d0:	cmp	x11, x2
  4071d4:	b.cs	407218 <__fxstatat@plt+0x58e8>  // b.hs, b.nlast
  4071d8:	ldr	x8, [x10]
  4071dc:	str	x8, [x1, x11, lsl #3]
  4071e0:	ldr	x10, [x10, #8]
  4071e4:	add	x8, x11, #0x1
  4071e8:	mov	x11, x8
  4071ec:	cbnz	x10, 4071d0 <__fxstatat@plt+0x58a0>
  4071f0:	ldr	x10, [x0, #8]
  4071f4:	b	4071fc <__fxstatat@plt+0x58cc>
  4071f8:	mov	x8, x11
  4071fc:	add	x9, x9, #0x10
  407200:	cmp	x9, x10
  407204:	mov	x11, x8
  407208:	b.cc	4071c0 <__fxstatat@plt+0x5890>  // b.lo, b.ul, b.last
  40720c:	b	40721c <__fxstatat@plt+0x58ec>
  407210:	mov	x8, xzr
  407214:	b	40721c <__fxstatat@plt+0x58ec>
  407218:	mov	x8, x11
  40721c:	mov	x0, x8
  407220:	ret
  407224:	stp	x29, x30, [sp, #-64]!
  407228:	stp	x24, x23, [sp, #16]
  40722c:	stp	x22, x21, [sp, #32]
  407230:	stp	x20, x19, [sp, #48]
  407234:	ldp	x23, x8, [x0]
  407238:	mov	x29, sp
  40723c:	cmp	x23, x8
  407240:	b.cs	4072a4 <__fxstatat@plt+0x5974>  // b.hs, b.nlast
  407244:	mov	x19, x2
  407248:	mov	x20, x0
  40724c:	mov	x21, x1
  407250:	mov	x22, xzr
  407254:	ldr	x0, [x23]
  407258:	cbz	x0, 407294 <__fxstatat@plt+0x5964>
  40725c:	cbz	x23, 407294 <__fxstatat@plt+0x5964>
  407260:	mov	x1, x19
  407264:	blr	x21
  407268:	tbz	w0, #0, 4072a8 <__fxstatat@plt+0x5978>
  40726c:	mov	x24, x23
  407270:	ldr	x24, [x24, #8]
  407274:	add	x22, x22, #0x1
  407278:	cbz	x24, 407290 <__fxstatat@plt+0x5960>
  40727c:	ldr	x0, [x24]
  407280:	mov	x1, x19
  407284:	blr	x21
  407288:	tbnz	w0, #0, 407270 <__fxstatat@plt+0x5940>
  40728c:	b	4072a8 <__fxstatat@plt+0x5978>
  407290:	ldr	x8, [x20, #8]
  407294:	add	x23, x23, #0x10
  407298:	cmp	x23, x8
  40729c:	b.cc	407254 <__fxstatat@plt+0x5924>  // b.lo, b.ul, b.last
  4072a0:	b	4072a8 <__fxstatat@plt+0x5978>
  4072a4:	mov	x22, xzr
  4072a8:	mov	x0, x22
  4072ac:	ldp	x20, x19, [sp, #48]
  4072b0:	ldp	x22, x21, [sp, #32]
  4072b4:	ldp	x24, x23, [sp, #16]
  4072b8:	ldp	x29, x30, [sp], #64
  4072bc:	ret
  4072c0:	ldrb	w9, [x0]
  4072c4:	cbz	w9, 4072f4 <__fxstatat@plt+0x59c4>
  4072c8:	mov	x8, x0
  4072cc:	mov	x0, xzr
  4072d0:	add	x8, x8, #0x1
  4072d4:	lsl	x10, x0, #5
  4072d8:	sub	x10, x10, x0
  4072dc:	add	x10, x10, w9, uxtb
  4072e0:	ldrb	w9, [x8], #1
  4072e4:	udiv	x11, x10, x1
  4072e8:	msub	x0, x11, x1, x10
  4072ec:	cbnz	w9, 4072d4 <__fxstatat@plt+0x59a4>
  4072f0:	ret
  4072f4:	mov	x0, xzr
  4072f8:	ret
  4072fc:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  407300:	add	x8, x8, #0x638
  407304:	ldr	w9, [x8, #16]
  407308:	ldr	q0, [x8]
  40730c:	str	w9, [x0, #16]
  407310:	str	q0, [x0]
  407314:	ret
  407318:	stp	x29, x30, [sp, #-64]!
  40731c:	adrp	x8, 407000 <__fxstatat@plt+0x56d0>
  407320:	add	x8, x8, #0x3ec
  407324:	cmp	x2, #0x0
  407328:	adrp	x9, 407000 <__fxstatat@plt+0x56d0>
  40732c:	stp	x24, x23, [sp, #16]
  407330:	stp	x22, x21, [sp, #32]
  407334:	mov	x21, x0
  407338:	add	x9, x9, #0x3fc
  40733c:	csel	x23, x8, x2, eq  // eq = none
  407340:	cmp	x3, #0x0
  407344:	mov	w0, #0x50                  	// #80
  407348:	stp	x20, x19, [sp, #48]
  40734c:	mov	x29, sp
  407350:	mov	x19, x4
  407354:	mov	x22, x1
  407358:	csel	x24, x9, x3, eq  // eq = none
  40735c:	bl	401680 <malloc@plt>
  407360:	mov	x20, x0
  407364:	cbz	x0, 4073d4 <__fxstatat@plt+0x5aa4>
  407368:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  40736c:	add	x8, x8, #0x638
  407370:	cmp	x22, #0x0
  407374:	csel	x22, x8, x22, eq  // eq = none
  407378:	mov	x0, x20
  40737c:	str	x22, [x20, #40]
  407380:	bl	407408 <__fxstatat@plt+0x5ad8>
  407384:	tbz	w0, #0, 4073c8 <__fxstatat@plt+0x5a98>
  407388:	mov	x0, x21
  40738c:	mov	x1, x22
  407390:	bl	40749c <__fxstatat@plt+0x5b6c>
  407394:	str	x0, [x20, #16]
  407398:	cbz	x0, 4073c8 <__fxstatat@plt+0x5a98>
  40739c:	mov	w1, #0x10                  	// #16
  4073a0:	mov	x21, x0
  4073a4:	bl	404d98 <__fxstatat@plt+0x3468>
  4073a8:	str	x0, [x20]
  4073ac:	cbz	x0, 4073c8 <__fxstatat@plt+0x5a98>
  4073b0:	add	x8, x0, x21, lsl #4
  4073b4:	stp	xzr, xzr, [x20, #24]
  4073b8:	stp	x23, x24, [x20, #48]
  4073bc:	str	x8, [x20, #8]
  4073c0:	stp	x19, xzr, [x20, #64]
  4073c4:	b	4073d4 <__fxstatat@plt+0x5aa4>
  4073c8:	mov	x0, x20
  4073cc:	bl	401810 <free@plt>
  4073d0:	mov	x20, xzr
  4073d4:	mov	x0, x20
  4073d8:	ldp	x20, x19, [sp, #48]
  4073dc:	ldp	x22, x21, [sp, #32]
  4073e0:	ldp	x24, x23, [sp, #16]
  4073e4:	ldp	x29, x30, [sp], #64
  4073e8:	ret
  4073ec:	ror	x8, x0, #3
  4073f0:	udiv	x9, x8, x1
  4073f4:	msub	x0, x9, x1, x8
  4073f8:	ret
  4073fc:	cmp	x0, x1
  407400:	cset	w0, eq  // eq = none
  407404:	ret
  407408:	ldr	x8, [x0, #40]
  40740c:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  407410:	add	x9, x9, #0x638
  407414:	cmp	x8, x9
  407418:	b.eq	407484 <__fxstatat@plt+0x5b54>  // b.none
  40741c:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  407420:	ldr	s0, [x8, #8]
  407424:	ldr	s1, [x10, #1472]
  407428:	fcmp	s0, s1
  40742c:	b.le	40748c <__fxstatat@plt+0x5b5c>
  407430:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  407434:	ldr	s2, [x10, #1476]
  407438:	fcmp	s0, s2
  40743c:	b.pl	40748c <__fxstatat@plt+0x5b5c>  // b.nfrst
  407440:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  407444:	ldr	s2, [x8, #12]
  407448:	ldr	s3, [x10, #1480]
  40744c:	fcmp	s2, s3
  407450:	b.le	40748c <__fxstatat@plt+0x5b5c>
  407454:	ldr	s2, [x8]
  407458:	fcmp	s2, #0.0
  40745c:	b.lt	40748c <__fxstatat@plt+0x5b5c>  // b.tstop
  407460:	fadd	s1, s2, s1
  407464:	fcmp	s1, s0
  407468:	b.pl	40748c <__fxstatat@plt+0x5b5c>  // b.nfrst
  40746c:	ldr	s0, [x8, #4]
  407470:	fmov	s2, #1.000000000000000000e+00
  407474:	fcmp	s0, s2
  407478:	b.hi	40748c <__fxstatat@plt+0x5b5c>  // b.pmore
  40747c:	fcmp	s1, s0
  407480:	b.pl	40748c <__fxstatat@plt+0x5b5c>  // b.nfrst
  407484:	mov	w8, #0x1                   	// #1
  407488:	b	407494 <__fxstatat@plt+0x5b64>
  40748c:	mov	w8, wzr
  407490:	str	x9, [x0, #40]
  407494:	mov	w0, w8
  407498:	ret
  40749c:	ldrb	w8, [x1, #16]
  4074a0:	cbnz	w8, 4074c4 <__fxstatat@plt+0x5b94>
  4074a4:	ldr	s0, [x1, #8]
  4074a8:	ucvtf	s1, x0
  4074ac:	mov	w8, #0x5f800000            	// #1602224128
  4074b0:	fdiv	s0, s1, s0
  4074b4:	fmov	s1, w8
  4074b8:	fcmp	s0, s1
  4074bc:	b.ge	407538 <__fxstatat@plt+0x5c08>  // b.tcont
  4074c0:	fcvtzu	x0, s0
  4074c4:	cmp	x0, #0xa
  4074c8:	mov	w8, #0xa                   	// #10
  4074cc:	csel	x8, x0, x8, hi  // hi = pmore
  4074d0:	orr	x0, x8, #0x1
  4074d4:	cmn	x0, #0x1
  4074d8:	b.eq	407538 <__fxstatat@plt+0x5c08>  // b.none
  4074dc:	cmp	x0, #0xa
  4074e0:	b.cc	407518 <__fxstatat@plt+0x5be8>  // b.lo, b.ul, b.last
  4074e4:	mov	w9, #0xc                   	// #12
  4074e8:	mov	w10, #0x9                   	// #9
  4074ec:	mov	w8, #0x3                   	// #3
  4074f0:	udiv	x11, x0, x8
  4074f4:	msub	x11, x11, x8, x0
  4074f8:	cbz	x11, 40751c <__fxstatat@plt+0x5bec>
  4074fc:	add	x10, x10, x9
  407500:	add	x10, x10, #0x4
  407504:	add	x8, x8, #0x2
  407508:	cmp	x10, x0
  40750c:	add	x9, x9, #0x8
  407510:	b.cc	4074f0 <__fxstatat@plt+0x5bc0>  // b.lo, b.ul, b.last
  407514:	b	40751c <__fxstatat@plt+0x5bec>
  407518:	mov	w8, #0x3                   	// #3
  40751c:	udiv	x9, x0, x8
  407520:	msub	x8, x9, x8, x0
  407524:	cbnz	x8, 407530 <__fxstatat@plt+0x5c00>
  407528:	add	x0, x0, #0x2
  40752c:	b	4074d4 <__fxstatat@plt+0x5ba4>
  407530:	lsr	x8, x0, #60
  407534:	cbz	x8, 40753c <__fxstatat@plt+0x5c0c>
  407538:	mov	x0, xzr
  40753c:	ret
  407540:	stp	x29, x30, [sp, #-48]!
  407544:	str	x21, [sp, #16]
  407548:	stp	x20, x19, [sp, #32]
  40754c:	ldp	x20, x8, [x0]
  407550:	mov	x19, x0
  407554:	mov	x29, sp
  407558:	cmp	x20, x8
  40755c:	b.cs	4075cc <__fxstatat@plt+0x5c9c>  // b.hs, b.nlast
  407560:	ldr	x9, [x20]
  407564:	cbz	x9, 4075c4 <__fxstatat@plt+0x5c94>
  407568:	ldr	x8, [x19, #64]
  40756c:	ldr	x21, [x20, #8]
  407570:	cmp	x8, #0x0
  407574:	cset	w9, ne  // ne = any
  407578:	cbz	x21, 4075b0 <__fxstatat@plt+0x5c80>
  40757c:	tbz	w9, #0, 40758c <__fxstatat@plt+0x5c5c>
  407580:	ldr	x0, [x21]
  407584:	blr	x8
  407588:	ldr	x8, [x19, #64]
  40758c:	str	xzr, [x21]
  407590:	ldr	x9, [x19, #72]
  407594:	ldr	x10, [x21, #8]
  407598:	cmp	x8, #0x0
  40759c:	str	x9, [x21, #8]
  4075a0:	str	x21, [x19, #72]
  4075a4:	cset	w9, ne  // ne = any
  4075a8:	mov	x21, x10
  4075ac:	cbnz	x10, 40757c <__fxstatat@plt+0x5c4c>
  4075b0:	cbz	w9, 4075bc <__fxstatat@plt+0x5c8c>
  4075b4:	ldr	x0, [x20]
  4075b8:	blr	x8
  4075bc:	stp	xzr, xzr, [x20]
  4075c0:	ldr	x8, [x19, #8]
  4075c4:	add	x20, x20, #0x10
  4075c8:	b	407558 <__fxstatat@plt+0x5c28>
  4075cc:	stp	xzr, xzr, [x19, #24]
  4075d0:	ldp	x20, x19, [sp, #32]
  4075d4:	ldr	x21, [sp, #16]
  4075d8:	ldp	x29, x30, [sp], #48
  4075dc:	ret
  4075e0:	stp	x29, x30, [sp, #-48]!
  4075e4:	stp	x20, x19, [sp, #32]
  4075e8:	ldr	x8, [x0, #64]
  4075ec:	mov	x19, x0
  4075f0:	str	x21, [sp, #16]
  4075f4:	mov	x29, sp
  4075f8:	cbz	x8, 40764c <__fxstatat@plt+0x5d1c>
  4075fc:	ldr	x8, [x19, #32]
  407600:	cbz	x8, 40764c <__fxstatat@plt+0x5d1c>
  407604:	ldp	x20, x8, [x19]
  407608:	cmp	x20, x8
  40760c:	b.cs	40764c <__fxstatat@plt+0x5d1c>  // b.hs, b.nlast
  407610:	ldr	x0, [x20]
  407614:	cbz	x0, 407644 <__fxstatat@plt+0x5d14>
  407618:	cbz	x20, 407644 <__fxstatat@plt+0x5d14>
  40761c:	ldr	x8, [x19, #64]
  407620:	blr	x8
  407624:	ldr	x21, [x20, #8]
  407628:	cbz	x21, 407640 <__fxstatat@plt+0x5d10>
  40762c:	ldr	x0, [x21]
  407630:	ldr	x8, [x19, #64]
  407634:	blr	x8
  407638:	ldr	x21, [x21, #8]
  40763c:	cbnz	x21, 40762c <__fxstatat@plt+0x5cfc>
  407640:	ldr	x8, [x19, #8]
  407644:	add	x20, x20, #0x10
  407648:	b	407608 <__fxstatat@plt+0x5cd8>
  40764c:	ldp	x20, x8, [x19]
  407650:	cmp	x20, x8
  407654:	b.cs	40767c <__fxstatat@plt+0x5d4c>  // b.hs, b.nlast
  407658:	ldr	x0, [x20, #8]
  40765c:	cbz	x0, 407674 <__fxstatat@plt+0x5d44>
  407660:	ldr	x21, [x0, #8]
  407664:	bl	401810 <free@plt>
  407668:	mov	x0, x21
  40766c:	cbnz	x21, 407660 <__fxstatat@plt+0x5d30>
  407670:	ldr	x8, [x19, #8]
  407674:	add	x20, x20, #0x10
  407678:	b	407650 <__fxstatat@plt+0x5d20>
  40767c:	ldr	x0, [x19, #72]
  407680:	cbz	x0, 407694 <__fxstatat@plt+0x5d64>
  407684:	ldr	x20, [x0, #8]
  407688:	bl	401810 <free@plt>
  40768c:	mov	x0, x20
  407690:	cbnz	x20, 407684 <__fxstatat@plt+0x5d54>
  407694:	ldr	x0, [x19]
  407698:	bl	401810 <free@plt>
  40769c:	mov	x0, x19
  4076a0:	ldp	x20, x19, [sp, #32]
  4076a4:	ldr	x21, [sp, #16]
  4076a8:	ldp	x29, x30, [sp], #48
  4076ac:	b	401810 <free@plt>
  4076b0:	sub	sp, sp, #0x70
  4076b4:	stp	x29, x30, [sp, #80]
  4076b8:	stp	x20, x19, [sp, #96]
  4076bc:	ldr	x8, [x0, #40]
  4076c0:	mov	x19, x0
  4076c4:	mov	x0, x1
  4076c8:	add	x29, sp, #0x50
  4076cc:	mov	x1, x8
  4076d0:	bl	40749c <__fxstatat@plt+0x5b6c>
  4076d4:	cbz	x0, 407758 <__fxstatat@plt+0x5e28>
  4076d8:	ldr	x8, [x19, #16]
  4076dc:	mov	x20, x0
  4076e0:	cmp	x0, x8
  4076e4:	b.eq	407754 <__fxstatat@plt+0x5e24>  // b.none
  4076e8:	mov	w1, #0x10                  	// #16
  4076ec:	mov	x0, x20
  4076f0:	bl	404d98 <__fxstatat@plt+0x3468>
  4076f4:	str	x0, [sp]
  4076f8:	cbz	x0, 407758 <__fxstatat@plt+0x5e28>
  4076fc:	add	x8, x0, x20, lsl #4
  407700:	stp	x8, x20, [sp, #8]
  407704:	stp	xzr, xzr, [sp, #24]
  407708:	ldur	q0, [x19, #40]
  40770c:	mov	x0, sp
  407710:	mov	x1, x19
  407714:	mov	w2, wzr
  407718:	stur	q0, [sp, #40]
  40771c:	ldur	q0, [x19, #56]
  407720:	stur	q0, [sp, #56]
  407724:	ldr	x8, [x19, #72]
  407728:	str	x8, [sp, #72]
  40772c:	bl	4077ac <__fxstatat@plt+0x5e7c>
  407730:	tbz	w0, #0, 407768 <__fxstatat@plt+0x5e38>
  407734:	ldr	x0, [x19]
  407738:	bl	401810 <free@plt>
  40773c:	ldr	q0, [sp]
  407740:	str	q0, [x19]
  407744:	ldr	q0, [sp, #16]
  407748:	str	q0, [x19, #16]
  40774c:	ldr	x8, [sp, #72]
  407750:	str	x8, [x19, #72]
  407754:	mov	w0, #0x1                   	// #1
  407758:	ldp	x20, x19, [sp, #96]
  40775c:	ldp	x29, x30, [sp, #80]
  407760:	add	sp, sp, #0x70
  407764:	ret
  407768:	ldr	x8, [sp, #72]
  40776c:	mov	x1, sp
  407770:	mov	w2, #0x1                   	// #1
  407774:	mov	x0, x19
  407778:	str	x8, [x19, #72]
  40777c:	bl	4077ac <__fxstatat@plt+0x5e7c>
  407780:	tbz	w0, #0, 4077a8 <__fxstatat@plt+0x5e78>
  407784:	mov	x1, sp
  407788:	mov	x0, x19
  40778c:	mov	w2, wzr
  407790:	bl	4077ac <__fxstatat@plt+0x5e7c>
  407794:	tbz	w0, #0, 4077a8 <__fxstatat@plt+0x5e78>
  407798:	ldr	x0, [sp]
  40779c:	bl	401810 <free@plt>
  4077a0:	mov	w0, wzr
  4077a4:	b	407758 <__fxstatat@plt+0x5e28>
  4077a8:	bl	401790 <abort@plt>
  4077ac:	stp	x29, x30, [sp, #-80]!
  4077b0:	stp	x26, x25, [sp, #16]
  4077b4:	stp	x24, x23, [sp, #32]
  4077b8:	stp	x22, x21, [sp, #48]
  4077bc:	stp	x20, x19, [sp, #64]
  4077c0:	ldp	x24, x8, [x1]
  4077c4:	mov	x29, sp
  4077c8:	cmp	x24, x8
  4077cc:	b.cs	4078fc <__fxstatat@plt+0x5fcc>  // b.hs, b.nlast
  4077d0:	mov	w19, w2
  4077d4:	mov	x20, x1
  4077d8:	mov	x21, x0
  4077dc:	add	x25, x0, #0x48
  4077e0:	ldr	x22, [x24]
  4077e4:	cbz	x22, 4078ec <__fxstatat@plt+0x5fbc>
  4077e8:	ldr	x23, [x24, #8]
  4077ec:	cbz	x23, 40785c <__fxstatat@plt+0x5f2c>
  4077f0:	ldr	x1, [x21, #16]
  4077f4:	ldr	x22, [x23]
  4077f8:	ldr	x8, [x21, #48]
  4077fc:	mov	x0, x22
  407800:	blr	x8
  407804:	ldr	x1, [x21, #16]
  407808:	cmp	x0, x1
  40780c:	b.cs	407918 <__fxstatat@plt+0x5fe8>  // b.hs, b.nlast
  407810:	ldr	x8, [x21]
  407814:	add	x9, x8, x0, lsl #4
  407818:	ldr	x10, [x9]
  40781c:	ldr	x8, [x23, #8]
  407820:	cbz	x10, 40782c <__fxstatat@plt+0x5efc>
  407824:	add	x9, x9, #0x8
  407828:	b	407844 <__fxstatat@plt+0x5f14>
  40782c:	str	x22, [x9]
  407830:	ldr	x9, [x21, #24]
  407834:	add	x9, x9, #0x1
  407838:	str	x9, [x21, #24]
  40783c:	mov	x9, x25
  407840:	str	xzr, [x23]
  407844:	ldr	x10, [x9]
  407848:	str	x10, [x23, #8]
  40784c:	str	x23, [x9]
  407850:	mov	x23, x8
  407854:	cbnz	x8, 4077f4 <__fxstatat@plt+0x5ec4>
  407858:	ldr	x22, [x24]
  40785c:	str	xzr, [x24, #8]
  407860:	tbnz	w19, #0, 4078ec <__fxstatat@plt+0x5fbc>
  407864:	ldr	x8, [x21, #48]
  407868:	ldr	x1, [x21, #16]
  40786c:	mov	x0, x22
  407870:	blr	x8
  407874:	ldr	x8, [x21, #16]
  407878:	cmp	x0, x8
  40787c:	b.cs	407918 <__fxstatat@plt+0x5fe8>  // b.hs, b.nlast
  407880:	ldr	x26, [x21]
  407884:	mov	x23, x0
  407888:	add	x8, x26, x0, lsl #4
  40788c:	ldr	x9, [x8]
  407890:	cbz	x9, 4078a8 <__fxstatat@plt+0x5f78>
  407894:	ldr	x0, [x25]
  407898:	cbz	x0, 4078bc <__fxstatat@plt+0x5f8c>
  40789c:	ldr	x8, [x0, #8]
  4078a0:	str	x8, [x25]
  4078a4:	b	4078c8 <__fxstatat@plt+0x5f98>
  4078a8:	str	x22, [x8]
  4078ac:	ldr	x8, [x21, #24]
  4078b0:	add	x8, x8, #0x1
  4078b4:	str	x8, [x21, #24]
  4078b8:	b	4078dc <__fxstatat@plt+0x5fac>
  4078bc:	mov	w0, #0x10                  	// #16
  4078c0:	bl	401680 <malloc@plt>
  4078c4:	cbz	x0, 407900 <__fxstatat@plt+0x5fd0>
  4078c8:	str	x22, [x0]
  4078cc:	add	x8, x26, x23, lsl #4
  4078d0:	ldr	x9, [x8, #8]
  4078d4:	str	x9, [x0, #8]
  4078d8:	str	x0, [x8, #8]
  4078dc:	str	xzr, [x24]
  4078e0:	ldr	x8, [x20, #24]
  4078e4:	sub	x8, x8, #0x1
  4078e8:	str	x8, [x20, #24]
  4078ec:	ldr	x8, [x20, #8]
  4078f0:	add	x24, x24, #0x10
  4078f4:	cmp	x24, x8
  4078f8:	b.cc	4077e0 <__fxstatat@plt+0x5eb0>  // b.lo, b.ul, b.last
  4078fc:	mov	w0, #0x1                   	// #1
  407900:	ldp	x20, x19, [sp, #64]
  407904:	ldp	x22, x21, [sp, #48]
  407908:	ldp	x24, x23, [sp, #32]
  40790c:	ldp	x26, x25, [sp, #16]
  407910:	ldp	x29, x30, [sp], #80
  407914:	ret
  407918:	bl	401790 <abort@plt>
  40791c:	stp	x29, x30, [sp, #-48]!
  407920:	str	x21, [sp, #16]
  407924:	stp	x20, x19, [sp, #32]
  407928:	mov	x29, sp
  40792c:	cbz	x1, 407a80 <__fxstatat@plt+0x6150>
  407930:	mov	x21, x2
  407934:	add	x2, x29, #0x18
  407938:	mov	w3, wzr
  40793c:	mov	x20, x1
  407940:	mov	x19, x0
  407944:	bl	407a84 <__fxstatat@plt+0x6154>
  407948:	cbz	x0, 407960 <__fxstatat@plt+0x6030>
  40794c:	cbz	x21, 407a18 <__fxstatat@plt+0x60e8>
  407950:	mov	x8, x0
  407954:	mov	w0, wzr
  407958:	str	x8, [x21]
  40795c:	b	407a70 <__fxstatat@plt+0x6140>
  407960:	ldr	x8, [x19, #40]
  407964:	ldp	x10, x9, [x19, #16]
  407968:	ldr	s0, [x8, #8]
  40796c:	ucvtf	s2, x10
  407970:	ucvtf	s1, x9
  407974:	fmul	s0, s0, s2
  407978:	fcmp	s0, s1
  40797c:	b.pl	4079f8 <__fxstatat@plt+0x60c8>  // b.nfrst
  407980:	mov	x0, x19
  407984:	bl	407408 <__fxstatat@plt+0x5ad8>
  407988:	ldr	x8, [x19, #40]
  40798c:	ldp	x10, x9, [x19, #16]
  407990:	ldr	s0, [x8, #8]
  407994:	ucvtf	s1, x10
  407998:	ucvtf	s2, x9
  40799c:	fmul	s3, s0, s1
  4079a0:	fcmp	s3, s2
  4079a4:	b.pl	4079f8 <__fxstatat@plt+0x60c8>  // b.nfrst
  4079a8:	ldr	s2, [x8, #12]
  4079ac:	ldrb	w8, [x8, #16]
  4079b0:	fmul	s1, s2, s1
  4079b4:	cmp	w8, #0x0
  4079b8:	fmul	s0, s0, s1
  4079bc:	mov	w8, #0x5f800000            	// #1602224128
  4079c0:	fcsel	s0, s0, s1, eq  // eq = none
  4079c4:	fmov	s1, w8
  4079c8:	fcmp	s0, s1
  4079cc:	b.ge	407a6c <__fxstatat@plt+0x613c>  // b.tcont
  4079d0:	fcvtzu	x1, s0
  4079d4:	mov	x0, x19
  4079d8:	bl	4076b0 <__fxstatat@plt+0x5d80>
  4079dc:	tbz	w0, #0, 407a6c <__fxstatat@plt+0x613c>
  4079e0:	add	x2, x29, #0x18
  4079e4:	mov	x0, x19
  4079e8:	mov	x1, x20
  4079ec:	mov	w3, wzr
  4079f0:	bl	407a84 <__fxstatat@plt+0x6154>
  4079f4:	cbnz	x0, 407a80 <__fxstatat@plt+0x6150>
  4079f8:	ldr	x21, [x29, #24]
  4079fc:	ldr	x8, [x21]
  407a00:	cbz	x8, 407a20 <__fxstatat@plt+0x60f0>
  407a04:	ldr	x0, [x19, #72]
  407a08:	cbz	x0, 407a3c <__fxstatat@plt+0x610c>
  407a0c:	ldr	x8, [x0, #8]
  407a10:	str	x8, [x19, #72]
  407a14:	b	407a48 <__fxstatat@plt+0x6118>
  407a18:	mov	w0, wzr
  407a1c:	b	407a70 <__fxstatat@plt+0x6140>
  407a20:	str	x20, [x21]
  407a24:	ldur	q0, [x19, #24]
  407a28:	mov	w0, #0x1                   	// #1
  407a2c:	dup	v1.2d, x0
  407a30:	add	v0.2d, v0.2d, v1.2d
  407a34:	stur	q0, [x19, #24]
  407a38:	b	407a70 <__fxstatat@plt+0x6140>
  407a3c:	mov	w0, #0x10                  	// #16
  407a40:	bl	401680 <malloc@plt>
  407a44:	cbz	x0, 407a6c <__fxstatat@plt+0x613c>
  407a48:	str	x20, [x0]
  407a4c:	ldr	x8, [x21, #8]
  407a50:	str	x8, [x0, #8]
  407a54:	str	x0, [x21, #8]
  407a58:	ldr	x8, [x19, #32]
  407a5c:	mov	w0, #0x1                   	// #1
  407a60:	add	x8, x8, #0x1
  407a64:	str	x8, [x19, #32]
  407a68:	b	407a70 <__fxstatat@plt+0x6140>
  407a6c:	mov	w0, #0xffffffff            	// #-1
  407a70:	ldp	x20, x19, [sp, #32]
  407a74:	ldr	x21, [sp, #16]
  407a78:	ldp	x29, x30, [sp], #48
  407a7c:	ret
  407a80:	bl	401790 <abort@plt>
  407a84:	stp	x29, x30, [sp, #-80]!
  407a88:	stp	x24, x23, [sp, #32]
  407a8c:	stp	x22, x21, [sp, #48]
  407a90:	stp	x20, x19, [sp, #64]
  407a94:	ldr	x8, [x0, #16]
  407a98:	ldr	x9, [x0, #48]
  407a9c:	mov	x20, x0
  407aa0:	mov	x19, x1
  407aa4:	mov	x0, x1
  407aa8:	mov	x1, x8
  407aac:	str	x25, [sp, #16]
  407ab0:	mov	x29, sp
  407ab4:	mov	w21, w3
  407ab8:	mov	x23, x2
  407abc:	blr	x9
  407ac0:	ldr	x8, [x20, #16]
  407ac4:	cmp	x0, x8
  407ac8:	b.cs	407bac <__fxstatat@plt+0x627c>  // b.hs, b.nlast
  407acc:	ldr	x25, [x20]
  407ad0:	mov	x22, x0
  407ad4:	add	x24, x25, x0, lsl #4
  407ad8:	str	x24, [x23]
  407adc:	ldr	x1, [x24]
  407ae0:	cbz	x1, 407b54 <__fxstatat@plt+0x6224>
  407ae4:	cmp	x1, x19
  407ae8:	b.eq	407b00 <__fxstatat@plt+0x61d0>  // b.none
  407aec:	ldr	x8, [x20, #56]
  407af0:	mov	x0, x19
  407af4:	blr	x8
  407af8:	tbz	w0, #0, 407b1c <__fxstatat@plt+0x61ec>
  407afc:	ldr	x19, [x24]
  407b00:	tbz	w21, #0, 407b90 <__fxstatat@plt+0x6260>
  407b04:	add	x8, x25, x22, lsl #4
  407b08:	ldr	x8, [x8, #8]
  407b0c:	cbz	x8, 407b5c <__fxstatat@plt+0x622c>
  407b10:	ldr	q0, [x8]
  407b14:	str	q0, [x24]
  407b18:	b	407b80 <__fxstatat@plt+0x6250>
  407b1c:	add	x22, x25, x22, lsl #4
  407b20:	ldr	x9, [x22, #8]!
  407b24:	cbz	x9, 407b54 <__fxstatat@plt+0x6224>
  407b28:	ldr	x1, [x9]
  407b2c:	cmp	x1, x19
  407b30:	b.eq	407b64 <__fxstatat@plt+0x6234>  // b.none
  407b34:	ldr	x8, [x20, #56]
  407b38:	mov	x0, x19
  407b3c:	blr	x8
  407b40:	ldr	x8, [x22]
  407b44:	tbnz	w0, #0, 407b70 <__fxstatat@plt+0x6240>
  407b48:	ldr	x9, [x8, #8]!
  407b4c:	mov	x22, x8
  407b50:	cbnz	x9, 407b28 <__fxstatat@plt+0x61f8>
  407b54:	mov	x19, xzr
  407b58:	b	407b90 <__fxstatat@plt+0x6260>
  407b5c:	str	xzr, [x24]
  407b60:	b	407b90 <__fxstatat@plt+0x6260>
  407b64:	mov	x8, x9
  407b68:	tbnz	w21, #0, 407b78 <__fxstatat@plt+0x6248>
  407b6c:	b	407b90 <__fxstatat@plt+0x6260>
  407b70:	ldr	x19, [x8]
  407b74:	tbz	w21, #0, 407b90 <__fxstatat@plt+0x6260>
  407b78:	ldr	x9, [x8, #8]
  407b7c:	str	x9, [x22]
  407b80:	str	xzr, [x8]
  407b84:	ldr	x9, [x20, #72]
  407b88:	str	x9, [x8, #8]
  407b8c:	str	x8, [x20, #72]
  407b90:	mov	x0, x19
  407b94:	ldp	x20, x19, [sp, #64]
  407b98:	ldp	x22, x21, [sp, #48]
  407b9c:	ldp	x24, x23, [sp, #32]
  407ba0:	ldr	x25, [sp, #16]
  407ba4:	ldp	x29, x30, [sp], #80
  407ba8:	ret
  407bac:	bl	401790 <abort@plt>
  407bb0:	stp	x29, x30, [sp, #-32]!
  407bb4:	mov	x29, sp
  407bb8:	add	x2, x29, #0x18
  407bbc:	str	x19, [sp, #16]
  407bc0:	mov	x19, x1
  407bc4:	bl	40791c <__fxstatat@plt+0x5fec>
  407bc8:	ldr	x8, [x29, #24]
  407bcc:	cmp	w0, #0x0
  407bd0:	csel	x8, x8, x19, eq  // eq = none
  407bd4:	ldr	x19, [sp, #16]
  407bd8:	cmn	w0, #0x1
  407bdc:	csel	x0, xzr, x8, eq  // eq = none
  407be0:	ldp	x29, x30, [sp], #32
  407be4:	ret
  407be8:	stp	x29, x30, [sp, #-48]!
  407bec:	mov	x29, sp
  407bf0:	add	x2, x29, #0x18
  407bf4:	mov	w3, #0x1                   	// #1
  407bf8:	str	x21, [sp, #16]
  407bfc:	stp	x20, x19, [sp, #32]
  407c00:	mov	x19, x0
  407c04:	bl	407a84 <__fxstatat@plt+0x6154>
  407c08:	mov	x20, x0
  407c0c:	cbz	x0, 407cbc <__fxstatat@plt+0x638c>
  407c10:	ldr	x8, [x19, #32]
  407c14:	sub	x8, x8, #0x1
  407c18:	str	x8, [x19, #32]
  407c1c:	ldr	x8, [x29, #24]
  407c20:	ldr	x8, [x8]
  407c24:	cbnz	x8, 407cbc <__fxstatat@plt+0x638c>
  407c28:	ldp	x10, x8, [x19, #16]
  407c2c:	ldr	x9, [x19, #40]
  407c30:	sub	x8, x8, #0x1
  407c34:	str	x8, [x19, #24]
  407c38:	ldr	s0, [x9]
  407c3c:	ucvtf	s2, x10
  407c40:	ucvtf	s1, x8
  407c44:	fmul	s0, s0, s2
  407c48:	fcmp	s0, s1
  407c4c:	b.le	407cbc <__fxstatat@plt+0x638c>
  407c50:	mov	x0, x19
  407c54:	bl	407408 <__fxstatat@plt+0x5ad8>
  407c58:	ldr	x8, [x19, #40]
  407c5c:	ldp	x10, x9, [x19, #16]
  407c60:	ldr	s1, [x8]
  407c64:	ucvtf	s0, x10
  407c68:	ucvtf	s2, x9
  407c6c:	fmul	s1, s1, s0
  407c70:	fcmp	s1, s2
  407c74:	b.le	407cbc <__fxstatat@plt+0x638c>
  407c78:	ldr	s1, [x8, #4]
  407c7c:	ldrb	w9, [x8, #16]
  407c80:	fmul	s0, s1, s0
  407c84:	cbnz	w9, 407c90 <__fxstatat@plt+0x6360>
  407c88:	ldr	s1, [x8, #8]
  407c8c:	fmul	s0, s0, s1
  407c90:	fcvtzu	x1, s0
  407c94:	mov	x0, x19
  407c98:	bl	4076b0 <__fxstatat@plt+0x5d80>
  407c9c:	tbnz	w0, #0, 407cbc <__fxstatat@plt+0x638c>
  407ca0:	ldr	x0, [x19, #72]
  407ca4:	cbz	x0, 407cb8 <__fxstatat@plt+0x6388>
  407ca8:	ldr	x21, [x0, #8]
  407cac:	bl	401810 <free@plt>
  407cb0:	mov	x0, x21
  407cb4:	cbnz	x21, 407ca8 <__fxstatat@plt+0x6378>
  407cb8:	str	xzr, [x19, #72]
  407cbc:	mov	x0, x20
  407cc0:	ldp	x20, x19, [sp, #32]
  407cc4:	ldr	x21, [sp, #16]
  407cc8:	ldp	x29, x30, [sp], #48
  407ccc:	ret
  407cd0:	mov	w8, #0x1                   	// #1
  407cd4:	dup	v0.4s, w1
  407cd8:	stp	wzr, wzr, [x0, #20]
  407cdc:	strb	w8, [x0, #28]
  407ce0:	str	q0, [x0]
  407ce4:	str	w1, [x0, #16]
  407ce8:	ret
  407cec:	ldrb	w0, [x0, #28]
  407cf0:	ret
  407cf4:	ldrb	w8, [x0, #28]
  407cf8:	ldr	w10, [x0, #20]
  407cfc:	eor	w9, w8, #0x1
  407d00:	add	w10, w10, w9
  407d04:	and	w11, w10, #0x3
  407d08:	ldr	w8, [x0, w11, uxtw #2]
  407d0c:	str	w1, [x0, w11, uxtw #2]
  407d10:	ldr	w12, [x0, #24]
  407d14:	str	w11, [x0, #20]
  407d18:	cmp	w11, w12
  407d1c:	b.ne	407d2c <__fxstatat@plt+0x63fc>  // b.any
  407d20:	add	w9, w10, w9
  407d24:	and	w9, w9, #0x3
  407d28:	str	w9, [x0, #24]
  407d2c:	strb	wzr, [x0, #28]
  407d30:	mov	w0, w8
  407d34:	ret
  407d38:	stp	x29, x30, [sp, #-16]!
  407d3c:	ldrb	w8, [x0, #28]
  407d40:	mov	x29, sp
  407d44:	cbnz	w8, 407d84 <__fxstatat@plt+0x6454>
  407d48:	ldp	w10, w9, [x0, #16]
  407d4c:	ldr	w8, [x0, x9, lsl #2]
  407d50:	str	w10, [x0, x9, lsl #2]
  407d54:	ldp	w9, w10, [x0, #20]
  407d58:	cmp	w9, w10
  407d5c:	b.ne	407d6c <__fxstatat@plt+0x643c>  // b.any
  407d60:	mov	w9, #0x1                   	// #1
  407d64:	strb	w9, [x0, #28]
  407d68:	b	407d78 <__fxstatat@plt+0x6448>
  407d6c:	sub	w9, w9, #0x1
  407d70:	and	w9, w9, #0x3
  407d74:	str	w9, [x0, #20]
  407d78:	mov	w0, w8
  407d7c:	ldp	x29, x30, [sp], #16
  407d80:	ret
  407d84:	bl	401790 <abort@plt>
  407d88:	stp	x29, x30, [sp, #-16]!
  407d8c:	mov	w0, #0xe                   	// #14
  407d90:	mov	x29, sp
  407d94:	bl	401670 <nl_langinfo@plt>
  407d98:	adrp	x8, 408000 <__fxstatat@plt+0x66d0>
  407d9c:	add	x8, x8, #0x7a6
  407da0:	cmp	x0, #0x0
  407da4:	csel	x8, x8, x0, eq  // eq = none
  407da8:	ldrb	w9, [x8]
  407dac:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  407db0:	add	x10, x10, #0x64c
  407db4:	cmp	w9, #0x0
  407db8:	csel	x0, x10, x8, eq  // eq = none
  407dbc:	ldp	x29, x30, [sp], #16
  407dc0:	ret
  407dc4:	sub	sp, sp, #0xe0
  407dc8:	stp	x29, x30, [sp, #208]
  407dcc:	add	x29, sp, #0xd0
  407dd0:	stp	x3, x4, [x29, #-72]
  407dd4:	stp	x5, x6, [x29, #-56]
  407dd8:	stur	x7, [x29, #-40]
  407ddc:	stp	q1, q2, [sp, #16]
  407de0:	stp	q3, q4, [sp, #48]
  407de4:	str	q0, [sp]
  407de8:	stp	q5, q6, [sp, #80]
  407dec:	str	q7, [sp, #112]
  407df0:	tbnz	w2, #6, 407dfc <__fxstatat@plt+0x64cc>
  407df4:	mov	w3, wzr
  407df8:	b	407e54 <__fxstatat@plt+0x6524>
  407dfc:	mov	x9, #0xffffffffffffffd8    	// #-40
  407e00:	mov	x11, sp
  407e04:	sub	x12, x29, #0x48
  407e08:	movk	x9, #0xff80, lsl #32
  407e0c:	add	x10, x29, #0x10
  407e10:	mov	x8, #0xffffffffffffffd8    	// #-40
  407e14:	add	x11, x11, #0x80
  407e18:	add	x12, x12, #0x28
  407e1c:	stp	x11, x9, [x29, #-16]
  407e20:	stp	x10, x12, [x29, #-32]
  407e24:	tbz	w8, #31, 407e44 <__fxstatat@plt+0x6514>
  407e28:	add	w9, w8, #0x8
  407e2c:	cmn	w8, #0x8
  407e30:	stur	w9, [x29, #-8]
  407e34:	b.gt	407e44 <__fxstatat@plt+0x6514>
  407e38:	ldur	x9, [x29, #-24]
  407e3c:	add	x8, x9, x8
  407e40:	b	407e50 <__fxstatat@plt+0x6520>
  407e44:	ldur	x8, [x29, #-32]
  407e48:	add	x9, x8, #0x8
  407e4c:	stur	x9, [x29, #-32]
  407e50:	ldr	w3, [x8]
  407e54:	bl	4018d0 <openat@plt>
  407e58:	bl	407ed8 <__fxstatat@plt+0x65a8>
  407e5c:	ldp	x29, x30, [sp, #208]
  407e60:	add	sp, sp, #0xe0
  407e64:	ret
  407e68:	stp	x29, x30, [sp, #-48]!
  407e6c:	mov	w8, #0x4900                	// #18688
  407e70:	movk	w8, #0x8, lsl #16
  407e74:	orr	w2, w2, w8
  407e78:	str	x21, [sp, #16]
  407e7c:	stp	x20, x19, [sp, #32]
  407e80:	mov	x29, sp
  407e84:	mov	x19, x3
  407e88:	bl	407dc4 <__fxstatat@plt+0x6494>
  407e8c:	tbnz	w0, #31, 407ea4 <__fxstatat@plt+0x6574>
  407e90:	mov	w20, w0
  407e94:	bl	401780 <fdopendir@plt>
  407e98:	cbz	x0, 407eac <__fxstatat@plt+0x657c>
  407e9c:	str	w20, [x19]
  407ea0:	b	407ec8 <__fxstatat@plt+0x6598>
  407ea4:	mov	x0, xzr
  407ea8:	b	407ec8 <__fxstatat@plt+0x6598>
  407eac:	bl	4018f0 <__errno_location@plt>
  407eb0:	ldr	w21, [x0]
  407eb4:	mov	x19, x0
  407eb8:	mov	w0, w20
  407ebc:	bl	401750 <close@plt>
  407ec0:	mov	x0, xzr
  407ec4:	str	w21, [x19]
  407ec8:	ldp	x20, x19, [sp, #32]
  407ecc:	ldr	x21, [sp, #16]
  407ed0:	ldp	x29, x30, [sp], #48
  407ed4:	ret
  407ed8:	stp	x29, x30, [sp, #-48]!
  407edc:	stp	x20, x19, [sp, #32]
  407ee0:	mov	w19, w0
  407ee4:	cmp	w0, #0x2
  407ee8:	stp	x22, x21, [sp, #16]
  407eec:	mov	x29, sp
  407ef0:	b.hi	407f20 <__fxstatat@plt+0x65f0>  // b.pmore
  407ef4:	mov	w0, w19
  407ef8:	bl	408358 <__fxstatat@plt+0x6a28>
  407efc:	mov	w20, w0
  407f00:	bl	4018f0 <__errno_location@plt>
  407f04:	ldr	w22, [x0]
  407f08:	mov	x21, x0
  407f0c:	mov	w0, w19
  407f10:	bl	401750 <close@plt>
  407f14:	str	w22, [x21]
  407f18:	mov	w0, w20
  407f1c:	b	407f24 <__fxstatat@plt+0x65f4>
  407f20:	mov	w0, w19
  407f24:	ldp	x20, x19, [sp, #32]
  407f28:	ldp	x22, x21, [sp, #16]
  407f2c:	ldp	x29, x30, [sp], #48
  407f30:	ret
  407f34:	stp	x29, x30, [sp, #-48]!
  407f38:	str	x21, [sp, #16]
  407f3c:	stp	x20, x19, [sp, #32]
  407f40:	mov	x29, sp
  407f44:	mov	x19, x0
  407f48:	bl	401650 <fileno@plt>
  407f4c:	tbnz	w0, #31, 407fb4 <__fxstatat@plt+0x6684>
  407f50:	mov	x0, x19
  407f54:	bl	4018a0 <__freading@plt>
  407f58:	cbz	w0, 407f78 <__fxstatat@plt+0x6648>
  407f5c:	mov	x0, x19
  407f60:	bl	401650 <fileno@plt>
  407f64:	mov	w2, #0x1                   	// #1
  407f68:	mov	x1, xzr
  407f6c:	bl	401630 <lseek@plt>
  407f70:	cmn	x0, #0x1
  407f74:	b.eq	407fb4 <__fxstatat@plt+0x6684>  // b.none
  407f78:	mov	x0, x19
  407f7c:	bl	408274 <__fxstatat@plt+0x6944>
  407f80:	cbz	w0, 407fb4 <__fxstatat@plt+0x6684>
  407f84:	bl	4018f0 <__errno_location@plt>
  407f88:	ldr	w21, [x0]
  407f8c:	mov	x20, x0
  407f90:	mov	x0, x19
  407f94:	bl	401660 <fclose@plt>
  407f98:	cbz	w21, 407fa4 <__fxstatat@plt+0x6674>
  407f9c:	mov	w0, #0xffffffff            	// #-1
  407fa0:	str	w21, [x20]
  407fa4:	ldp	x20, x19, [sp, #32]
  407fa8:	ldr	x21, [sp, #16]
  407fac:	ldp	x29, x30, [sp], #48
  407fb0:	ret
  407fb4:	mov	x0, x19
  407fb8:	ldp	x20, x19, [sp, #32]
  407fbc:	ldr	x21, [sp, #16]
  407fc0:	ldp	x29, x30, [sp], #48
  407fc4:	b	401660 <fclose@plt>
  407fc8:	sub	sp, sp, #0x100
  407fcc:	stp	x29, x30, [sp, #208]
  407fd0:	add	x29, sp, #0xd0
  407fd4:	mov	x8, #0xffffffffffffffd0    	// #-48
  407fd8:	mov	x9, sp
  407fdc:	sub	x10, x29, #0x50
  407fe0:	stp	x20, x19, [sp, #240]
  407fe4:	mov	w19, w0
  407fe8:	movk	x8, #0xff80, lsl #32
  407fec:	add	x11, x29, #0x30
  407ff0:	cmp	w1, #0xb
  407ff4:	add	x9, x9, #0x80
  407ff8:	add	x10, x10, #0x30
  407ffc:	stp	x22, x21, [sp, #224]
  408000:	stp	x2, x3, [x29, #-80]
  408004:	stp	x4, x5, [x29, #-64]
  408008:	stp	x6, x7, [x29, #-48]
  40800c:	stp	q1, q2, [sp, #16]
  408010:	stp	q3, q4, [sp, #48]
  408014:	str	q0, [sp]
  408018:	stp	q5, q6, [sp, #80]
  40801c:	str	q7, [sp, #112]
  408020:	stp	x9, x8, [x29, #-16]
  408024:	stp	x11, x10, [x29, #-32]
  408028:	b.hi	408074 <__fxstatat@plt+0x6744>  // b.pmore
  40802c:	mov	w8, #0x1                   	// #1
  408030:	lsl	w8, w8, w1
  408034:	mov	w9, #0x514                 	// #1300
  408038:	tst	w8, w9
  40803c:	b.ne	4080ac <__fxstatat@plt+0x677c>  // b.any
  408040:	mov	w9, #0xa0a                 	// #2570
  408044:	tst	w8, w9
  408048:	b.ne	4080a0 <__fxstatat@plt+0x6770>  // b.any
  40804c:	cbnz	w1, 408074 <__fxstatat@plt+0x6744>
  408050:	ldursw	x8, [x29, #-8]
  408054:	tbz	w8, #31, 408154 <__fxstatat@plt+0x6824>
  408058:	add	w9, w8, #0x8
  40805c:	cmn	w8, #0x8
  408060:	stur	w9, [x29, #-8]
  408064:	b.gt	408154 <__fxstatat@plt+0x6824>
  408068:	ldur	x9, [x29, #-24]
  40806c:	add	x8, x9, x8
  408070:	b	408160 <__fxstatat@plt+0x6830>
  408074:	sub	w8, w1, #0x400
  408078:	cmp	w8, #0xa
  40807c:	b.hi	408130 <__fxstatat@plt+0x6800>  // b.pmore
  408080:	mov	w9, #0x1                   	// #1
  408084:	lsl	w9, w9, w8
  408088:	mov	w10, #0x285                 	// #645
  40808c:	tst	w9, w10
  408090:	b.ne	4080ac <__fxstatat@plt+0x677c>  // b.any
  408094:	mov	w10, #0x502                 	// #1282
  408098:	tst	w9, w10
  40809c:	b.eq	408104 <__fxstatat@plt+0x67d4>  // b.none
  4080a0:	mov	w0, w19
  4080a4:	bl	401830 <fcntl@plt>
  4080a8:	b	4080e8 <__fxstatat@plt+0x67b8>
  4080ac:	ldursw	x8, [x29, #-8]
  4080b0:	tbz	w8, #31, 4080d0 <__fxstatat@plt+0x67a0>
  4080b4:	add	w9, w8, #0x8
  4080b8:	cmn	w8, #0x8
  4080bc:	stur	w9, [x29, #-8]
  4080c0:	b.gt	4080d0 <__fxstatat@plt+0x67a0>
  4080c4:	ldur	x9, [x29, #-24]
  4080c8:	add	x8, x9, x8
  4080cc:	b	4080dc <__fxstatat@plt+0x67ac>
  4080d0:	ldur	x8, [x29, #-32]
  4080d4:	add	x9, x8, #0x8
  4080d8:	stur	x9, [x29, #-32]
  4080dc:	ldr	w2, [x8]
  4080e0:	mov	w0, w19
  4080e4:	bl	401830 <fcntl@plt>
  4080e8:	mov	w20, w0
  4080ec:	mov	w0, w20
  4080f0:	ldp	x20, x19, [sp, #240]
  4080f4:	ldp	x22, x21, [sp, #224]
  4080f8:	ldp	x29, x30, [sp, #208]
  4080fc:	add	sp, sp, #0x100
  408100:	ret
  408104:	cmp	w8, #0x6
  408108:	b.ne	408130 <__fxstatat@plt+0x6800>  // b.any
  40810c:	ldursw	x8, [x29, #-8]
  408110:	tbz	w8, #31, 408170 <__fxstatat@plt+0x6840>
  408114:	add	w9, w8, #0x8
  408118:	cmn	w8, #0x8
  40811c:	stur	w9, [x29, #-8]
  408120:	b.gt	408170 <__fxstatat@plt+0x6840>
  408124:	ldur	x9, [x29, #-24]
  408128:	add	x8, x9, x8
  40812c:	b	40817c <__fxstatat@plt+0x684c>
  408130:	ldursw	x8, [x29, #-8]
  408134:	tbz	w8, #31, 4081dc <__fxstatat@plt+0x68ac>
  408138:	add	w9, w8, #0x8
  40813c:	cmn	w8, #0x8
  408140:	stur	w9, [x29, #-8]
  408144:	b.gt	4081dc <__fxstatat@plt+0x68ac>
  408148:	ldur	x9, [x29, #-24]
  40814c:	add	x8, x9, x8
  408150:	b	4081e8 <__fxstatat@plt+0x68b8>
  408154:	ldur	x8, [x29, #-32]
  408158:	add	x9, x8, #0x8
  40815c:	stur	x9, [x29, #-32]
  408160:	ldr	w2, [x8]
  408164:	mov	w0, w19
  408168:	mov	w1, wzr
  40816c:	b	4080e4 <__fxstatat@plt+0x67b4>
  408170:	ldur	x8, [x29, #-32]
  408174:	add	x9, x8, #0x8
  408178:	stur	x9, [x29, #-32]
  40817c:	adrp	x22, 41a000 <__fxstatat@plt+0x186d0>
  408180:	ldr	w9, [x22, #1056]
  408184:	ldr	w21, [x8]
  408188:	tbnz	w9, #31, 408204 <__fxstatat@plt+0x68d4>
  40818c:	mov	w1, #0x406                 	// #1030
  408190:	mov	w0, w19
  408194:	mov	w2, w21
  408198:	bl	401830 <fcntl@plt>
  40819c:	mov	w20, w0
  4081a0:	tbz	w0, #31, 4081f8 <__fxstatat@plt+0x68c8>
  4081a4:	bl	4018f0 <__errno_location@plt>
  4081a8:	ldr	w8, [x0]
  4081ac:	cmp	w8, #0x16
  4081b0:	b.ne	4081f8 <__fxstatat@plt+0x68c8>  // b.any
  4081b4:	mov	w0, w19
  4081b8:	mov	w1, wzr
  4081bc:	mov	w2, w21
  4081c0:	bl	401830 <fcntl@plt>
  4081c4:	mov	w20, w0
  4081c8:	tbnz	w0, #31, 4080ec <__fxstatat@plt+0x67bc>
  4081cc:	mov	w8, #0xffffffff            	// #-1
  4081d0:	str	w8, [x22, #1056]
  4081d4:	mov	w8, #0x1                   	// #1
  4081d8:	b	408224 <__fxstatat@plt+0x68f4>
  4081dc:	ldur	x8, [x29, #-32]
  4081e0:	add	x9, x8, #0x8
  4081e4:	stur	x9, [x29, #-32]
  4081e8:	ldr	x2, [x8]
  4081ec:	mov	w0, w19
  4081f0:	bl	401830 <fcntl@plt>
  4081f4:	b	4080e8 <__fxstatat@plt+0x67b8>
  4081f8:	mov	w8, #0x1                   	// #1
  4081fc:	str	w8, [x22, #1056]
  408200:	b	4080ec <__fxstatat@plt+0x67bc>
  408204:	mov	w0, w19
  408208:	mov	w1, wzr
  40820c:	mov	w2, w21
  408210:	bl	401830 <fcntl@plt>
  408214:	ldr	w8, [x22, #1056]
  408218:	mov	w20, w0
  40821c:	cmn	w8, #0x1
  408220:	cset	w8, eq  // eq = none
  408224:	cbz	w8, 4080ec <__fxstatat@plt+0x67bc>
  408228:	tbnz	w20, #31, 4080ec <__fxstatat@plt+0x67bc>
  40822c:	mov	w1, #0x1                   	// #1
  408230:	mov	w0, w20
  408234:	bl	401830 <fcntl@plt>
  408238:	tbnz	w0, #31, 408254 <__fxstatat@plt+0x6924>
  40823c:	orr	w2, w0, #0x1
  408240:	mov	w1, #0x2                   	// #2
  408244:	mov	w0, w20
  408248:	bl	401830 <fcntl@plt>
  40824c:	cmn	w0, #0x1
  408250:	b.ne	4080ec <__fxstatat@plt+0x67bc>  // b.any
  408254:	bl	4018f0 <__errno_location@plt>
  408258:	ldr	w21, [x0]
  40825c:	mov	x19, x0
  408260:	mov	w0, w20
  408264:	bl	401750 <close@plt>
  408268:	str	w21, [x19]
  40826c:	mov	w20, #0xffffffff            	// #-1
  408270:	b	4080ec <__fxstatat@plt+0x67bc>
  408274:	stp	x29, x30, [sp, #-32]!
  408278:	str	x19, [sp, #16]
  40827c:	mov	x19, x0
  408280:	mov	x29, sp
  408284:	cbz	x0, 4082ac <__fxstatat@plt+0x697c>
  408288:	mov	x0, x19
  40828c:	bl	4018a0 <__freading@plt>
  408290:	cbz	w0, 4082ac <__fxstatat@plt+0x697c>
  408294:	ldrb	w8, [x19, #1]
  408298:	tbz	w8, #0, 4082ac <__fxstatat@plt+0x697c>
  40829c:	mov	w2, #0x1                   	// #1
  4082a0:	mov	x0, x19
  4082a4:	mov	x1, xzr
  4082a8:	bl	4082bc <__fxstatat@plt+0x698c>
  4082ac:	mov	x0, x19
  4082b0:	ldr	x19, [sp, #16]
  4082b4:	ldp	x29, x30, [sp], #32
  4082b8:	b	401840 <fflush@plt>
  4082bc:	stp	x29, x30, [sp, #-48]!
  4082c0:	str	x21, [sp, #16]
  4082c4:	stp	x20, x19, [sp, #32]
  4082c8:	ldp	x9, x8, [x0, #8]
  4082cc:	mov	w20, w2
  4082d0:	mov	x19, x0
  4082d4:	mov	x21, x1
  4082d8:	cmp	x8, x9
  4082dc:	mov	x29, sp
  4082e0:	b.ne	4082f8 <__fxstatat@plt+0x69c8>  // b.any
  4082e4:	ldp	x9, x8, [x19, #32]
  4082e8:	cmp	x8, x9
  4082ec:	b.ne	4082f8 <__fxstatat@plt+0x69c8>  // b.any
  4082f0:	ldr	x8, [x19, #72]
  4082f4:	cbz	x8, 408314 <__fxstatat@plt+0x69e4>
  4082f8:	mov	x0, x19
  4082fc:	mov	x1, x21
  408300:	mov	w2, w20
  408304:	ldp	x20, x19, [sp, #32]
  408308:	ldr	x21, [sp, #16]
  40830c:	ldp	x29, x30, [sp], #48
  408310:	b	401800 <fseeko@plt>
  408314:	mov	x0, x19
  408318:	bl	401650 <fileno@plt>
  40831c:	mov	x1, x21
  408320:	mov	w2, w20
  408324:	bl	401630 <lseek@plt>
  408328:	cmn	x0, #0x1
  40832c:	b.eq	408348 <__fxstatat@plt+0x6a18>  // b.none
  408330:	ldr	w9, [x19]
  408334:	mov	x8, x0
  408338:	mov	w0, wzr
  40833c:	str	x8, [x19, #144]
  408340:	and	w9, w9, #0xffffffef
  408344:	str	w9, [x19]
  408348:	ldp	x20, x19, [sp, #32]
  40834c:	ldr	x21, [sp, #16]
  408350:	ldp	x29, x30, [sp], #48
  408354:	ret
  408358:	mov	w2, #0x3                   	// #3
  40835c:	mov	w1, wzr
  408360:	b	407fc8 <__fxstatat@plt+0x6698>
  408364:	nop
  408368:	stp	x29, x30, [sp, #-64]!
  40836c:	mov	x29, sp
  408370:	stp	x19, x20, [sp, #16]
  408374:	adrp	x20, 419000 <__fxstatat@plt+0x176d0>
  408378:	add	x20, x20, #0xdf0
  40837c:	stp	x21, x22, [sp, #32]
  408380:	adrp	x21, 419000 <__fxstatat@plt+0x176d0>
  408384:	add	x21, x21, #0xde8
  408388:	sub	x20, x20, x21
  40838c:	mov	w22, w0
  408390:	stp	x23, x24, [sp, #48]
  408394:	mov	x23, x1
  408398:	mov	x24, x2
  40839c:	bl	401530 <mbrtowc@plt-0x40>
  4083a0:	cmp	xzr, x20, asr #3
  4083a4:	b.eq	4083d0 <__fxstatat@plt+0x6aa0>  // b.none
  4083a8:	asr	x20, x20, #3
  4083ac:	mov	x19, #0x0                   	// #0
  4083b0:	ldr	x3, [x21, x19, lsl #3]
  4083b4:	mov	x2, x24
  4083b8:	add	x19, x19, #0x1
  4083bc:	mov	x1, x23
  4083c0:	mov	w0, w22
  4083c4:	blr	x3
  4083c8:	cmp	x20, x19
  4083cc:	b.ne	4083b0 <__fxstatat@plt+0x6a80>  // b.any
  4083d0:	ldp	x19, x20, [sp, #16]
  4083d4:	ldp	x21, x22, [sp, #32]
  4083d8:	ldp	x23, x24, [sp, #48]
  4083dc:	ldp	x29, x30, [sp], #64
  4083e0:	ret
  4083e4:	nop
  4083e8:	ret
  4083ec:	nop
  4083f0:	adrp	x2, 41a000 <__fxstatat@plt+0x186d0>
  4083f4:	mov	x1, #0x0                   	// #0
  4083f8:	ldr	x2, [x2, #496]
  4083fc:	b	401610 <__cxa_atexit@plt>
  408400:	mov	x2, x1
  408404:	mov	x1, x0
  408408:	mov	w0, #0x0                   	// #0
  40840c:	b	401900 <__xstat@plt>
  408410:	mov	x2, x1
  408414:	mov	w1, w0
  408418:	mov	w0, #0x0                   	// #0
  40841c:	b	401870 <__fxstat@plt>
  408420:	mov	x2, x1
  408424:	mov	x1, x0
  408428:	mov	w0, #0x0                   	// #0
  40842c:	b	401860 <__lxstat@plt>
  408430:	mov	x4, x1
  408434:	mov	x5, x2
  408438:	mov	w1, w0
  40843c:	mov	x2, x4
  408440:	mov	w0, #0x0                   	// #0
  408444:	mov	w4, w3
  408448:	mov	x3, x5
  40844c:	b	401930 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408450 <.fini>:
  408450:	stp	x29, x30, [sp, #-16]!
  408454:	mov	x29, sp
  408458:	ldp	x29, x30, [sp], #16
  40845c:	ret
