$date
	Sun Oct 23 08:30:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#384788
b1011 !
1"
#384790
b1011 &
b1011 %
1$
#384791
0"
#384794
b100010 &
b100010 %
#384798
b10001 &
b10001 %
#384802
b110100 &
b110100 %
#384806
b11010 &
b11010 %
#384810
b1101 &
b1101 %
#384814
b101000 &
b101000 %
#384818
b10100 &
b10100 %
#384822
b1010 &
b1010 %
#384826
b101 &
b101 %
#384830
b10000 &
b10000 %
#384834
b1000 &
b1000 %
#384838
b100 &
b100 %
#384842
b10 &
b10 %
#384846
b1 &
1#
b1 %
#384850
b0 &
b0 %
0#
0$
#1395490
b10100 &
b10100 %
1$
b10100 !
1"
#1395491
0"
#1395494
b1010 &
b1010 %
#1395498
b101 &
b101 %
#1395502
b10000 &
b10000 %
#1395506
b1000 &
b1000 %
#1395510
b100 &
b100 %
#1395514
b10 &
b10 %
#1395518
b1 &
1#
b1 %
#1395522
b0 &
b0 %
0#
0$
#2439353
b1101 !
1"
#2439354
b1101 &
b1101 %
1$
#2439355
0"
#2439358
b101000 &
b101000 %
#2439362
b10100 &
b10100 %
#2439366
b1010 &
b1010 %
#2439370
b101 &
b101 %
#2439374
b10000 &
b10000 %
#2439378
b1000 &
b1000 %
#2439382
b100 &
b100 %
#2439386
b10 &
b10 %
#2439390
b1 &
1#
b1 %
#2439394
b0 &
b0 %
0#
0$
#4500012
