ARM GAS  /tmp/ccY5771N.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_ltdc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Library/stm32f4xx_ltdc.c"
  20              		.section	.text.LTDC_DeInit,"ax",%progbits
  21              		.align	1
  22              		.global	LTDC_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	LTDC_DeInit:
  28              	.LFB123:
   1:./Library/stm32f4xx_ltdc.c **** /**
   2:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
   3:./Library/stm32f4xx_ltdc.c ****   * @file    stm32f4xx_ltdc.c
   4:./Library/stm32f4xx_ltdc.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_ltdc.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_ltdc.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_ltdc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_ltdc.c ****   *          functionalities of the LTDC controller (LTDC) peripheral:
   9:./Library/stm32f4xx_ltdc.c ****   *           + Initialization and configuration
  10:./Library/stm32f4xx_ltdc.c ****   *           + Interrupts and flags management
  11:./Library/stm32f4xx_ltdc.c ****   *           
  12:./Library/stm32f4xx_ltdc.c ****   *  @verbatim
  13:./Library/stm32f4xx_ltdc.c ****   
  14:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
  15:./Library/stm32f4xx_ltdc.c ****                       ##### How to use this driver #####
  16:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
  17:./Library/stm32f4xx_ltdc.c ****     [..]
  18:./Library/stm32f4xx_ltdc.c ****         (#) Enable LTDC clock using 
  19:./Library/stm32f4xx_ltdc.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE) function.
  20:./Library/stm32f4xx_ltdc.c ****         (#) Configures LTDC
  21:./Library/stm32f4xx_ltdc.c ****           (++) Configure the required Pixel clock following the panel datasheet
  22:./Library/stm32f4xx_ltdc.c ****           (++) Configure the Synchronous timings: VSYNC, HSYNC, Vertical and 
  23:./Library/stm32f4xx_ltdc.c ****               Horizontal back proch, active data area and the front proch 
  24:./Library/stm32f4xx_ltdc.c ****               timings 
  25:./Library/stm32f4xx_ltdc.c ****           (++) Configure the synchronous signals and clock polarity in the 
  26:./Library/stm32f4xx_ltdc.c ****               LTDC_GCR register
  27:./Library/stm32f4xx_ltdc.c ****         (#) Configures Layer1/2 parameters
  28:./Library/stm32f4xx_ltdc.c ****           (++) The Layer window horizontal and vertical position in the LTDC_LxWHPCR and 
  29:./Library/stm32f4xx_ltdc.c ****                LTDC_WVPCR registers. The layer window must be in the active data area.
  30:./Library/stm32f4xx_ltdc.c ****           (++) The pixel input format in the LTDC_LxPFCR register
ARM GAS  /tmp/ccY5771N.s 			page 2


  31:./Library/stm32f4xx_ltdc.c ****           (++) The color frame buffer start address in the LTDC_LxCFBAR register
  32:./Library/stm32f4xx_ltdc.c ****           (++) The line length and pitch of the color frame buffer in the 
  33:./Library/stm32f4xx_ltdc.c ****                LTDC_LxCFBLR register
  34:./Library/stm32f4xx_ltdc.c ****           (++) The number of lines of the color frame buffer in 
  35:./Library/stm32f4xx_ltdc.c ****                the LTDC_LxCFBLNR register
  36:./Library/stm32f4xx_ltdc.c ****           (++) if needed, load the CLUT with the RGB values and the address 
  37:./Library/stm32f4xx_ltdc.c ****                in the LTDC_LxCLUTWR register
  38:./Library/stm32f4xx_ltdc.c ****           (++) If needed, configure the default color and the blending factors 
  39:./Library/stm32f4xx_ltdc.c ****                respectively in the LTDC_LxDCCR and LTDC_LxBFCR registers 
  40:./Library/stm32f4xx_ltdc.c **** 
  41:./Library/stm32f4xx_ltdc.c ****           (++) If needed, Dithering and color keying can be enabled respectively 
  42:./Library/stm32f4xx_ltdc.c ****                in the LTDC_GCR and LTDC_LxCKCR registers. It can be also enabled 
  43:./Library/stm32f4xx_ltdc.c ****                on the fly.    
  44:./Library/stm32f4xx_ltdc.c ****         (#) Enable Layer1/2 and if needed the CLUT in the LTDC_LxCR register 
  45:./Library/stm32f4xx_ltdc.c ****   
  46:./Library/stm32f4xx_ltdc.c ****         (#) Reload the shadow registers to active register through 
  47:./Library/stm32f4xx_ltdc.c ****             the LTDC_SRCR register.
  48:./Library/stm32f4xx_ltdc.c ****           -@- All layer parameters can be modified on the fly except the CLUT. 
  49:./Library/stm32f4xx_ltdc.c ****               The new configuration has to be either reloaded immediately 
  50:./Library/stm32f4xx_ltdc.c ****               or during vertical blanking period by configuring the LTDC_SRCR register.
  51:./Library/stm32f4xx_ltdc.c ****         (#) Call the LTDC_Cmd() to enable the LTDC controller.
  52:./Library/stm32f4xx_ltdc.c **** 
  53:./Library/stm32f4xx_ltdc.c ****     @endverbatim
  54:./Library/stm32f4xx_ltdc.c ****   
  55:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
  56:./Library/stm32f4xx_ltdc.c ****   * @attention
  57:./Library/stm32f4xx_ltdc.c ****   *
  58:./Library/stm32f4xx_ltdc.c ****   * Copyright (c) 2016 STMicroelectronics.
  59:./Library/stm32f4xx_ltdc.c ****   * All rights reserved.
  60:./Library/stm32f4xx_ltdc.c ****   *
  61:./Library/stm32f4xx_ltdc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  62:./Library/stm32f4xx_ltdc.c ****   * in the root directory of this software component.
  63:./Library/stm32f4xx_ltdc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  64:./Library/stm32f4xx_ltdc.c ****   *
  65:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
  66:./Library/stm32f4xx_ltdc.c ****   */
  67:./Library/stm32f4xx_ltdc.c **** 
  68:./Library/stm32f4xx_ltdc.c **** /* Includes ------------------------------------------------------------------*/
  69:./Library/stm32f4xx_ltdc.c **** #include "stm32f4xx_ltdc.h"
  70:./Library/stm32f4xx_ltdc.c **** #include "stm32f4xx_rcc.h"
  71:./Library/stm32f4xx_ltdc.c **** 
  72:./Library/stm32f4xx_ltdc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  73:./Library/stm32f4xx_ltdc.c ****   * @{
  74:./Library/stm32f4xx_ltdc.c ****   */
  75:./Library/stm32f4xx_ltdc.c **** 
  76:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC 
  77:./Library/stm32f4xx_ltdc.c ****   * @brief LTDC driver modules
  78:./Library/stm32f4xx_ltdc.c ****   * @{
  79:./Library/stm32f4xx_ltdc.c ****   */
  80:./Library/stm32f4xx_ltdc.c **** 
  81:./Library/stm32f4xx_ltdc.c **** /* Private typedef -----------------------------------------------------------*/
  82:./Library/stm32f4xx_ltdc.c **** /* Private define ------------------------------------------------------------*/
  83:./Library/stm32f4xx_ltdc.c **** /* Private macro -------------------------------------------------------------*/
  84:./Library/stm32f4xx_ltdc.c **** /* Private variables ---------------------------------------------------------*/
  85:./Library/stm32f4xx_ltdc.c **** /* Private function prototypes -----------------------------------------------*/
  86:./Library/stm32f4xx_ltdc.c **** /* Private functions ---------------------------------------------------------*/
  87:./Library/stm32f4xx_ltdc.c **** 
ARM GAS  /tmp/ccY5771N.s 			page 3


  88:./Library/stm32f4xx_ltdc.c **** #define GCR_MASK                     ((uint32_t)0x0FFE888F)  /* LTDC GCR Mask */
  89:./Library/stm32f4xx_ltdc.c **** 
  90:./Library/stm32f4xx_ltdc.c **** 
  91:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Private_Functions
  92:./Library/stm32f4xx_ltdc.c ****   * @{
  93:./Library/stm32f4xx_ltdc.c ****   */
  94:./Library/stm32f4xx_ltdc.c **** 
  95:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group1 Initialization and Configuration functions
  96:./Library/stm32f4xx_ltdc.c ****  *  @brief   Initialization and Configuration functions 
  97:./Library/stm32f4xx_ltdc.c ****  *
  98:./Library/stm32f4xx_ltdc.c **** @verbatim
  99:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 100:./Library/stm32f4xx_ltdc.c ****             ##### Initialization and Configuration functions #####
 101:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 102:./Library/stm32f4xx_ltdc.c ****     [..]  This section provides functions allowing to:
 103:./Library/stm32f4xx_ltdc.c ****       (+) Initialize and configure the LTDC
 104:./Library/stm32f4xx_ltdc.c ****       (+) Enable or Disable Dither
 105:./Library/stm32f4xx_ltdc.c ****       (+) Define the position of the line interrupt
 106:./Library/stm32f4xx_ltdc.c ****       (+) reload layers registers with new parameters
 107:./Library/stm32f4xx_ltdc.c ****       (+) Initialize and configure layer1 and layer2
 108:./Library/stm32f4xx_ltdc.c ****       (+) Set and configure the color keying functionality
 109:./Library/stm32f4xx_ltdc.c ****       (+) Configure and Enables or disables CLUT 
 110:./Library/stm32f4xx_ltdc.c ****       
 111:./Library/stm32f4xx_ltdc.c **** @endverbatim
 112:./Library/stm32f4xx_ltdc.c ****   * @{
 113:./Library/stm32f4xx_ltdc.c ****   */
 114:./Library/stm32f4xx_ltdc.c **** 
 115:./Library/stm32f4xx_ltdc.c **** /**
 116:./Library/stm32f4xx_ltdc.c ****   * @brief  Deinitializes the LTDC peripheral registers to their default reset
 117:./Library/stm32f4xx_ltdc.c ****   *         values.
 118:./Library/stm32f4xx_ltdc.c ****   * @param  None
 119:./Library/stm32f4xx_ltdc.c ****   * @retval None
 120:./Library/stm32f4xx_ltdc.c ****   */
 121:./Library/stm32f4xx_ltdc.c **** 
 122:./Library/stm32f4xx_ltdc.c **** void LTDC_DeInit(void)
 123:./Library/stm32f4xx_ltdc.c **** {
  29              		.loc 1 123 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 124:./Library/stm32f4xx_ltdc.c ****   /* Enable LTDC reset state */
 125:./Library/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE);
  38              		.loc 1 125 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF08060 		mov	r0, #67108864
  41 0008 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  42              	.LVL0:
 126:./Library/stm32f4xx_ltdc.c ****   /* Release LTDC from reset state */
 127:./Library/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, DISABLE);
  43              		.loc 1 127 3 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF08060 		mov	r0, #67108864
ARM GAS  /tmp/ccY5771N.s 			page 4


  46 0012 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  47              	.LVL1:
 128:./Library/stm32f4xx_ltdc.c **** }
  48              		.loc 1 128 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.LTDC_Init,"ax",%progbits
  54              		.align	1
  55              		.global	LTDC_Init
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	LTDC_Init:
  61              	.LVL2:
  62              	.LFB124:
 129:./Library/stm32f4xx_ltdc.c **** 
 130:./Library/stm32f4xx_ltdc.c **** /**
 131:./Library/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC peripheral according to the specified parameters
 132:./Library/stm32f4xx_ltdc.c ****   *         in the LTDC_InitStruct.
 133:./Library/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 134:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure that contains
 135:./Library/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 136:./Library/stm32f4xx_ltdc.c ****   * @retval None
 137:./Library/stm32f4xx_ltdc.c ****   */
 138:./Library/stm32f4xx_ltdc.c **** 
 139:./Library/stm32f4xx_ltdc.c **** void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
 140:./Library/stm32f4xx_ltdc.c **** {
  63              		.loc 1 140 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  68              		.loc 1 140 1 is_stmt 0 view .LVU5
  69 0000 30B4     		push	{r4, r5}
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 4, -8
  73              		.cfi_offset 5, -4
 141:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontalsync = 0;
  74              		.loc 1 141 3 is_stmt 1 view .LVU6
  75              	.LVL3:
 142:./Library/stm32f4xx_ltdc.c ****   uint32_t accumulatedHBP = 0;
  76              		.loc 1 142 3 view .LVU7
 143:./Library/stm32f4xx_ltdc.c ****   uint32_t accumulatedactiveW = 0;
  77              		.loc 1 143 3 view .LVU8
 144:./Library/stm32f4xx_ltdc.c ****   uint32_t totalwidth = 0;
  78              		.loc 1 144 3 view .LVU9
 145:./Library/stm32f4xx_ltdc.c ****   uint32_t backgreen = 0;
  79              		.loc 1 145 3 view .LVU10
 146:./Library/stm32f4xx_ltdc.c ****   uint32_t backred = 0;
  80              		.loc 1 146 3 view .LVU11
 147:./Library/stm32f4xx_ltdc.c **** 
 148:./Library/stm32f4xx_ltdc.c ****   /* Check function parameters */
 149:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSYNC(LTDC_InitStruct->LTDC_HorizontalSync));
  81              		.loc 1 149 3 view .LVU12
 150:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSYNC(LTDC_InitStruct->LTDC_VerticalSync));
ARM GAS  /tmp/ccY5771N.s 			page 5


  82              		.loc 1 150 3 view .LVU13
 151:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AHBP(LTDC_InitStruct->LTDC_AccumulatedHBP));
  83              		.loc 1 151 3 view .LVU14
 152:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AVBP(LTDC_InitStruct->LTDC_AccumulatedVBP));
  84              		.loc 1 152 3 view .LVU15
 153:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAH(LTDC_InitStruct->LTDC_AccumulatedActiveH));
  85              		.loc 1 153 3 view .LVU16
 154:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAW(LTDC_InitStruct->LTDC_AccumulatedActiveW));
  86              		.loc 1 154 3 view .LVU17
 155:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALH(LTDC_InitStruct->LTDC_TotalHeigh));
  87              		.loc 1 155 3 view .LVU18
 156:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALW(LTDC_InitStruct->LTDC_TotalWidth));
  88              		.loc 1 156 3 view .LVU19
 157:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSPOL(LTDC_InitStruct->LTDC_HSPolarity));
  89              		.loc 1 157 3 view .LVU20
 158:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSPOL(LTDC_InitStruct->LTDC_VSPolarity));
  90              		.loc 1 158 3 view .LVU21
 159:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEPOL(LTDC_InitStruct->LTDC_DEPolarity));
  91              		.loc 1 159 3 view .LVU22
 160:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_PCPOL(LTDC_InitStruct->LTDC_PCPolarity));
  92              		.loc 1 160 3 view .LVU23
 161:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
  93              		.loc 1 161 3 view .LVU24
 162:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
  94              		.loc 1 162 3 view .LVU25
 163:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));
  95              		.loc 1 163 3 view .LVU26
 164:./Library/stm32f4xx_ltdc.c **** 
 165:./Library/stm32f4xx_ltdc.c ****   /* Sets Synchronization size */
 166:./Library/stm32f4xx_ltdc.c ****   LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
  96              		.loc 1 166 3 view .LVU27
  97              		.loc 1 166 7 is_stmt 0 view .LVU28
  98 0002 254B     		ldr	r3, .L5
  99 0004 9968     		ldr	r1, [r3, #8]
 100              		.loc 1 166 14 view .LVU29
 101 0006 254A     		ldr	r2, .L5+4
 102 0008 1140     		ands	r1, r1, r2
 103 000a 9960     		str	r1, [r3, #8]
 167:./Library/stm32f4xx_ltdc.c ****   horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 104              		.loc 1 167 3 is_stmt 1 view .LVU30
 105              		.loc 1 167 36 is_stmt 0 view .LVU31
 106 000c 0469     		ldr	r4, [r0, #16]
 107              	.LVL4:
 168:./Library/stm32f4xx_ltdc.c ****   LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 108              		.loc 1 168 3 is_stmt 1 view .LVU32
 109              		.loc 1 168 7 is_stmt 0 view .LVU33
 110 000e 9968     		ldr	r1, [r3, #8]
 111              		.loc 1 168 33 view .LVU34
 112 0010 4569     		ldr	r5, [r0, #20]
 113 0012 45EA044C 		orr	ip, r5, r4, lsl #16
 114              		.loc 1 168 14 view .LVU35
 115 0016 41EA0C01 		orr	r1, r1, ip
 116 001a 9960     		str	r1, [r3, #8]
 169:./Library/stm32f4xx_ltdc.c **** 
 170:./Library/stm32f4xx_ltdc.c ****   /* Sets Accumulated Back porch */
 171:./Library/stm32f4xx_ltdc.c ****   LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 117              		.loc 1 171 3 is_stmt 1 view .LVU36
ARM GAS  /tmp/ccY5771N.s 			page 6


 118              		.loc 1 171 7 is_stmt 0 view .LVU37
 119 001c D968     		ldr	r1, [r3, #12]
 120              		.loc 1 171 14 view .LVU38
 121 001e 1140     		ands	r1, r1, r2
 122 0020 D960     		str	r1, [r3, #12]
 172:./Library/stm32f4xx_ltdc.c ****   accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 123              		.loc 1 172 3 is_stmt 1 view .LVU39
 124              		.loc 1 172 36 is_stmt 0 view .LVU40
 125 0022 8469     		ldr	r4, [r0, #24]
 126              	.LVL5:
 173:./Library/stm32f4xx_ltdc.c ****   LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 127              		.loc 1 173 3 is_stmt 1 view .LVU41
 128              		.loc 1 173 7 is_stmt 0 view .LVU42
 129 0024 D968     		ldr	r1, [r3, #12]
 130              		.loc 1 173 33 view .LVU43
 131 0026 C569     		ldr	r5, [r0, #28]
 132 0028 45EA044C 		orr	ip, r5, r4, lsl #16
 133              		.loc 1 173 14 view .LVU44
 134 002c 41EA0C01 		orr	r1, r1, ip
 135 0030 D960     		str	r1, [r3, #12]
 174:./Library/stm32f4xx_ltdc.c **** 
 175:./Library/stm32f4xx_ltdc.c ****   /* Sets Accumulated Active Width */
 176:./Library/stm32f4xx_ltdc.c ****   LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 136              		.loc 1 176 3 is_stmt 1 view .LVU45
 137              		.loc 1 176 7 is_stmt 0 view .LVU46
 138 0032 1969     		ldr	r1, [r3, #16]
 139              		.loc 1 176 14 view .LVU47
 140 0034 1140     		ands	r1, r1, r2
 141 0036 1961     		str	r1, [r3, #16]
 177:./Library/stm32f4xx_ltdc.c ****   accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 142              		.loc 1 177 3 is_stmt 1 view .LVU48
 143              		.loc 1 177 40 is_stmt 0 view .LVU49
 144 0038 046A     		ldr	r4, [r0, #32]
 145              	.LVL6:
 178:./Library/stm32f4xx_ltdc.c ****   LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 146              		.loc 1 178 3 is_stmt 1 view .LVU50
 147              		.loc 1 178 7 is_stmt 0 view .LVU51
 148 003a 1969     		ldr	r1, [r3, #16]
 149              		.loc 1 178 37 view .LVU52
 150 003c 456A     		ldr	r5, [r0, #36]
 151 003e 45EA044C 		orr	ip, r5, r4, lsl #16
 152              		.loc 1 178 14 view .LVU53
 153 0042 41EA0C01 		orr	r1, r1, ip
 154 0046 1961     		str	r1, [r3, #16]
 179:./Library/stm32f4xx_ltdc.c **** 
 180:./Library/stm32f4xx_ltdc.c ****   /* Sets Total Width */
 181:./Library/stm32f4xx_ltdc.c ****   LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 155              		.loc 1 181 3 is_stmt 1 view .LVU54
 156              		.loc 1 181 7 is_stmt 0 view .LVU55
 157 0048 5969     		ldr	r1, [r3, #20]
 158              		.loc 1 181 14 view .LVU56
 159 004a 0A40     		ands	r2, r2, r1
 160 004c 5A61     		str	r2, [r3, #20]
 182:./Library/stm32f4xx_ltdc.c ****   totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 161              		.loc 1 182 3 is_stmt 1 view .LVU57
 162              		.loc 1 182 32 is_stmt 0 view .LVU58
 163 004e 846A     		ldr	r4, [r0, #40]
ARM GAS  /tmp/ccY5771N.s 			page 7


 164              	.LVL7:
 183:./Library/stm32f4xx_ltdc.c ****   LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 165              		.loc 1 183 3 is_stmt 1 view .LVU59
 166              		.loc 1 183 7 is_stmt 0 view .LVU60
 167 0050 5A69     		ldr	r2, [r3, #20]
 168              		.loc 1 183 46 view .LVU61
 169 0052 C16A     		ldr	r1, [r0, #44]
 170              		.loc 1 183 29 view .LVU62
 171 0054 41EA0441 		orr	r1, r1, r4, lsl #16
 172              		.loc 1 183 14 view .LVU63
 173 0058 0A43     		orrs	r2, r2, r1
 174 005a 5A61     		str	r2, [r3, #20]
 184:./Library/stm32f4xx_ltdc.c **** 
 185:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 175              		.loc 1 185 3 is_stmt 1 view .LVU64
 176              		.loc 1 185 7 is_stmt 0 view .LVU65
 177 005c 9969     		ldr	r1, [r3, #24]
 178              		.loc 1 185 13 view .LVU66
 179 005e 104A     		ldr	r2, .L5+8
 180 0060 0A40     		ands	r2, r2, r1
 181 0062 9A61     		str	r2, [r3, #24]
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 182              		.loc 1 186 3 is_stmt 1 view .LVU67
 183              		.loc 1 186 7 is_stmt 0 view .LVU68
 184 0064 9969     		ldr	r1, [r3, #24]
 185              		.loc 1 186 43 view .LVU69
 186 0066 0268     		ldr	r2, [r0]
 187              		.loc 1 186 78 view .LVU70
 188 0068 4468     		ldr	r4, [r0, #4]
 189              	.LVL8:
 190              		.loc 1 186 61 view .LVU71
 191 006a 2243     		orrs	r2, r2, r4
 187:./Library/stm32f4xx_ltdc.c ****                            LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 192              		.loc 1 187 43 view .LVU72
 193 006c 8468     		ldr	r4, [r0, #8]
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 194              		.loc 1 186 96 view .LVU73
 195 006e 2243     		orrs	r2, r2, r4
 196              		.loc 1 187 78 view .LVU74
 197 0070 C468     		ldr	r4, [r0, #12]
 198              		.loc 1 187 61 view .LVU75
 199 0072 2243     		orrs	r2, r2, r4
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 200              		.loc 1 186 13 view .LVU76
 201 0074 0A43     		orrs	r2, r2, r1
 202 0076 9A61     		str	r2, [r3, #24]
 188:./Library/stm32f4xx_ltdc.c **** 
 189:./Library/stm32f4xx_ltdc.c ****   /* sets the background color value */
 190:./Library/stm32f4xx_ltdc.c ****   backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 203              		.loc 1 190 3 is_stmt 1 view .LVU77
 204              		.loc 1 190 31 is_stmt 0 view .LVU78
 205 0078 446B     		ldr	r4, [r0, #52]
 206              	.LVL9:
 191:./Library/stm32f4xx_ltdc.c ****   backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 207              		.loc 1 191 3 is_stmt 1 view .LVU79
 208              		.loc 1 191 29 is_stmt 0 view .LVU80
 209 007a 026B     		ldr	r2, [r0, #48]
ARM GAS  /tmp/ccY5771N.s 			page 8


 210              		.loc 1 191 11 view .LVU81
 211 007c 1204     		lsls	r2, r2, #16
 212              	.LVL10:
 192:./Library/stm32f4xx_ltdc.c **** 
 193:./Library/stm32f4xx_ltdc.c ****   LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 213              		.loc 1 193 3 is_stmt 1 view .LVU82
 214              		.loc 1 193 7 is_stmt 0 view .LVU83
 215 007e D96A     		ldr	r1, [r3, #44]
 216              		.loc 1 193 14 view .LVU84
 217 0080 01F07F41 		and	r1, r1, #-16777216
 218 0084 D962     		str	r1, [r3, #44]
 194:./Library/stm32f4xx_ltdc.c ****   LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 219              		.loc 1 194 3 is_stmt 1 view .LVU85
 220              		.loc 1 194 7 is_stmt 0 view .LVU86
 221 0086 D96A     		ldr	r1, [r3, #44]
 222              		.loc 1 194 26 view .LVU87
 223 0088 42EA0422 		orr	r2, r2, r4, lsl #8
 224              	.LVL11:
 225              		.loc 1 194 55 view .LVU88
 226 008c 806B     		ldr	r0, [r0, #56]
 227              	.LVL12:
 228              		.loc 1 194 38 view .LVU89
 229 008e 0243     		orrs	r2, r2, r0
 230              		.loc 1 194 14 view .LVU90
 231 0090 0A43     		orrs	r2, r2, r1
 232 0092 DA62     		str	r2, [r3, #44]
 195:./Library/stm32f4xx_ltdc.c **** }
 233              		.loc 1 195 1 view .LVU91
 234 0094 30BC     		pop	{r4, r5}
 235              	.LCFI2:
 236              		.cfi_restore 5
 237              		.cfi_restore 4
 238              		.cfi_def_cfa_offset 0
 239              	.LVL13:
 240              		.loc 1 195 1 view .LVU92
 241 0096 7047     		bx	lr
 242              	.L6:
 243              		.align	2
 244              	.L5:
 245 0098 00680140 		.word	1073833984
 246 009c 00F800F0 		.word	-268371968
 247 00a0 8F88FE0F 		.word	268339343
 248              		.cfi_endproc
 249              	.LFE124:
 251              		.section	.text.LTDC_StructInit,"ax",%progbits
 252              		.align	1
 253              		.global	LTDC_StructInit
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 258              	LTDC_StructInit:
 259              	.LVL14:
 260              	.LFB125:
 196:./Library/stm32f4xx_ltdc.c **** 
 197:./Library/stm32f4xx_ltdc.c **** /**
 198:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_InitStruct member with its default value.
 199:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure which will
ARM GAS  /tmp/ccY5771N.s 			page 9


 200:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 201:./Library/stm32f4xx_ltdc.c ****   * @retval None
 202:./Library/stm32f4xx_ltdc.c ****   */
 203:./Library/stm32f4xx_ltdc.c **** 
 204:./Library/stm32f4xx_ltdc.c **** void LTDC_StructInit(LTDC_InitTypeDef* LTDC_InitStruct)
 205:./Library/stm32f4xx_ltdc.c **** {
 261              		.loc 1 205 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 206:./Library/stm32f4xx_ltdc.c ****   /*--------------- Reset LTDC init structure parameters values ----------------*/
 207:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HSPolarity = LTDC_HSPolarity_AL;      /*!< Initialize the LTDC_HSPolarity m
 266              		.loc 1 207 3 view .LVU94
 267              		.loc 1 207 36 is_stmt 0 view .LVU95
 268 0000 0023     		movs	r3, #0
 269 0002 0360     		str	r3, [r0]
 208:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VSPolarity = LTDC_VSPolarity_AL;      /*!< Initialize the LTDC_VSPolarity m
 270              		.loc 1 208 3 is_stmt 1 view .LVU96
 271              		.loc 1 208 36 is_stmt 0 view .LVU97
 272 0004 4360     		str	r3, [r0, #4]
 209:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_DEPolarity = LTDC_DEPolarity_AL;      /*!< Initialize the LTDC_DEPolarity m
 273              		.loc 1 209 3 is_stmt 1 view .LVU98
 274              		.loc 1 209 36 is_stmt 0 view .LVU99
 275 0006 8360     		str	r3, [r0, #8]
 210:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_PCPolarity = LTDC_PCPolarity_IPC;     /*!< Initialize the LTDC_PCPolarity m
 276              		.loc 1 210 3 is_stmt 1 view .LVU100
 277              		.loc 1 210 36 is_stmt 0 view .LVU101
 278 0008 C360     		str	r3, [r0, #12]
 211:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HorizontalSync = 0x00;                /*!< Initialize the LTDC_HorizontalSy
 279              		.loc 1 211 3 is_stmt 1 view .LVU102
 280              		.loc 1 211 40 is_stmt 0 view .LVU103
 281 000a 0361     		str	r3, [r0, #16]
 212:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VerticalSync = 0x00;                  /*!< Initialize the LTDC_VerticalSync
 282              		.loc 1 212 3 is_stmt 1 view .LVU104
 283              		.loc 1 212 38 is_stmt 0 view .LVU105
 284 000c 4361     		str	r3, [r0, #20]
 213:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedHBP = 0x00;                /*!< Initialize the LTDC_AccumulatedH
 285              		.loc 1 213 3 is_stmt 1 view .LVU106
 286              		.loc 1 213 40 is_stmt 0 view .LVU107
 287 000e 8361     		str	r3, [r0, #24]
 214:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedVBP = 0x00;                /*!< Initialize the LTDC_AccumulatedV
 288              		.loc 1 214 3 is_stmt 1 view .LVU108
 289              		.loc 1 214 40 is_stmt 0 view .LVU109
 290 0010 C361     		str	r3, [r0, #28]
 215:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveW = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 291              		.loc 1 215 3 is_stmt 1 view .LVU110
 292              		.loc 1 215 44 is_stmt 0 view .LVU111
 293 0012 0362     		str	r3, [r0, #32]
 216:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveH = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 294              		.loc 1 216 3 is_stmt 1 view .LVU112
 295              		.loc 1 216 44 is_stmt 0 view .LVU113
 296 0014 4362     		str	r3, [r0, #36]
 217:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalWidth = 0x00;                    /*!< Initialize the LTDC_TotalWidth m
 297              		.loc 1 217 3 is_stmt 1 view .LVU114
 298              		.loc 1 217 36 is_stmt 0 view .LVU115
 299 0016 8362     		str	r3, [r0, #40]
ARM GAS  /tmp/ccY5771N.s 			page 10


 218:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalHeigh = 0x00;                    /*!< Initialize the LTDC_TotalHeigh m
 300              		.loc 1 218 3 is_stmt 1 view .LVU116
 301              		.loc 1 218 36 is_stmt 0 view .LVU117
 302 0018 C362     		str	r3, [r0, #44]
 219:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundRedValue = 0x00;            /*!< Initialize the LTDC_BackgroundRe
 303              		.loc 1 219 3 is_stmt 1 view .LVU118
 304              		.loc 1 219 44 is_stmt 0 view .LVU119
 305 001a 0363     		str	r3, [r0, #48]
 220:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundGreenValue = 0x00;          /*!< Initialize the LTDC_BackgroundGr
 306              		.loc 1 220 3 is_stmt 1 view .LVU120
 307              		.loc 1 220 46 is_stmt 0 view .LVU121
 308 001c 4363     		str	r3, [r0, #52]
 221:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundBlueValue = 0x00;           /*!< Initialize the LTDC_BackgroundBl
 309              		.loc 1 221 3 is_stmt 1 view .LVU122
 310              		.loc 1 221 45 is_stmt 0 view .LVU123
 311 001e 8363     		str	r3, [r0, #56]
 222:./Library/stm32f4xx_ltdc.c **** }
 312              		.loc 1 222 1 view .LVU124
 313 0020 7047     		bx	lr
 314              		.cfi_endproc
 315              	.LFE125:
 317              		.section	.text.LTDC_Cmd,"ax",%progbits
 318              		.align	1
 319              		.global	LTDC_Cmd
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	LTDC_Cmd:
 325              	.LVL15:
 326              	.LFB126:
 223:./Library/stm32f4xx_ltdc.c **** 
 224:./Library/stm32f4xx_ltdc.c **** /**
 225:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC Controller.
 226:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC peripheral.
 227:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 228:./Library/stm32f4xx_ltdc.c ****   * @retval None
 229:./Library/stm32f4xx_ltdc.c ****   */
 230:./Library/stm32f4xx_ltdc.c **** 
 231:./Library/stm32f4xx_ltdc.c **** void LTDC_Cmd(FunctionalState NewState)
 232:./Library/stm32f4xx_ltdc.c **** {
 327              		.loc 1 232 1 is_stmt 1 view -0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 0
 330              		@ frame_needed = 0, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 233:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 234:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332              		.loc 1 234 3 view .LVU126
 235:./Library/stm32f4xx_ltdc.c **** 
 236:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 333              		.loc 1 236 3 view .LVU127
 334              		.loc 1 236 6 is_stmt 0 view .LVU128
 335 0000 28B1     		cbz	r0, .L9
 237:./Library/stm32f4xx_ltdc.c ****   {
 238:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC by setting LTDCEN bit */
 239:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 336              		.loc 1 239 5 is_stmt 1 view .LVU129
ARM GAS  /tmp/ccY5771N.s 			page 11


 337              		.loc 1 239 9 is_stmt 0 view .LVU130
 338 0002 064A     		ldr	r2, .L11
 339 0004 9369     		ldr	r3, [r2, #24]
 340              		.loc 1 239 15 view .LVU131
 341 0006 43F00103 		orr	r3, r3, #1
 342 000a 9361     		str	r3, [r2, #24]
 343 000c 7047     		bx	lr
 344              	.L9:
 240:./Library/stm32f4xx_ltdc.c ****   }
 241:./Library/stm32f4xx_ltdc.c ****   else
 242:./Library/stm32f4xx_ltdc.c ****   {
 243:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC by clearing LTDCEN bit */
 244:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 345              		.loc 1 244 5 is_stmt 1 view .LVU132
 346              		.loc 1 244 9 is_stmt 0 view .LVU133
 347 000e 034A     		ldr	r2, .L11
 348 0010 9369     		ldr	r3, [r2, #24]
 349              		.loc 1 244 15 view .LVU134
 350 0012 23F00103 		bic	r3, r3, #1
 351 0016 9361     		str	r3, [r2, #24]
 245:./Library/stm32f4xx_ltdc.c ****   }
 246:./Library/stm32f4xx_ltdc.c **** }
 352              		.loc 1 246 1 view .LVU135
 353 0018 7047     		bx	lr
 354              	.L12:
 355 001a 00BF     		.align	2
 356              	.L11:
 357 001c 00680140 		.word	1073833984
 358              		.cfi_endproc
 359              	.LFE126:
 361              		.section	.text.LTDC_DitherCmd,"ax",%progbits
 362              		.align	1
 363              		.global	LTDC_DitherCmd
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	LTDC_DitherCmd:
 369              	.LVL16:
 370              	.LFB127:
 247:./Library/stm32f4xx_ltdc.c **** 
 248:./Library/stm32f4xx_ltdc.c **** /**
 249:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables Dither.
 250:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the Dither.
 251:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 252:./Library/stm32f4xx_ltdc.c ****   * @retval None
 253:./Library/stm32f4xx_ltdc.c ****   */
 254:./Library/stm32f4xx_ltdc.c **** 
 255:./Library/stm32f4xx_ltdc.c **** void LTDC_DitherCmd(FunctionalState NewState)
 256:./Library/stm32f4xx_ltdc.c **** {
 371              		.loc 1 256 1 is_stmt 1 view -0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		@ link register save eliminated.
 257:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 258:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 376              		.loc 1 258 3 view .LVU137
ARM GAS  /tmp/ccY5771N.s 			page 12


 259:./Library/stm32f4xx_ltdc.c **** 
 260:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 377              		.loc 1 260 3 view .LVU138
 378              		.loc 1 260 6 is_stmt 0 view .LVU139
 379 0000 28B1     		cbz	r0, .L14
 261:./Library/stm32f4xx_ltdc.c ****   {
 262:./Library/stm32f4xx_ltdc.c ****     /* Enable Dither by setting DTEN bit */
 263:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
 380              		.loc 1 263 5 is_stmt 1 view .LVU140
 381              		.loc 1 263 9 is_stmt 0 view .LVU141
 382 0002 064A     		ldr	r2, .L16
 383 0004 9369     		ldr	r3, [r2, #24]
 384              		.loc 1 263 15 view .LVU142
 385 0006 43F48033 		orr	r3, r3, #65536
 386 000a 9361     		str	r3, [r2, #24]
 387 000c 7047     		bx	lr
 388              	.L14:
 264:./Library/stm32f4xx_ltdc.c ****   }
 265:./Library/stm32f4xx_ltdc.c ****   else
 266:./Library/stm32f4xx_ltdc.c ****   {
 267:./Library/stm32f4xx_ltdc.c ****     /* Disable Dither by clearing DTEN bit */
 268:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 389              		.loc 1 268 5 is_stmt 1 view .LVU143
 390              		.loc 1 268 9 is_stmt 0 view .LVU144
 391 000e 034A     		ldr	r2, .L16
 392 0010 9369     		ldr	r3, [r2, #24]
 393              		.loc 1 268 15 view .LVU145
 394 0012 23F48033 		bic	r3, r3, #65536
 395 0016 9361     		str	r3, [r2, #24]
 269:./Library/stm32f4xx_ltdc.c ****   }
 270:./Library/stm32f4xx_ltdc.c **** }
 396              		.loc 1 270 1 view .LVU146
 397 0018 7047     		bx	lr
 398              	.L17:
 399 001a 00BF     		.align	2
 400              	.L16:
 401 001c 00680140 		.word	1073833984
 402              		.cfi_endproc
 403              	.LFE127:
 405              		.section	.text.LTDC_GetRGBWidth,"ax",%progbits
 406              		.align	1
 407              		.global	LTDC_GetRGBWidth
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	LTDC_GetRGBWidth:
 413              	.LVL17:
 414              	.LFB128:
 271:./Library/stm32f4xx_ltdc.c **** 
 272:./Library/stm32f4xx_ltdc.c **** /**
 273:./Library/stm32f4xx_ltdc.c ****   * @brief  Get the dither RGB width.
 274:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure that contains
 275:./Library/stm32f4xx_ltdc.c ****   *         the Dither RGB width.
 276:./Library/stm32f4xx_ltdc.c ****   * @retval None
 277:./Library/stm32f4xx_ltdc.c ****   */
 278:./Library/stm32f4xx_ltdc.c **** 
 279:./Library/stm32f4xx_ltdc.c **** LTDC_RGBTypeDef LTDC_GetRGBWidth(void)
ARM GAS  /tmp/ccY5771N.s 			page 13


 280:./Library/stm32f4xx_ltdc.c **** {
 415              		.loc 1 280 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 420              		.loc 1 280 1 is_stmt 0 view .LVU148
 421 0000 10B4     		push	{r4}
 422              	.LCFI3:
 423              		.cfi_def_cfa_offset 4
 424              		.cfi_offset 4, -4
 281:./Library/stm32f4xx_ltdc.c ****   LTDC_RGBTypeDef LTDC_RGB_InitStruct;
 425              		.loc 1 281 3 is_stmt 1 view .LVU149
 282:./Library/stm32f4xx_ltdc.c **** 
 283:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 426              		.loc 1 283 3 view .LVU150
 427              		.loc 1 283 7 is_stmt 0 view .LVU151
 428 0002 0A4A     		ldr	r2, .L20
 429 0004 9469     		ldr	r4, [r2, #24]
 430              		.loc 1 283 13 view .LVU152
 431 0006 0A49     		ldr	r1, .L20+4
 432 0008 2140     		ands	r1, r1, r4
 433 000a 9161     		str	r1, [r2, #24]
 284:./Library/stm32f4xx_ltdc.c **** 
 285:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_BlueWidth = (uint32_t)((LTDC->GCR >> 4) & 0x7);
 434              		.loc 1 285 3 is_stmt 1 view .LVU153
 435              		.loc 1 285 56 is_stmt 0 view .LVU154
 436 000c 9169     		ldr	r1, [r2, #24]
 437              		.loc 1 285 40 view .LVU155
 438 000e C1F30211 		ubfx	r1, r1, #4, #3
 439              		.loc 1 285 38 view .LVU156
 440 0012 0160     		str	r1, [r0]
 286:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_GreenWidth = (uint32_t)((LTDC->GCR >> 8) & 0x7);
 441              		.loc 1 286 3 is_stmt 1 view .LVU157
 442              		.loc 1 286 57 is_stmt 0 view .LVU158
 443 0014 9169     		ldr	r1, [r2, #24]
 444              		.loc 1 286 41 view .LVU159
 445 0016 C1F30221 		ubfx	r1, r1, #8, #3
 446              		.loc 1 286 39 view .LVU160
 447 001a 4160     		str	r1, [r0, #4]
 287:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_RedWidth = (uint32_t)((LTDC->GCR >> 12) & 0x7);
 448              		.loc 1 287 3 is_stmt 1 view .LVU161
 449              		.loc 1 287 55 is_stmt 0 view .LVU162
 450 001c 9269     		ldr	r2, [r2, #24]
 451              		.loc 1 287 39 view .LVU163
 452 001e C2F30232 		ubfx	r2, r2, #12, #3
 453              		.loc 1 287 37 view .LVU164
 454 0022 8260     		str	r2, [r0, #8]
 288:./Library/stm32f4xx_ltdc.c **** 
 289:./Library/stm32f4xx_ltdc.c ****   return LTDC_RGB_InitStruct;
 455              		.loc 1 289 3 is_stmt 1 view .LVU165
 290:./Library/stm32f4xx_ltdc.c **** }
 456              		.loc 1 290 1 is_stmt 0 view .LVU166
 457 0024 5DF8044B 		ldr	r4, [sp], #4
 458              	.LCFI4:
 459              		.cfi_restore 4
 460              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccY5771N.s 			page 14


 461 0028 7047     		bx	lr
 462              	.L21:
 463 002a 00BF     		.align	2
 464              	.L20:
 465 002c 00680140 		.word	1073833984
 466 0030 8F88FE0F 		.word	268339343
 467              		.cfi_endproc
 468              	.LFE128:
 470              		.section	.text.LTDC_RGBStructInit,"ax",%progbits
 471              		.align	1
 472              		.global	LTDC_RGBStructInit
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	LTDC_RGBStructInit:
 478              	.LVL18:
 479              	.LFB129:
 291:./Library/stm32f4xx_ltdc.c **** 
 292:./Library/stm32f4xx_ltdc.c **** /**
 293:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_RGBStruct member with its default value.
 294:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure which will
 295:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 296:./Library/stm32f4xx_ltdc.c ****   * @retval None
 297:./Library/stm32f4xx_ltdc.c ****   */
 298:./Library/stm32f4xx_ltdc.c **** 
 299:./Library/stm32f4xx_ltdc.c **** void LTDC_RGBStructInit(LTDC_RGBTypeDef* LTDC_RGB_InitStruct)
 300:./Library/stm32f4xx_ltdc.c **** {
 480              		.loc 1 300 1 is_stmt 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 301:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_BlueWidth = 0x02;
 485              		.loc 1 301 3 view .LVU168
 486              		.loc 1 301 39 is_stmt 0 view .LVU169
 487 0000 0223     		movs	r3, #2
 488 0002 0360     		str	r3, [r0]
 302:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_GreenWidth = 0x02;
 489              		.loc 1 302 3 is_stmt 1 view .LVU170
 490              		.loc 1 302 40 is_stmt 0 view .LVU171
 491 0004 4360     		str	r3, [r0, #4]
 303:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_RedWidth = 0x02;
 492              		.loc 1 303 3 is_stmt 1 view .LVU172
 493              		.loc 1 303 38 is_stmt 0 view .LVU173
 494 0006 8360     		str	r3, [r0, #8]
 304:./Library/stm32f4xx_ltdc.c **** }
 495              		.loc 1 304 1 view .LVU174
 496 0008 7047     		bx	lr
 497              		.cfi_endproc
 498              	.LFE129:
 500              		.section	.text.LTDC_LIPConfig,"ax",%progbits
 501              		.align	1
 502              		.global	LTDC_LIPConfig
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	LTDC_LIPConfig:
ARM GAS  /tmp/ccY5771N.s 			page 15


 508              	.LVL19:
 509              	.LFB130:
 305:./Library/stm32f4xx_ltdc.c **** 
 306:./Library/stm32f4xx_ltdc.c **** 
 307:./Library/stm32f4xx_ltdc.c **** /**
 308:./Library/stm32f4xx_ltdc.c ****   * @brief  Define the position of the line interrupt .
 309:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_LIPositionConfig: Line Interrupt Position.
 310:./Library/stm32f4xx_ltdc.c ****   * @retval None
 311:./Library/stm32f4xx_ltdc.c ****   */
 312:./Library/stm32f4xx_ltdc.c **** 
 313:./Library/stm32f4xx_ltdc.c **** void LTDC_LIPConfig(uint32_t LTDC_LIPositionConfig)
 314:./Library/stm32f4xx_ltdc.c **** {
 510              		.loc 1 314 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 315:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 316:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_LIPOS(LTDC_LIPositionConfig));
 515              		.loc 1 316 3 view .LVU176
 317:./Library/stm32f4xx_ltdc.c **** 
 318:./Library/stm32f4xx_ltdc.c ****   /* Sets the Line Interrupt position */
 319:./Library/stm32f4xx_ltdc.c ****   LTDC->LIPCR = (uint32_t)LTDC_LIPositionConfig;
 516              		.loc 1 319 3 view .LVU177
 517              		.loc 1 319 15 is_stmt 0 view .LVU178
 518 0000 014B     		ldr	r3, .L24
 519 0002 1864     		str	r0, [r3, #64]
 320:./Library/stm32f4xx_ltdc.c **** }
 520              		.loc 1 320 1 view .LVU179
 521 0004 7047     		bx	lr
 522              	.L25:
 523 0006 00BF     		.align	2
 524              	.L24:
 525 0008 00680140 		.word	1073833984
 526              		.cfi_endproc
 527              	.LFE130:
 529              		.section	.text.LTDC_ReloadConfig,"ax",%progbits
 530              		.align	1
 531              		.global	LTDC_ReloadConfig
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	LTDC_ReloadConfig:
 537              	.LVL20:
 538              	.LFB131:
 321:./Library/stm32f4xx_ltdc.c **** 
 322:./Library/stm32f4xx_ltdc.c **** /**
 323:./Library/stm32f4xx_ltdc.c ****   * @brief  reload layers registers with new parameters 
 324:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Reload: specifies the type of reload.
 325:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 326:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IMReload: Vertical blanking reload.
 327:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_VBReload: Immediate reload.  
 328:./Library/stm32f4xx_ltdc.c ****   * @retval None
 329:./Library/stm32f4xx_ltdc.c ****   */
 330:./Library/stm32f4xx_ltdc.c **** 
 331:./Library/stm32f4xx_ltdc.c **** void LTDC_ReloadConfig(uint32_t LTDC_Reload)
 332:./Library/stm32f4xx_ltdc.c **** {
ARM GAS  /tmp/ccY5771N.s 			page 16


 539              		.loc 1 332 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 333:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 334:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_RELOAD(LTDC_Reload));
 544              		.loc 1 334 3 view .LVU181
 335:./Library/stm32f4xx_ltdc.c **** 
 336:./Library/stm32f4xx_ltdc.c ****   /* Sets the Reload type */
 337:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = (uint32_t)LTDC_Reload;
 545              		.loc 1 337 3 view .LVU182
 546              		.loc 1 337 14 is_stmt 0 view .LVU183
 547 0000 014B     		ldr	r3, .L27
 548 0002 5862     		str	r0, [r3, #36]
 338:./Library/stm32f4xx_ltdc.c **** }
 549              		.loc 1 338 1 view .LVU184
 550 0004 7047     		bx	lr
 551              	.L28:
 552 0006 00BF     		.align	2
 553              	.L27:
 554 0008 00680140 		.word	1073833984
 555              		.cfi_endproc
 556              	.LFE131:
 558              		.section	.text.LTDC_LayerInit,"ax",%progbits
 559              		.align	1
 560              		.global	LTDC_LayerInit
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 565              	LTDC_LayerInit:
 566              	.LVL21:
 567              	.LFB132:
 339:./Library/stm32f4xx_ltdc.c **** 
 340:./Library/stm32f4xx_ltdc.c **** 
 341:./Library/stm32f4xx_ltdc.c **** /**
 342:./Library/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC Layer according to the specified parameters
 343:./Library/stm32f4xx_ltdc.c ****   *         in the LTDC_LayerStruct.
 344:./Library/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 345:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 346:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 347:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_LayerStruct: pointer to a LTDC_LayerTypeDef structure that contains
 348:./Library/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 349:./Library/stm32f4xx_ltdc.c ****   * @retval None
 350:./Library/stm32f4xx_ltdc.c ****   */
 351:./Library/stm32f4xx_ltdc.c **** 
 352:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
 353:./Library/stm32f4xx_ltdc.c **** {
 568              		.loc 1 353 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572              		@ link register save eliminated.
 573              		.loc 1 353 1 is_stmt 0 view .LVU186
 574 0000 70B4     		push	{r4, r5, r6}
 575              	.LCFI5:
 576              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccY5771N.s 			page 17


 577              		.cfi_offset 4, -12
 578              		.cfi_offset 5, -8
 579              		.cfi_offset 6, -4
 354:./Library/stm32f4xx_ltdc.c **** 
 355:./Library/stm32f4xx_ltdc.c ****   uint32_t whsppos = 0;
 580              		.loc 1 355 3 is_stmt 1 view .LVU187
 581              	.LVL22:
 356:./Library/stm32f4xx_ltdc.c ****   uint32_t wvsppos = 0;
 582              		.loc 1 356 3 view .LVU188
 357:./Library/stm32f4xx_ltdc.c ****   uint32_t dcgreen = 0;
 583              		.loc 1 357 3 view .LVU189
 358:./Library/stm32f4xx_ltdc.c ****   uint32_t dcred = 0;
 584              		.loc 1 358 3 view .LVU190
 359:./Library/stm32f4xx_ltdc.c ****   uint32_t dcalpha = 0;
 585              		.loc 1 359 3 view .LVU191
 360:./Library/stm32f4xx_ltdc.c ****   uint32_t cfbp = 0;
 586              		.loc 1 360 3 view .LVU192
 361:./Library/stm32f4xx_ltdc.c **** 
 362:./Library/stm32f4xx_ltdc.c **** /* Check the parameters */
 363:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_Pixelformat(LTDC_Layer_InitStruct->LTDC_PixelFormat));
 587              		.loc 1 363 3 view .LVU193
 364:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor1(LTDC_Layer_InitStruct->LTDC_BlendingFactor_1));
 588              		.loc 1 364 3 view .LVU194
 365:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor2(LTDC_Layer_InitStruct->LTDC_BlendingFactor_2));
 589              		.loc 1 365 3 view .LVU195
 366:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGST(LTDC_Layer_InitStruct->LTDC_HorizontalStart));
 590              		.loc 1 366 3 view .LVU196
 367:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGSP(LTDC_Layer_InitStruct->LTDC_HorizontalStop));
 591              		.loc 1 367 3 view .LVU197
 368:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGST(LTDC_Layer_InitStruct->LTDC_VerticalStart));
 592              		.loc 1 368 3 view .LVU198
 369:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGSP(LTDC_Layer_InitStruct->LTDC_VerticalStop));  
 593              		.loc 1 369 3 view .LVU199
 370:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorBlue));
 594              		.loc 1 370 3 view .LVU200
 371:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorGreen));
 595              		.loc 1 371 3 view .LVU201
 372:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorRed));
 596              		.loc 1 372 3 view .LVU202
 373:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha));
 597              		.loc 1 373 3 view .LVU203
 374:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
 598              		.loc 1 374 3 view .LVU204
 375:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
 599              		.loc 1 375 3 view .LVU205
 376:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));
 600              		.loc 1 376 3 view .LVU206
 377:./Library/stm32f4xx_ltdc.c **** 
 378:./Library/stm32f4xx_ltdc.c ****   /* Configures the horizontal start and stop position */
 379:./Library/stm32f4xx_ltdc.c ****   whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 601              		.loc 1 379 3 view .LVU207
 602              		.loc 1 379 34 is_stmt 0 view .LVU208
 603 0002 4A68     		ldr	r2, [r1, #4]
 604              	.LVL23:
 380:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 605              		.loc 1 380 3 is_stmt 1 view .LVU209
 606              		.loc 1 380 14 is_stmt 0 view .LVU210
ARM GAS  /tmp/ccY5771N.s 			page 18


 607 0004 4368     		ldr	r3, [r0, #4]
 608              		.loc 1 380 22 view .LVU211
 609 0006 03F47043 		and	r3, r3, #61440
 610 000a 4360     		str	r3, [r0, #4]
 381:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 611              		.loc 1 381 3 is_stmt 1 view .LVU212
 612              		.loc 1 381 46 is_stmt 0 view .LVU213
 613 000c 0B68     		ldr	r3, [r1]
 614              		.loc 1 381 69 view .LVU214
 615 000e 43EA0243 		orr	r3, r3, r2, lsl #16
 616              		.loc 1 381 22 view .LVU215
 617 0012 4360     		str	r3, [r0, #4]
 382:./Library/stm32f4xx_ltdc.c **** 
 383:./Library/stm32f4xx_ltdc.c ****   /* Configures the vertical start and stop position */
 384:./Library/stm32f4xx_ltdc.c ****   wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 618              		.loc 1 384 3 is_stmt 1 view .LVU216
 619              		.loc 1 384 34 is_stmt 0 view .LVU217
 620 0014 CA68     		ldr	r2, [r1, #12]
 621              	.LVL24:
 385:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 622              		.loc 1 385 3 is_stmt 1 view .LVU218
 623              		.loc 1 385 14 is_stmt 0 view .LVU219
 624 0016 8368     		ldr	r3, [r0, #8]
 625              		.loc 1 385 22 view .LVU220
 626 0018 03F47043 		and	r3, r3, #61440
 627 001c 8360     		str	r3, [r0, #8]
 386:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 628              		.loc 1 386 3 is_stmt 1 view .LVU221
 629              		.loc 1 386 47 is_stmt 0 view .LVU222
 630 001e 8B68     		ldr	r3, [r1, #8]
 631              		.loc 1 386 68 view .LVU223
 632 0020 43EA0243 		orr	r3, r3, r2, lsl #16
 633              		.loc 1 386 23 view .LVU224
 634 0024 8360     		str	r3, [r0, #8]
 387:./Library/stm32f4xx_ltdc.c **** 
 388:./Library/stm32f4xx_ltdc.c ****   /* Specifies the pixel format */
 389:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 635              		.loc 1 389 3 is_stmt 1 view .LVU225
 636              		.loc 1 389 14 is_stmt 0 view .LVU226
 637 0026 0369     		ldr	r3, [r0, #16]
 638              		.loc 1 389 21 view .LVU227
 639 0028 23F00703 		bic	r3, r3, #7
 640 002c 0361     		str	r3, [r0, #16]
 390:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 641              		.loc 1 390 3 is_stmt 1 view .LVU228
 642              		.loc 1 390 45 is_stmt 0 view .LVU229
 643 002e 0B69     		ldr	r3, [r1, #16]
 644              		.loc 1 390 21 view .LVU230
 645 0030 0361     		str	r3, [r0, #16]
 391:./Library/stm32f4xx_ltdc.c **** 
 392:./Library/stm32f4xx_ltdc.c ****   /* Configures the default color values */
 393:./Library/stm32f4xx_ltdc.c ****   dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
 646              		.loc 1 393 3 is_stmt 1 view .LVU231
 647              		.loc 1 393 35 is_stmt 0 view .LVU232
 648 0032 CE69     		ldr	r6, [r1, #28]
 649              	.LVL25:
 394:./Library/stm32f4xx_ltdc.c ****   dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
ARM GAS  /tmp/ccY5771N.s 			page 19


 650              		.loc 1 394 3 is_stmt 1 view .LVU233
 651              		.loc 1 394 33 is_stmt 0 view .LVU234
 652 0034 0D6A     		ldr	r5, [r1, #32]
 653              	.LVL26:
 395:./Library/stm32f4xx_ltdc.c ****   dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 654              		.loc 1 395 3 is_stmt 1 view .LVU235
 655              		.loc 1 395 35 is_stmt 0 view .LVU236
 656 0036 4C6A     		ldr	r4, [r1, #36]
 657              	.LVL27:
 396:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCC
 658              		.loc 1 396 3 is_stmt 1 view .LVU237
 659              		.loc 1 396 14 is_stmt 0 view .LVU238
 660 0038 8369     		ldr	r3, [r0, #24]
 661              		.loc 1 396 21 view .LVU239
 662 003a 0022     		movs	r2, #0
 663              	.LVL28:
 664              		.loc 1 396 21 view .LVU240
 665 003c 8261     		str	r2, [r0, #24]
 397:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 666              		.loc 1 397 3 is_stmt 1 view .LVU241
 667              		.loc 1 397 45 is_stmt 0 view .LVU242
 668 003e 8B69     		ldr	r3, [r1, #24]
 669              		.loc 1 397 69 view .LVU243
 670 0040 43EA0623 		orr	r3, r3, r6, lsl #8
 671              		.loc 1 397 79 view .LVU244
 672 0044 43EA0543 		orr	r3, r3, r5, lsl #16
 398:./Library/stm32f4xx_ltdc.c ****                         dcred | dcalpha);
 673              		.loc 1 398 31 view .LVU245
 674 0048 43EA0463 		orr	r3, r3, r4, lsl #24
 397:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 675              		.loc 1 397 21 view .LVU246
 676 004c 8361     		str	r3, [r0, #24]
 399:./Library/stm32f4xx_ltdc.c **** 
 400:./Library/stm32f4xx_ltdc.c ****   /* Specifies the constant alpha value */      
 401:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 677              		.loc 1 401 3 is_stmt 1 view .LVU247
 678              		.loc 1 401 14 is_stmt 0 view .LVU248
 679 004e 4369     		ldr	r3, [r0, #20]
 680              		.loc 1 401 21 view .LVU249
 681 0050 23F0FF03 		bic	r3, r3, #255
 682 0054 4361     		str	r3, [r0, #20]
 402:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 683              		.loc 1 402 3 is_stmt 1 view .LVU250
 684              		.loc 1 402 45 is_stmt 0 view .LVU251
 685 0056 4B69     		ldr	r3, [r1, #20]
 686              		.loc 1 402 21 view .LVU252
 687 0058 4361     		str	r3, [r0, #20]
 403:./Library/stm32f4xx_ltdc.c **** 
 404:./Library/stm32f4xx_ltdc.c ****   /* Specifies the blending factors */
 405:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 688              		.loc 1 405 3 is_stmt 1 view .LVU253
 689              		.loc 1 405 14 is_stmt 0 view .LVU254
 690 005a C369     		ldr	r3, [r0, #28]
 691              		.loc 1 405 21 view .LVU255
 692 005c 23F4E063 		bic	r3, r3, #1792
 693 0060 23F00703 		bic	r3, r3, #7
 694 0064 C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccY5771N.s 			page 20


 406:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_B
 695              		.loc 1 406 3 is_stmt 1 view .LVU256
 696              		.loc 1 406 45 is_stmt 0 view .LVU257
 697 0066 8B6A     		ldr	r3, [r1, #40]
 698              		.loc 1 406 69 view .LVU258
 699 0068 CC6A     		ldr	r4, [r1, #44]
 700              	.LVL29:
 701              		.loc 1 406 69 view .LVU259
 702 006a 2343     		orrs	r3, r3, r4
 703              		.loc 1 406 21 view .LVU260
 704 006c C361     		str	r3, [r0, #28]
 407:./Library/stm32f4xx_ltdc.c **** 
 408:./Library/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer start address */
 409:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 705              		.loc 1 409 3 is_stmt 1 view .LVU261
 706              		.loc 1 409 14 is_stmt 0 view .LVU262
 707 006e 836A     		ldr	r3, [r0, #40]
 708              		.loc 1 409 22 view .LVU263
 709 0070 8262     		str	r2, [r0, #40]
 410:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
 710              		.loc 1 410 3 is_stmt 1 view .LVU264
 711              		.loc 1 410 46 is_stmt 0 view .LVU265
 712 0072 0B6B     		ldr	r3, [r1, #48]
 713              		.loc 1 410 22 view .LVU266
 714 0074 8362     		str	r3, [r0, #40]
 411:./Library/stm32f4xx_ltdc.c **** 
 412:./Library/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer pitch in byte */
 413:./Library/stm32f4xx_ltdc.c ****   cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 715              		.loc 1 413 3 is_stmt 1 view .LVU267
 716              		.loc 1 413 32 is_stmt 0 view .LVU268
 717 0076 8A6B     		ldr	r2, [r1, #56]
 718              	.LVL30:
 414:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 719              		.loc 1 414 3 is_stmt 1 view .LVU269
 720              		.loc 1 414 14 is_stmt 0 view .LVU270
 721 0078 C36A     		ldr	r3, [r0, #44]
 722              		.loc 1 414 23 view .LVU271
 723 007a 03F0E023 		and	r3, r3, #-536813568
 724 007e C362     		str	r3, [r0, #44]
 415:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 725              		.loc 1 415 3 is_stmt 1 view .LVU272
 726              		.loc 1 415 47 is_stmt 0 view .LVU273
 727 0080 4B6B     		ldr	r3, [r1, #52]
 728              		.loc 1 415 68 view .LVU274
 729 0082 43EA0243 		orr	r3, r3, r2, lsl #16
 730              		.loc 1 415 23 view .LVU275
 731 0086 C362     		str	r3, [r0, #44]
 416:./Library/stm32f4xx_ltdc.c **** 
 417:./Library/stm32f4xx_ltdc.c ****   /* Configures the frame buffer line number */
 418:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 732              		.loc 1 418 3 is_stmt 1 view .LVU276
 733              		.loc 1 418 14 is_stmt 0 view .LVU277
 734 0088 036B     		ldr	r3, [r0, #48]
 735              		.loc 1 418 24 view .LVU278
 736 008a 23F4FF63 		bic	r3, r3, #2040
 737 008e 23F00703 		bic	r3, r3, #7
 738 0092 0363     		str	r3, [r0, #48]
ARM GAS  /tmp/ccY5771N.s 			page 21


 419:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 739              		.loc 1 419 3 is_stmt 1 view .LVU279
 740              		.loc 1 419 48 is_stmt 0 view .LVU280
 741 0094 CB6B     		ldr	r3, [r1, #60]
 742              		.loc 1 419 24 view .LVU281
 743 0096 0363     		str	r3, [r0, #48]
 420:./Library/stm32f4xx_ltdc.c **** 
 421:./Library/stm32f4xx_ltdc.c **** }
 744              		.loc 1 421 1 view .LVU282
 745 0098 70BC     		pop	{r4, r5, r6}
 746              	.LCFI6:
 747              		.cfi_restore 6
 748              		.cfi_restore 5
 749              		.cfi_restore 4
 750              		.cfi_def_cfa_offset 0
 751              	.LVL31:
 752              		.loc 1 421 1 view .LVU283
 753 009a 7047     		bx	lr
 754              		.cfi_endproc
 755              	.LFE132:
 757              		.section	.text.LTDC_LayerStructInit,"ax",%progbits
 758              		.align	1
 759              		.global	LTDC_LayerStructInit
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	LTDC_LayerStructInit:
 765              	.LVL32:
 766              	.LFB133:
 422:./Library/stm32f4xx_ltdc.c **** 
 423:./Library/stm32f4xx_ltdc.c **** /**
 424:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Layer_InitStruct member with its default value.
 425:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Layer_InitStruct: pointer to a LTDC_LayerTypeDef structure which will
 426:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 427:./Library/stm32f4xx_ltdc.c ****   * @retval None
 428:./Library/stm32f4xx_ltdc.c ****   */
 429:./Library/stm32f4xx_ltdc.c **** 
 430:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerStructInit(LTDC_Layer_InitTypeDef * LTDC_Layer_InitStruct)
 431:./Library/stm32f4xx_ltdc.c **** {
 767              		.loc 1 431 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		@ link register save eliminated.
 432:./Library/stm32f4xx_ltdc.c ****   /*--------------- Reset Layer structure parameters values -------------------*/
 433:./Library/stm32f4xx_ltdc.c **** 
 434:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the horizontal limit member */
 435:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStart = 0x00;
 772              		.loc 1 435 3 view .LVU285
 773              		.loc 1 435 47 is_stmt 0 view .LVU286
 774 0000 0023     		movs	r3, #0
 775 0002 0360     		str	r3, [r0]
 436:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStop = 0x00;
 776              		.loc 1 436 3 is_stmt 1 view .LVU287
 777              		.loc 1 436 46 is_stmt 0 view .LVU288
 778 0004 4360     		str	r3, [r0, #4]
 437:./Library/stm32f4xx_ltdc.c **** 
ARM GAS  /tmp/ccY5771N.s 			page 22


 438:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the vertical limit member */
 439:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStart = 0x00;
 779              		.loc 1 439 3 is_stmt 1 view .LVU289
 780              		.loc 1 439 45 is_stmt 0 view .LVU290
 781 0006 8360     		str	r3, [r0, #8]
 440:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStop = 0x00;
 782              		.loc 1 440 3 is_stmt 1 view .LVU291
 783              		.loc 1 440 44 is_stmt 0 view .LVU292
 784 0008 C360     		str	r3, [r0, #12]
 441:./Library/stm32f4xx_ltdc.c **** 
 442:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the pixel format member */
 443:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_PixelFormat = LTDC_Pixelformat_ARGB8888;
 785              		.loc 1 443 3 is_stmt 1 view .LVU293
 786              		.loc 1 443 43 is_stmt 0 view .LVU294
 787 000a 0361     		str	r3, [r0, #16]
 444:./Library/stm32f4xx_ltdc.c **** 
 445:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the constant alpha value */
 446:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_ConstantAlpha = 0xFF;
 788              		.loc 1 446 3 is_stmt 1 view .LVU295
 789              		.loc 1 446 45 is_stmt 0 view .LVU296
 790 000c FF22     		movs	r2, #255
 791 000e 4261     		str	r2, [r0, #20]
 447:./Library/stm32f4xx_ltdc.c **** 
 448:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the default color values */
 449:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorBlue = 0x00;
 792              		.loc 1 449 3 is_stmt 1 view .LVU297
 793              		.loc 1 449 48 is_stmt 0 view .LVU298
 794 0010 8361     		str	r3, [r0, #24]
 450:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorGreen = 0x00;
 795              		.loc 1 450 3 is_stmt 1 view .LVU299
 796              		.loc 1 450 49 is_stmt 0 view .LVU300
 797 0012 C361     		str	r3, [r0, #28]
 451:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorRed = 0x00;
 798              		.loc 1 451 3 is_stmt 1 view .LVU301
 799              		.loc 1 451 47 is_stmt 0 view .LVU302
 800 0014 0362     		str	r3, [r0, #32]
 452:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha = 0x00;
 801              		.loc 1 452 3 is_stmt 1 view .LVU303
 802              		.loc 1 452 49 is_stmt 0 view .LVU304
 803 0016 4362     		str	r3, [r0, #36]
 453:./Library/stm32f4xx_ltdc.c **** 
 454:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the blending factors */
 455:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_PAxCA;
 804              		.loc 1 455 3 is_stmt 1 view .LVU305
 805              		.loc 1 455 48 is_stmt 0 view .LVU306
 806 0018 4FF4C062 		mov	r2, #1536
 807 001c 8262     		str	r2, [r0, #40]
 456:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_PAxCA;
 808              		.loc 1 456 3 is_stmt 1 view .LVU307
 809              		.loc 1 456 48 is_stmt 0 view .LVU308
 810 001e 0722     		movs	r2, #7
 811 0020 C262     		str	r2, [r0, #44]
 457:./Library/stm32f4xx_ltdc.c **** 
 458:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer start address */
 459:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBStartAdress = 0x00;
 812              		.loc 1 459 3 is_stmt 1 view .LVU309
 813              		.loc 1 459 46 is_stmt 0 view .LVU310
ARM GAS  /tmp/ccY5771N.s 			page 23


 814 0022 0363     		str	r3, [r0, #48]
 460:./Library/stm32f4xx_ltdc.c **** 
 461:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer pitch and line length */
 462:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineLength = 0x00;
 815              		.loc 1 462 3 is_stmt 1 view .LVU311
 816              		.loc 1 462 45 is_stmt 0 view .LVU312
 817 0024 4363     		str	r3, [r0, #52]
 463:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBPitch = 0x00;
 818              		.loc 1 463 3 is_stmt 1 view .LVU313
 819              		.loc 1 463 40 is_stmt 0 view .LVU314
 820 0026 8363     		str	r3, [r0, #56]
 464:./Library/stm32f4xx_ltdc.c **** 
 465:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer line number */
 466:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineNumber = 0x00;
 821              		.loc 1 466 3 is_stmt 1 view .LVU315
 822              		.loc 1 466 45 is_stmt 0 view .LVU316
 823 0028 C363     		str	r3, [r0, #60]
 467:./Library/stm32f4xx_ltdc.c **** }
 824              		.loc 1 467 1 view .LVU317
 825 002a 7047     		bx	lr
 826              		.cfi_endproc
 827              	.LFE133:
 829              		.section	.text.LTDC_LayerCmd,"ax",%progbits
 830              		.align	1
 831              		.global	LTDC_LayerCmd
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	LTDC_LayerCmd:
 837              	.LVL33:
 838              	.LFB134:
 468:./Library/stm32f4xx_ltdc.c **** 
 469:./Library/stm32f4xx_ltdc.c **** 
 470:./Library/stm32f4xx_ltdc.c **** /**
 471:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC_Layer Controller.
 472:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 473:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2
 474:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC_Layer peripheral.
 475:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 476:./Library/stm32f4xx_ltdc.c ****   * @retval None
 477:./Library/stm32f4xx_ltdc.c ****   */
 478:./Library/stm32f4xx_ltdc.c **** 
 479:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 480:./Library/stm32f4xx_ltdc.c **** {
 839              		.loc 1 480 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 0
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		@ link register save eliminated.
 481:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 482:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 844              		.loc 1 482 3 view .LVU319
 483:./Library/stm32f4xx_ltdc.c **** 
 484:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 845              		.loc 1 484 3 view .LVU320
 846              		.loc 1 484 6 is_stmt 0 view .LVU321
 847 0000 21B1     		cbz	r1, .L33
ARM GAS  /tmp/ccY5771N.s 			page 24


 485:./Library/stm32f4xx_ltdc.c ****   {
 486:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC_Layer by setting LEN bit */
 487:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 848              		.loc 1 487 5 is_stmt 1 view .LVU322
 849              		.loc 1 487 16 is_stmt 0 view .LVU323
 850 0002 0368     		ldr	r3, [r0]
 851              		.loc 1 487 21 view .LVU324
 852 0004 43F00103 		orr	r3, r3, #1
 853 0008 0360     		str	r3, [r0]
 854 000a 7047     		bx	lr
 855              	.L33:
 488:./Library/stm32f4xx_ltdc.c ****   }
 489:./Library/stm32f4xx_ltdc.c ****   else
 490:./Library/stm32f4xx_ltdc.c ****   {
 491:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC_Layer by clearing LEN bit */
 492:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 856              		.loc 1 492 5 is_stmt 1 view .LVU325
 857              		.loc 1 492 16 is_stmt 0 view .LVU326
 858 000c 0368     		ldr	r3, [r0]
 859              		.loc 1 492 21 view .LVU327
 860 000e 23F00103 		bic	r3, r3, #1
 861 0012 0360     		str	r3, [r0]
 493:./Library/stm32f4xx_ltdc.c ****   }
 494:./Library/stm32f4xx_ltdc.c **** }
 862              		.loc 1 494 1 view .LVU328
 863 0014 7047     		bx	lr
 864              		.cfi_endproc
 865              	.LFE134:
 867              		.section	.text.LTDC_GetPosStatus,"ax",%progbits
 868              		.align	1
 869              		.global	LTDC_GetPosStatus
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 874              	LTDC_GetPosStatus:
 875              	.LVL34:
 876              	.LFB135:
 495:./Library/stm32f4xx_ltdc.c **** 
 496:./Library/stm32f4xx_ltdc.c **** 
 497:./Library/stm32f4xx_ltdc.c **** /**
 498:./Library/stm32f4xx_ltdc.c ****   * @brief  Get the current position.
 499:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure that contains
 500:./Library/stm32f4xx_ltdc.c ****   *         the current position.
 501:./Library/stm32f4xx_ltdc.c ****   * @retval None
 502:./Library/stm32f4xx_ltdc.c ****   */
 503:./Library/stm32f4xx_ltdc.c **** 
 504:./Library/stm32f4xx_ltdc.c **** LTDC_PosTypeDef LTDC_GetPosStatus(void)
 505:./Library/stm32f4xx_ltdc.c **** {
 877              		.loc 1 505 1 is_stmt 1 view -0
 878              		.cfi_startproc
 879              		@ args = 0, pretend = 0, frame = 0
 880              		@ frame_needed = 0, uses_anonymous_args = 0
 881              		@ link register save eliminated.
 506:./Library/stm32f4xx_ltdc.c ****   LTDC_PosTypeDef LTDC_Pos_InitStruct;
 882              		.loc 1 506 3 view .LVU330
 507:./Library/stm32f4xx_ltdc.c **** 
 508:./Library/stm32f4xx_ltdc.c ****   LTDC->CPSR &= ~(LTDC_CPSR_CYPOS | LTDC_CPSR_CXPOS);
ARM GAS  /tmp/ccY5771N.s 			page 25


 883              		.loc 1 508 3 view .LVU331
 884              		.loc 1 508 7 is_stmt 0 view .LVU332
 885 0000 054A     		ldr	r2, .L36
 886 0002 516C     		ldr	r1, [r2, #68]
 887              		.loc 1 508 14 view .LVU333
 888 0004 0021     		movs	r1, #0
 889 0006 5164     		str	r1, [r2, #68]
 509:./Library/stm32f4xx_ltdc.c **** 
 510:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSX = (uint32_t)(LTDC->CPSR >> 16);
 890              		.loc 1 510 3 is_stmt 1 view .LVU334
 891              		.loc 1 510 50 is_stmt 0 view .LVU335
 892 0008 516C     		ldr	r1, [r2, #68]
 893              		.loc 1 510 57 view .LVU336
 894 000a 090C     		lsrs	r1, r1, #16
 895              		.loc 1 510 33 view .LVU337
 896 000c 0160     		str	r1, [r0]
 511:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSY = (uint32_t)(LTDC->CPSR & 0xFFFF);
 897              		.loc 1 511 3 is_stmt 1 view .LVU338
 898              		.loc 1 511 50 is_stmt 0 view .LVU339
 899 000e 526C     		ldr	r2, [r2, #68]
 900              		.loc 1 511 35 view .LVU340
 901 0010 92B2     		uxth	r2, r2
 902              		.loc 1 511 33 view .LVU341
 903 0012 4260     		str	r2, [r0, #4]
 512:./Library/stm32f4xx_ltdc.c **** 
 513:./Library/stm32f4xx_ltdc.c ****   return LTDC_Pos_InitStruct;
 904              		.loc 1 513 3 is_stmt 1 view .LVU342
 514:./Library/stm32f4xx_ltdc.c **** }
 905              		.loc 1 514 1 is_stmt 0 view .LVU343
 906 0014 7047     		bx	lr
 907              	.L37:
 908 0016 00BF     		.align	2
 909              	.L36:
 910 0018 00680140 		.word	1073833984
 911              		.cfi_endproc
 912              	.LFE135:
 914              		.section	.text.LTDC_PosStructInit,"ax",%progbits
 915              		.align	1
 916              		.global	LTDC_PosStructInit
 917              		.syntax unified
 918              		.thumb
 919              		.thumb_func
 921              	LTDC_PosStructInit:
 922              	.LVL35:
 923              	.LFB136:
 515:./Library/stm32f4xx_ltdc.c **** 
 516:./Library/stm32f4xx_ltdc.c **** /**
 517:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Pos_InitStruct member with its default value.
 518:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure which will
 519:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 520:./Library/stm32f4xx_ltdc.c ****   * @retval None
 521:./Library/stm32f4xx_ltdc.c ****   */
 522:./Library/stm32f4xx_ltdc.c **** 
 523:./Library/stm32f4xx_ltdc.c **** void LTDC_PosStructInit(LTDC_PosTypeDef* LTDC_Pos_InitStruct)
 524:./Library/stm32f4xx_ltdc.c **** {
 924              		.loc 1 524 1 is_stmt 1 view -0
 925              		.cfi_startproc
ARM GAS  /tmp/ccY5771N.s 			page 26


 926              		@ args = 0, pretend = 0, frame = 0
 927              		@ frame_needed = 0, uses_anonymous_args = 0
 928              		@ link register save eliminated.
 525:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSX = 0x00;
 929              		.loc 1 525 3 view .LVU345
 930              		.loc 1 525 34 is_stmt 0 view .LVU346
 931 0000 0023     		movs	r3, #0
 932 0002 0360     		str	r3, [r0]
 526:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSY = 0x00;
 933              		.loc 1 526 3 is_stmt 1 view .LVU347
 934              		.loc 1 526 34 is_stmt 0 view .LVU348
 935 0004 4360     		str	r3, [r0, #4]
 527:./Library/stm32f4xx_ltdc.c **** }
 936              		.loc 1 527 1 view .LVU349
 937 0006 7047     		bx	lr
 938              		.cfi_endproc
 939              	.LFE136:
 941              		.section	.text.LTDC_GetCDStatus,"ax",%progbits
 942              		.align	1
 943              		.global	LTDC_GetCDStatus
 944              		.syntax unified
 945              		.thumb
 946              		.thumb_func
 948              	LTDC_GetCDStatus:
 949              	.LVL36:
 950              	.LFB137:
 528:./Library/stm32f4xx_ltdc.c **** 
 529:./Library/stm32f4xx_ltdc.c **** /**
 530:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 531:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CD: specifies the flag to check.
 532:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 533:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VDES: vertical data enable current status.
 534:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HDES: horizontal data enable current status.
 535:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VSYNC:  Vertical Synchronization current status.
 536:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HSYNC:  Horizontal Synchronization current status.
 537:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_CD (SET or RESET).
 538:./Library/stm32f4xx_ltdc.c ****   */
 539:./Library/stm32f4xx_ltdc.c **** 
 540:./Library/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetCDStatus(uint32_t LTDC_CD)
 541:./Library/stm32f4xx_ltdc.c **** {
 951              		.loc 1 541 1 is_stmt 1 view -0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 0
 954              		@ frame_needed = 0, uses_anonymous_args = 0
 955              		@ link register save eliminated.
 542:./Library/stm32f4xx_ltdc.c ****   FlagStatus bitstatus;
 956              		.loc 1 542 3 view .LVU351
 543:./Library/stm32f4xx_ltdc.c **** 
 544:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 545:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_GET_CD(LTDC_CD));
 957              		.loc 1 545 3 view .LVU352
 546:./Library/stm32f4xx_ltdc.c **** 
 547:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->CDSR & LTDC_CD) != (uint32_t)RESET)
 958              		.loc 1 547 3 view .LVU353
 959              		.loc 1 547 12 is_stmt 0 view .LVU354
 960 0000 034B     		ldr	r3, .L42
 961 0002 9B6C     		ldr	r3, [r3, #72]
ARM GAS  /tmp/ccY5771N.s 			page 27


 962              		.loc 1 547 6 view .LVU355
 963 0004 0342     		tst	r3, r0
 964 0006 01D0     		beq	.L41
 548:./Library/stm32f4xx_ltdc.c ****   {
 549:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 965              		.loc 1 549 15 view .LVU356
 966 0008 0120     		movs	r0, #1
 967              	.LVL37:
 968              		.loc 1 549 15 view .LVU357
 969 000a 7047     		bx	lr
 970              	.LVL38:
 971              	.L41:
 550:./Library/stm32f4xx_ltdc.c ****   }
 551:./Library/stm32f4xx_ltdc.c ****   else
 552:./Library/stm32f4xx_ltdc.c ****   {
 553:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 972              		.loc 1 553 15 view .LVU358
 973 000c 0020     		movs	r0, #0
 974              	.LVL39:
 554:./Library/stm32f4xx_ltdc.c ****   }
 555:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 975              		.loc 1 555 3 is_stmt 1 view .LVU359
 556:./Library/stm32f4xx_ltdc.c **** }
 976              		.loc 1 556 1 is_stmt 0 view .LVU360
 977 000e 7047     		bx	lr
 978              	.L43:
 979              		.align	2
 980              	.L42:
 981 0010 00680140 		.word	1073833984
 982              		.cfi_endproc
 983              	.LFE137:
 985              		.section	.text.LTDC_ColorKeyingConfig,"ax",%progbits
 986              		.align	1
 987              		.global	LTDC_ColorKeyingConfig
 988              		.syntax unified
 989              		.thumb
 990              		.thumb_func
 992              	LTDC_ColorKeyingConfig:
 993              	.LVL40:
 994              	.LFB138:
 557:./Library/stm32f4xx_ltdc.c **** 
 558:./Library/stm32f4xx_ltdc.c **** /**
 559:./Library/stm32f4xx_ltdc.c ****   * @brief  Set and configure the color keying.
 560:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef 
 561:./Library/stm32f4xx_ltdc.c ****   *         structure that contains the color keying configuration.
 562:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 563:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 564:./Library/stm32f4xx_ltdc.c ****   * @retval None
 565:./Library/stm32f4xx_ltdc.c ****   */
 566:./Library/stm32f4xx_ltdc.c **** 
 567:./Library/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingConfig(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_ColorKeying_InitTypeDef* LTDC_col
 568:./Library/stm32f4xx_ltdc.c **** { 
 995              		.loc 1 568 1 is_stmt 1 view -0
 996              		.cfi_startproc
 997              		@ args = 0, pretend = 0, frame = 0
 998              		@ frame_needed = 0, uses_anonymous_args = 0
 999              		@ link register save eliminated.
ARM GAS  /tmp/ccY5771N.s 			page 28


 569:./Library/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 1000              		.loc 1 569 3 view .LVU362
 570:./Library/stm32f4xx_ltdc.c ****   uint32_t ckred = 0;
 1001              		.loc 1 570 3 view .LVU363
 571:./Library/stm32f4xx_ltdc.c **** 
 572:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 573:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1002              		.loc 1 573 3 view .LVU364
 574:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue));
 1003              		.loc 1 574 3 view .LVU365
 575:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen));
 1004              		.loc 1 575 3 view .LVU366
 576:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed));
 1005              		.loc 1 576 3 view .LVU367
 577:./Library/stm32f4xx_ltdc.c ****   
 578:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1006              		.loc 1 578 3 view .LVU368
 1007              		.loc 1 578 6 is_stmt 0 view .LVU369
 1008 0000 BAB1     		cbz	r2, .L45
 568:./Library/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 1009              		.loc 1 568 1 view .LVU370
 1010 0002 30B4     		push	{r4, r5}
 1011              	.LCFI7:
 1012              		.cfi_def_cfa_offset 8
 1013              		.cfi_offset 4, -8
 1014              		.cfi_offset 5, -4
 579:./Library/stm32f4xx_ltdc.c ****   {
 580:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC color keying by setting COLKEN bit */
 581:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 1015              		.loc 1 581 5 is_stmt 1 view .LVU371
 1016              		.loc 1 581 16 is_stmt 0 view .LVU372
 1017 0004 0368     		ldr	r3, [r0]
 1018              		.loc 1 581 21 view .LVU373
 1019 0006 43F00203 		orr	r3, r3, #2
 1020 000a 0360     		str	r3, [r0]
 582:./Library/stm32f4xx_ltdc.c ****     
 583:./Library/stm32f4xx_ltdc.c ****     /* Sets the color keying values */
 584:./Library/stm32f4xx_ltdc.c ****     ckgreen = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen << 8);
 1021              		.loc 1 584 5 is_stmt 1 view .LVU374
 1022              		.loc 1 584 43 is_stmt 0 view .LVU375
 1023 000c 4D68     		ldr	r5, [r1, #4]
 1024              	.LVL41:
 585:./Library/stm32f4xx_ltdc.c ****     ckred = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed << 16);
 1025              		.loc 1 585 5 is_stmt 1 view .LVU376
 1026              		.loc 1 585 41 is_stmt 0 view .LVU377
 1027 000e 8C68     		ldr	r4, [r1, #8]
 1028              	.LVL42:
 586:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR  &= ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 1029              		.loc 1 586 5 is_stmt 1 view .LVU378
 1030              		.loc 1 586 16 is_stmt 0 view .LVU379
 1031 0010 C368     		ldr	r3, [r0, #12]
 1032              		.loc 1 586 24 view .LVU380
 1033 0012 03F07F43 		and	r3, r3, #-16777216
 1034 0016 C360     		str	r3, [r0, #12]
 587:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR |= (LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue | ckgreen | ckred);
 1035              		.loc 1 587 5 is_stmt 1 view .LVU381
 1036              		.loc 1 587 16 is_stmt 0 view .LVU382
ARM GAS  /tmp/ccY5771N.s 			page 29


 1037 0018 C268     		ldr	r2, [r0, #12]
 1038              	.LVL43:
 1039              		.loc 1 587 54 view .LVU383
 1040 001a 0B68     		ldr	r3, [r1]
 1041              		.loc 1 587 74 view .LVU384
 1042 001c 43EA0523 		orr	r3, r3, r5, lsl #8
 1043              		.loc 1 587 84 view .LVU385
 1044 0020 43EA0443 		orr	r3, r3, r4, lsl #16
 1045              		.loc 1 587 23 view .LVU386
 1046 0024 1343     		orrs	r3, r3, r2
 1047 0026 C360     		str	r3, [r0, #12]
 588:./Library/stm32f4xx_ltdc.c ****   }
 589:./Library/stm32f4xx_ltdc.c ****   else
 590:./Library/stm32f4xx_ltdc.c ****   {
 591:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC color keying by clearing COLKEN bit */
 592:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 593:./Library/stm32f4xx_ltdc.c ****   }
 594:./Library/stm32f4xx_ltdc.c ****   
 595:./Library/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 596:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1048              		.loc 1 596 3 is_stmt 1 view .LVU387
 1049              		.loc 1 596 14 is_stmt 0 view .LVU388
 1050 0028 064B     		ldr	r3, .L51
 1051 002a 0122     		movs	r2, #1
 1052 002c 5A62     		str	r2, [r3, #36]
 597:./Library/stm32f4xx_ltdc.c **** }
 1053              		.loc 1 597 1 view .LVU389
 1054 002e 30BC     		pop	{r4, r5}
 1055              	.LCFI8:
 1056              		.cfi_restore 5
 1057              		.cfi_restore 4
 1058              		.cfi_def_cfa_offset 0
 1059              	.LVL44:
 1060              		.loc 1 597 1 view .LVU390
 1061 0030 7047     		bx	lr
 1062              	.LVL45:
 1063              	.L45:
 592:./Library/stm32f4xx_ltdc.c ****   }
 1064              		.loc 1 592 5 is_stmt 1 view .LVU391
 592:./Library/stm32f4xx_ltdc.c ****   }
 1065              		.loc 1 592 16 is_stmt 0 view .LVU392
 1066 0032 0368     		ldr	r3, [r0]
 592:./Library/stm32f4xx_ltdc.c ****   }
 1067              		.loc 1 592 21 view .LVU393
 1068 0034 23F00203 		bic	r3, r3, #2
 1069 0038 0360     		str	r3, [r0]
 596:./Library/stm32f4xx_ltdc.c **** }
 1070              		.loc 1 596 3 is_stmt 1 view .LVU394
 596:./Library/stm32f4xx_ltdc.c **** }
 1071              		.loc 1 596 14 is_stmt 0 view .LVU395
 1072 003a 024B     		ldr	r3, .L51
 1073 003c 0122     		movs	r2, #1
 1074              	.LVL46:
 596:./Library/stm32f4xx_ltdc.c **** }
 1075              		.loc 1 596 14 view .LVU396
 1076 003e 5A62     		str	r2, [r3, #36]
 1077 0040 7047     		bx	lr
ARM GAS  /tmp/ccY5771N.s 			page 30


 1078              	.L52:
 1079 0042 00BF     		.align	2
 1080              	.L51:
 1081 0044 00680140 		.word	1073833984
 1082              		.cfi_endproc
 1083              	.LFE138:
 1085              		.section	.text.LTDC_ColorKeyingStructInit,"ax",%progbits
 1086              		.align	1
 1087              		.global	LTDC_ColorKeyingStructInit
 1088              		.syntax unified
 1089              		.thumb
 1090              		.thumb_func
 1092              	LTDC_ColorKeyingStructInit:
 1093              	.LVL47:
 1094              	.LFB139:
 598:./Library/stm32f4xx_ltdc.c **** 
 599:./Library/stm32f4xx_ltdc.c **** /**
 600:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_colorkeying_InitStruct member with its default value.
 601:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef structure which 
 602:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 603:./Library/stm32f4xx_ltdc.c ****   * @retval None
 604:./Library/stm32f4xx_ltdc.c ****   */
 605:./Library/stm32f4xx_ltdc.c **** 
 606:./Library/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingStructInit(LTDC_ColorKeying_InitTypeDef* LTDC_colorkeying_InitStruct)
 607:./Library/stm32f4xx_ltdc.c **** {
 1095              		.loc 1 607 1 is_stmt 1 view -0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099              		@ link register save eliminated.
 608:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the color keying values */
 609:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue = 0x00;
 1100              		.loc 1 609 3 view .LVU398
 1101              		.loc 1 609 50 is_stmt 0 view .LVU399
 1102 0000 0023     		movs	r3, #0
 1103 0002 0360     		str	r3, [r0]
 610:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen = 0x00;
 1104              		.loc 1 610 3 is_stmt 1 view .LVU400
 1105              		.loc 1 610 51 is_stmt 0 view .LVU401
 1106 0004 4360     		str	r3, [r0, #4]
 611:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed = 0x00;
 1107              		.loc 1 611 3 is_stmt 1 view .LVU402
 1108              		.loc 1 611 49 is_stmt 0 view .LVU403
 1109 0006 8360     		str	r3, [r0, #8]
 612:./Library/stm32f4xx_ltdc.c **** }
 1110              		.loc 1 612 1 view .LVU404
 1111 0008 7047     		bx	lr
 1112              		.cfi_endproc
 1113              	.LFE139:
 1115              		.section	.text.LTDC_CLUTCmd,"ax",%progbits
 1116              		.align	1
 1117              		.global	LTDC_CLUTCmd
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1122              	LTDC_CLUTCmd:
 1123              	.LVL48:
ARM GAS  /tmp/ccY5771N.s 			page 31


 1124              	.LFB140:
 613:./Library/stm32f4xx_ltdc.c **** 
 614:./Library/stm32f4xx_ltdc.c **** 
 615:./Library/stm32f4xx_ltdc.c **** /**
 616:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables CLUT.
 617:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of CLUT.
 618:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 619:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2  
 620:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 621:./Library/stm32f4xx_ltdc.c ****   * @retval None
 622:./Library/stm32f4xx_ltdc.c ****   */
 623:./Library/stm32f4xx_ltdc.c **** 
 624:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 625:./Library/stm32f4xx_ltdc.c **** {
 1125              		.loc 1 625 1 is_stmt 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
 626:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 627:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1130              		.loc 1 627 3 view .LVU406
 628:./Library/stm32f4xx_ltdc.c **** 
 629:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1131              		.loc 1 629 3 view .LVU407
 1132              		.loc 1 629 6 is_stmt 0 view .LVU408
 1133 0000 39B1     		cbz	r1, .L55
 630:./Library/stm32f4xx_ltdc.c ****   {
 631:./Library/stm32f4xx_ltdc.c ****     /* Enable CLUT by setting CLUTEN bit */
 632:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 1134              		.loc 1 632 5 is_stmt 1 view .LVU409
 1135              		.loc 1 632 16 is_stmt 0 view .LVU410
 1136 0002 0368     		ldr	r3, [r0]
 1137              		.loc 1 632 21 view .LVU411
 1138 0004 43F01003 		orr	r3, r3, #16
 1139 0008 0360     		str	r3, [r0]
 1140              	.L56:
 633:./Library/stm32f4xx_ltdc.c ****   }
 634:./Library/stm32f4xx_ltdc.c ****   else
 635:./Library/stm32f4xx_ltdc.c ****   {
 636:./Library/stm32f4xx_ltdc.c ****     /* Disable CLUT by clearing CLUTEN bit */
 637:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 638:./Library/stm32f4xx_ltdc.c ****   }
 639:./Library/stm32f4xx_ltdc.c ****   
 640:./Library/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 641:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1141              		.loc 1 641 3 is_stmt 1 view .LVU412
 1142              		.loc 1 641 14 is_stmt 0 view .LVU413
 1143 000a 044B     		ldr	r3, .L57
 1144 000c 0122     		movs	r2, #1
 1145 000e 5A62     		str	r2, [r3, #36]
 642:./Library/stm32f4xx_ltdc.c **** }
 1146              		.loc 1 642 1 view .LVU414
 1147 0010 7047     		bx	lr
 1148              	.L55:
 637:./Library/stm32f4xx_ltdc.c ****   }
 1149              		.loc 1 637 5 is_stmt 1 view .LVU415
ARM GAS  /tmp/ccY5771N.s 			page 32


 637:./Library/stm32f4xx_ltdc.c ****   }
 1150              		.loc 1 637 16 is_stmt 0 view .LVU416
 1151 0012 0368     		ldr	r3, [r0]
 637:./Library/stm32f4xx_ltdc.c ****   }
 1152              		.loc 1 637 21 view .LVU417
 1153 0014 23F01003 		bic	r3, r3, #16
 1154 0018 0360     		str	r3, [r0]
 1155 001a F6E7     		b	.L56
 1156              	.L58:
 1157              		.align	2
 1158              	.L57:
 1159 001c 00680140 		.word	1073833984
 1160              		.cfi_endproc
 1161              	.LFE140:
 1163              		.section	.text.LTDC_CLUTInit,"ax",%progbits
 1164              		.align	1
 1165              		.global	LTDC_CLUTInit
 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1170              	LTDC_CLUTInit:
 1171              	.LVL49:
 1172              	.LFB141:
 643:./Library/stm32f4xx_ltdc.c **** 
 644:./Library/stm32f4xx_ltdc.c **** /**
 645:./Library/stm32f4xx_ltdc.c ****   * @brief  configure the CLUT.
 646:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure that contains
 647:./Library/stm32f4xx_ltdc.c ****   *         the CLUT configuration.
 648:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 649:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 650:./Library/stm32f4xx_ltdc.c ****   * @retval None
 651:./Library/stm32f4xx_ltdc.c ****   */
 652:./Library/stm32f4xx_ltdc.c **** 
 653:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 654:./Library/stm32f4xx_ltdc.c **** {  
 1173              		.loc 1 654 1 is_stmt 1 view -0
 1174              		.cfi_startproc
 1175              		@ args = 0, pretend = 0, frame = 0
 1176              		@ frame_needed = 0, uses_anonymous_args = 0
 1177              		@ link register save eliminated.
 1178              		.loc 1 654 1 is_stmt 0 view .LVU419
 1179 0000 30B4     		push	{r4, r5}
 1180              	.LCFI9:
 1181              		.cfi_def_cfa_offset 8
 1182              		.cfi_offset 4, -8
 1183              		.cfi_offset 5, -4
 655:./Library/stm32f4xx_ltdc.c ****   uint32_t green = 0;
 1184              		.loc 1 655 3 is_stmt 1 view .LVU420
 1185              	.LVL50:
 656:./Library/stm32f4xx_ltdc.c ****   uint32_t red = 0;
 1186              		.loc 1 656 3 view .LVU421
 657:./Library/stm32f4xx_ltdc.c ****   uint32_t clutadd = 0;
 1187              		.loc 1 657 3 view .LVU422
 658:./Library/stm32f4xx_ltdc.c **** 
 659:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 660:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_CLUTAdress));
 1188              		.loc 1 660 3 view .LVU423
ARM GAS  /tmp/ccY5771N.s 			page 33


 661:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_RedValue));
 1189              		.loc 1 661 3 view .LVU424
 662:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_GreenValue));
 1190              		.loc 1 662 3 view .LVU425
 663:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_BlueValue));
 1191              		.loc 1 663 3 view .LVU426
 664:./Library/stm32f4xx_ltdc.c ****     
 665:./Library/stm32f4xx_ltdc.c ****   /* Specifies the CLUT address and RGB value */
 666:./Library/stm32f4xx_ltdc.c ****   green = (LTDC_CLUT_InitStruct->LTDC_GreenValue << 8);
 1192              		.loc 1 666 3 view .LVU427
 1193              		.loc 1 666 32 is_stmt 0 view .LVU428
 1194 0002 8C68     		ldr	r4, [r1, #8]
 1195              	.LVL51:
 667:./Library/stm32f4xx_ltdc.c ****   red = (LTDC_CLUT_InitStruct->LTDC_RedValue << 16);
 1196              		.loc 1 667 3 is_stmt 1 view .LVU429
 1197              		.loc 1 667 30 is_stmt 0 view .LVU430
 1198 0004 CA68     		ldr	r2, [r1, #12]
 1199              	.LVL52:
 668:./Library/stm32f4xx_ltdc.c ****   clutadd = (LTDC_CLUT_InitStruct->LTDC_CLUTAdress << 24);
 1200              		.loc 1 668 3 is_stmt 1 view .LVU431
 1201              		.loc 1 668 34 is_stmt 0 view .LVU432
 1202 0006 0D68     		ldr	r5, [r1]
 1203              	.LVL53:
 669:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1204              		.loc 1 669 3 is_stmt 1 view .LVU433
 1205              		.loc 1 669 57 is_stmt 0 view .LVU434
 1206 0008 4B68     		ldr	r3, [r1, #4]
 1207              		.loc 1 669 35 view .LVU435
 1208 000a 43EA0563 		orr	r3, r3, r5, lsl #24
 1209              		.loc 1 669 74 view .LVU436
 1210 000e 43EA0423 		orr	r3, r3, r4, lsl #8
 670:./Library/stm32f4xx_ltdc.c ****                               green | red);
 1211              		.loc 1 670 37 view .LVU437
 1212 0012 43EA0243 		orr	r3, r3, r2, lsl #16
 669:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1213              		.loc 1 669 24 view .LVU438
 1214 0016 0364     		str	r3, [r0, #64]
 671:./Library/stm32f4xx_ltdc.c **** }
 1215              		.loc 1 671 1 view .LVU439
 1216 0018 30BC     		pop	{r4, r5}
 1217              	.LCFI10:
 1218              		.cfi_restore 5
 1219              		.cfi_restore 4
 1220              		.cfi_def_cfa_offset 0
 1221              	.LVL54:
 1222              		.loc 1 671 1 view .LVU440
 1223 001a 7047     		bx	lr
 1224              		.cfi_endproc
 1225              	.LFE141:
 1227              		.section	.text.LTDC_CLUTStructInit,"ax",%progbits
 1228              		.align	1
 1229              		.global	LTDC_CLUTStructInit
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1234              	LTDC_CLUTStructInit:
 1235              	.LVL55:
ARM GAS  /tmp/ccY5771N.s 			page 34


 1236              	.LFB142:
 672:./Library/stm32f4xx_ltdc.c **** 
 673:./Library/stm32f4xx_ltdc.c **** /**
 674:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_CLUT_InitStruct member with its default value.
 675:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure which will
 676:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 677:./Library/stm32f4xx_ltdc.c ****   * @retval None
 678:./Library/stm32f4xx_ltdc.c ****   */
 679:./Library/stm32f4xx_ltdc.c **** 
 680:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTStructInit(LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 681:./Library/stm32f4xx_ltdc.c **** {
 1237              		.loc 1 681 1 is_stmt 1 view -0
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 0
 1240              		@ frame_needed = 0, uses_anonymous_args = 0
 1241              		@ link register save eliminated.
 682:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the CLUT address and RGB values */
 683:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_CLUTAdress = 0x00;
 1242              		.loc 1 683 3 view .LVU442
 1243              		.loc 1 683 41 is_stmt 0 view .LVU443
 1244 0000 0023     		movs	r3, #0
 1245 0002 0360     		str	r3, [r0]
 684:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_BlueValue = 0x00;
 1246              		.loc 1 684 3 is_stmt 1 view .LVU444
 1247              		.loc 1 684 40 is_stmt 0 view .LVU445
 1248 0004 4360     		str	r3, [r0, #4]
 685:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_GreenValue = 0x00;
 1249              		.loc 1 685 3 is_stmt 1 view .LVU446
 1250              		.loc 1 685 41 is_stmt 0 view .LVU447
 1251 0006 8360     		str	r3, [r0, #8]
 686:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_RedValue = 0x00;
 1252              		.loc 1 686 3 is_stmt 1 view .LVU448
 1253              		.loc 1 686 39 is_stmt 0 view .LVU449
 1254 0008 C360     		str	r3, [r0, #12]
 687:./Library/stm32f4xx_ltdc.c **** }
 1255              		.loc 1 687 1 view .LVU450
 1256 000a 7047     		bx	lr
 1257              		.cfi_endproc
 1258              	.LFE142:
 1260              		.section	.text.LTDC_LayerPosition,"ax",%progbits
 1261              		.align	1
 1262              		.global	LTDC_LayerPosition
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1267              	LTDC_LayerPosition:
 1268              	.LVL56:
 1269              	.LFB143:
 688:./Library/stm32f4xx_ltdc.c **** 
 689:./Library/stm32f4xx_ltdc.c **** 
 690:./Library/stm32f4xx_ltdc.c **** /**
 691:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure the layer position.
 692:./Library/stm32f4xx_ltdc.c ****   * @param  OffsetX: horizontal offset from start active width .
 693:./Library/stm32f4xx_ltdc.c ****   * @param  OffsetY: vertical offset from start active height.   
 694:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 695:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 696:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
ARM GAS  /tmp/ccY5771N.s 			page 35


 697:./Library/stm32f4xx_ltdc.c ****   *         position reconfiguration.
 698:./Library/stm32f4xx_ltdc.c ****   */
 699:./Library/stm32f4xx_ltdc.c **** 
 700:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerPosition(LTDC_Layer_TypeDef* LTDC_Layerx, uint16_t OffsetX, uint16_t OffsetY)
 701:./Library/stm32f4xx_ltdc.c **** {
 1270              		.loc 1 701 1 is_stmt 1 view -0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 1275              		.loc 1 701 1 is_stmt 0 view .LVU452
 1276 0000 10B4     		push	{r4}
 1277              	.LCFI11:
 1278              		.cfi_def_cfa_offset 4
 1279              		.cfi_offset 4, -4
 702:./Library/stm32f4xx_ltdc.c ****   
 703:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg, temp;
 1280              		.loc 1 703 3 is_stmt 1 view .LVU453
 704:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 1281              		.loc 1 704 3 view .LVU454
 705:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 1282              		.loc 1 705 3 view .LVU455
 706:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 1283              		.loc 1 706 3 view .LVU456
 707:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;
 1284              		.loc 1 707 3 view .LVU457
 708:./Library/stm32f4xx_ltdc.c ****   
 709:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 1285              		.loc 1 709 3 view .LVU458
 1286              		.loc 1 709 14 is_stmt 0 view .LVU459
 1287 0002 4368     		ldr	r3, [r0, #4]
 1288              		.loc 1 709 22 view .LVU460
 1289 0004 03F47043 		and	r3, r3, #61440
 1290 0008 4360     		str	r3, [r0, #4]
 710:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 1291              		.loc 1 710 3 is_stmt 1 view .LVU461
 1292              		.loc 1 710 14 is_stmt 0 view .LVU462
 1293 000a 8368     		ldr	r3, [r0, #8]
 1294              		.loc 1 710 22 view .LVU463
 1295 000c 03F47043 		and	r3, r3, #61440
 1296 0010 8360     		str	r3, [r0, #8]
 711:./Library/stm32f4xx_ltdc.c ****   
 712:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical start position */
 713:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC->BPCR;
 1297              		.loc 1 713 3 is_stmt 1 view .LVU464
 1298              		.loc 1 713 11 is_stmt 0 view .LVU465
 1299 0012 1A4B     		ldr	r3, .L74
 1300 0014 DC68     		ldr	r4, [r3, #12]
 1301              	.LVL57:
 714:./Library/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg >> 16) + 1 + OffsetX;
 1302              		.loc 1 714 3 is_stmt 1 view .LVU466
 1303              		.loc 1 714 42 is_stmt 0 view .LVU467
 1304 0016 01EB1443 		add	r3, r1, r4, lsr #16
 1305              		.loc 1 714 20 view .LVU468
 1306 001a 03F1010C 		add	ip, r3, #1
 1307              	.LVL58:
 715:./Library/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0xFFFF) + 1 + OffsetY;
ARM GAS  /tmp/ccY5771N.s 			page 36


 1308              		.loc 1 715 3 is_stmt 1 view .LVU469
 1309              		.loc 1 715 43 is_stmt 0 view .LVU470
 1310 001e 12FA84F2 		uxtah	r2, r2, r4
 1311              	.LVL59:
 1312              		.loc 1 715 18 view .LVU471
 1313 0022 0132     		adds	r2, r2, #1
 1314              	.LVL60:
 716:./Library/stm32f4xx_ltdc.c ****   
 717:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical stop position */
 718:./Library/stm32f4xx_ltdc.c ****   /* Get the number of byte per pixel */
 719:./Library/stm32f4xx_ltdc.c ****   
 720:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1315              		.loc 1 720 3 is_stmt 1 view .LVU472
 1316              		.loc 1 720 11 is_stmt 0 view .LVU473
 1317 0024 0169     		ldr	r1, [r0, #16]
 1318              	.LVL61:
 721:./Library/stm32f4xx_ltdc.c ****   
 722:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1319              		.loc 1 722 3 is_stmt 1 view .LVU474
 1320              		.loc 1 722 6 is_stmt 0 view .LVU475
 1321 0026 81B1     		cbz	r1, .L70
 723:./Library/stm32f4xx_ltdc.c ****   {
 724:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 725:./Library/stm32f4xx_ltdc.c ****   }
 726:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1322              		.loc 1 726 8 is_stmt 1 view .LVU476
 1323 0028 4B1E     		subs	r3, r1, #1
 1324 002a 062B     		cmp	r3, #6
 1325 002c 05D8     		bhi	.L64
 1326 002e DFE803F0 		tbb	[pc, r3]
 1327              	.L66:
 1328 0032 23       		.byte	(.L71-.L66)/2
 1329 0033 0D       		.byte	(.L63-.L66)/2
 1330 0034 08       		.byte	(.L68-.L66)/2
 1331 0035 06       		.byte	(.L67-.L66)/2
 1332 0036 04       		.byte	(.L64-.L66)/2
 1333 0037 04       		.byte	(.L64-.L66)/2
 1334 0038 0A       		.byte	(.L65-.L66)/2
 1335 0039 00       		.p2align 1
 1336              	.L64:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1337              		.loc 1 722 6 is_stmt 0 view .LVU477
 1338 003a 0121     		movs	r1, #1
 1339              	.LVL62:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1340              		.loc 1 722 6 view .LVU478
 1341 003c 06E0     		b	.L63
 1342              	.LVL63:
 1343              	.L67:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1344              		.loc 1 722 6 view .LVU479
 1345 003e 0221     		movs	r1, #2
 1346              	.LVL64:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1347              		.loc 1 722 6 view .LVU480
 1348 0040 04E0     		b	.L63
 1349              	.LVL65:
ARM GAS  /tmp/ccY5771N.s 			page 37


 1350              	.L68:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1351              		.loc 1 722 6 view .LVU481
 1352 0042 0221     		movs	r1, #2
 1353              	.LVL66:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1354              		.loc 1 722 6 view .LVU482
 1355 0044 02E0     		b	.L63
 1356              	.LVL67:
 1357              	.L65:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1358              		.loc 1 722 6 view .LVU483
 1359 0046 0221     		movs	r1, #2
 1360              	.LVL68:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1361              		.loc 1 722 6 view .LVU484
 1362 0048 00E0     		b	.L63
 1363              	.LVL69:
 1364              	.L70:
 724:./Library/stm32f4xx_ltdc.c ****   }
 1365              		.loc 1 724 10 view .LVU485
 1366 004a 0421     		movs	r1, #4
 1367              	.LVL70:
 1368              	.L63:
 727:./Library/stm32f4xx_ltdc.c ****   {
 728:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 729:./Library/stm32f4xx_ltdc.c ****   }
 730:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || 
 731:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    ||  
 732:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  ||
 733:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 734:./Library/stm32f4xx_ltdc.c ****   {
 735:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 736:./Library/stm32f4xx_ltdc.c ****   }
 737:./Library/stm32f4xx_ltdc.c ****   else
 738:./Library/stm32f4xx_ltdc.c ****   {
 739:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 740:./Library/stm32f4xx_ltdc.c ****   }  
 741:./Library/stm32f4xx_ltdc.c ****     
 742:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLR;
 1369              		.loc 1 742 3 is_stmt 1 view .LVU486
 1370              		.loc 1 742 11 is_stmt 0 view .LVU487
 1371 004c C36A     		ldr	r3, [r0, #44]
 1372              	.LVL71:
 743:./Library/stm32f4xx_ltdc.c ****   horizontal_stop = (((tempreg & 0x1FFF) - 3)/temp) + horizontal_start - 1;
 1373              		.loc 1 743 3 is_stmt 1 view .LVU488
 1374              		.loc 1 743 32 is_stmt 0 view .LVU489
 1375 004e C3F30C03 		ubfx	r3, r3, #0, #13
 1376              	.LVL72:
 1377              		.loc 1 743 42 view .LVU490
 1378 0052 033B     		subs	r3, r3, #3
 1379              		.loc 1 743 46 view .LVU491
 1380 0054 B3FBF1F3 		udiv	r3, r3, r1
 1381              		.loc 1 743 53 view .LVU492
 1382 0058 6344     		add	r3, r3, ip
 1383              		.loc 1 743 19 view .LVU493
 1384 005a 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccY5771N.s 			page 38


 1385              	.LVL73:
 744:./Library/stm32f4xx_ltdc.c ****   
 745:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLNR;
 1386              		.loc 1 745 3 is_stmt 1 view .LVU494
 1387              		.loc 1 745 11 is_stmt 0 view .LVU495
 1388 005c 016B     		ldr	r1, [r0, #48]
 1389              	.LVL74:
 746:./Library/stm32f4xx_ltdc.c ****   vertical_stop = (tempreg & 0x7FF) + vertical_start - 1;  
 1390              		.loc 1 746 3 is_stmt 1 view .LVU496
 1391              		.loc 1 746 28 is_stmt 0 view .LVU497
 1392 005e C1F30A01 		ubfx	r1, r1, #0, #11
 1393              	.LVL75:
 1394              		.loc 1 746 37 view .LVU498
 1395 0062 1144     		add	r1, r1, r2
 1396              		.loc 1 746 17 view .LVU499
 1397 0064 0139     		subs	r1, r1, #1
 1398              	.LVL76:
 747:./Library/stm32f4xx_ltdc.c ****   
 748:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1399              		.loc 1 748 3 is_stmt 1 view .LVU500
 1400              		.loc 1 748 41 is_stmt 0 view .LVU501
 1401 0066 4CEA0343 		orr	r3, ip, r3, lsl #16
 1402              	.LVL77:
 1403              		.loc 1 748 22 view .LVU502
 1404 006a 4360     		str	r3, [r0, #4]
 749:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1405              		.loc 1 749 3 is_stmt 1 view .LVU503
 1406              		.loc 1 749 39 is_stmt 0 view .LVU504
 1407 006c 42EA0142 		orr	r2, r2, r1, lsl #16
 1408              	.LVL78:
 1409              		.loc 1 749 22 view .LVU505
 1410 0070 8260     		str	r2, [r0, #8]
 750:./Library/stm32f4xx_ltdc.c **** }
 1411              		.loc 1 750 1 view .LVU506
 1412 0072 5DF8044B 		ldr	r4, [sp], #4
 1413              	.LCFI12:
 1414              		.cfi_remember_state
 1415              		.cfi_restore 4
 1416              		.cfi_def_cfa_offset 0
 1417 0076 7047     		bx	lr
 1418              	.LVL79:
 1419              	.L71:
 1420              	.LCFI13:
 1421              		.cfi_restore_state
 722:./Library/stm32f4xx_ltdc.c ****   {
 1422              		.loc 1 722 6 view .LVU507
 1423 0078 0321     		movs	r1, #3
 1424              	.LVL80:
 722:./Library/stm32f4xx_ltdc.c ****   {
 1425              		.loc 1 722 6 view .LVU508
 1426 007a E7E7     		b	.L63
 1427              	.L75:
 1428              		.align	2
 1429              	.L74:
 1430 007c 00680140 		.word	1073833984
 1431              		.cfi_endproc
 1432              	.LFE143:
ARM GAS  /tmp/ccY5771N.s 			page 39


 1434              		.section	.text.LTDC_LayerAlpha,"ax",%progbits
 1435              		.align	1
 1436              		.global	LTDC_LayerAlpha
 1437              		.syntax unified
 1438              		.thumb
 1439              		.thumb_func
 1441              	LTDC_LayerAlpha:
 1442              	.LVL81:
 1443              	.LFB144:
 751:./Library/stm32f4xx_ltdc.c ****   
 752:./Library/stm32f4xx_ltdc.c **** /**
 753:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure constant alpha.
 754:./Library/stm32f4xx_ltdc.c ****   * @param  ConstantAlpha: constant alpha value.
 755:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 756:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 757:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after constant 
 758:./Library/stm32f4xx_ltdc.c ****   *         alpha reconfiguration.         
 759:./Library/stm32f4xx_ltdc.c ****   */
 760:./Library/stm32f4xx_ltdc.c **** 
 761:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerAlpha(LTDC_Layer_TypeDef* LTDC_Layerx, uint8_t ConstantAlpha)
 762:./Library/stm32f4xx_ltdc.c **** {  
 1444              		.loc 1 762 1 is_stmt 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 1448              		@ link register save eliminated.
 763:./Library/stm32f4xx_ltdc.c ****   /* reconfigure the constant alpha value */      
 764:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = ConstantAlpha;
 1449              		.loc 1 764 3 view .LVU510
 1450              		.loc 1 764 21 is_stmt 0 view .LVU511
 1451 0000 4161     		str	r1, [r0, #20]
 765:./Library/stm32f4xx_ltdc.c **** }
 1452              		.loc 1 765 1 view .LVU512
 1453 0002 7047     		bx	lr
 1454              		.cfi_endproc
 1455              	.LFE144:
 1457              		.section	.text.LTDC_LayerAddress,"ax",%progbits
 1458              		.align	1
 1459              		.global	LTDC_LayerAddress
 1460              		.syntax unified
 1461              		.thumb
 1462              		.thumb_func
 1464              	LTDC_LayerAddress:
 1465              	.LVL82:
 1466              	.LFB145:
 766:./Library/stm32f4xx_ltdc.c **** 
 767:./Library/stm32f4xx_ltdc.c **** /**
 768:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer address.
 769:./Library/stm32f4xx_ltdc.c ****   * @param  Address: The color frame buffer start address.
 770:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 771:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2     
 772:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 773:./Library/stm32f4xx_ltdc.c ****   *         address reconfiguration.
 774:./Library/stm32f4xx_ltdc.c ****   */
 775:./Library/stm32f4xx_ltdc.c **** 
 776:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerAddress(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Address)
 777:./Library/stm32f4xx_ltdc.c **** {
ARM GAS  /tmp/ccY5771N.s 			page 40


 1467              		.loc 1 777 1 is_stmt 1 view -0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 0
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
 1471              		@ link register save eliminated.
 778:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 779:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = Address;
 1472              		.loc 1 779 3 view .LVU514
 1473              		.loc 1 779 22 is_stmt 0 view .LVU515
 1474 0000 8162     		str	r1, [r0, #40]
 780:./Library/stm32f4xx_ltdc.c **** }
 1475              		.loc 1 780 1 view .LVU516
 1476 0002 7047     		bx	lr
 1477              		.cfi_endproc
 1478              	.LFE145:
 1480              		.section	.text.LTDC_LayerSize,"ax",%progbits
 1481              		.align	1
 1482              		.global	LTDC_LayerSize
 1483              		.syntax unified
 1484              		.thumb
 1485              		.thumb_func
 1487              	LTDC_LayerSize:
 1488              	.LVL83:
 1489              	.LFB146:
 781:./Library/stm32f4xx_ltdc.c ****   
 782:./Library/stm32f4xx_ltdc.c **** /**
 783:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer size.
 784:./Library/stm32f4xx_ltdc.c ****   * @param  Width: layer window width.
 785:./Library/stm32f4xx_ltdc.c ****   * @param  Height: layer window height.   
 786:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 787:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 788:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 789:./Library/stm32f4xx_ltdc.c ****   *         size reconfiguration.
 790:./Library/stm32f4xx_ltdc.c ****   */
 791:./Library/stm32f4xx_ltdc.c **** 
 792:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerSize(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Width, uint32_t Height)
 793:./Library/stm32f4xx_ltdc.c **** {
 1490              		.loc 1 793 1 is_stmt 1 view -0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 0
 1493              		@ frame_needed = 0, uses_anonymous_args = 0
 1494              		.loc 1 793 1 is_stmt 0 view .LVU518
 1495 0000 30B5     		push	{r4, r5, lr}
 1496              	.LCFI14:
 1497              		.cfi_def_cfa_offset 12
 1498              		.cfi_offset 4, -12
 1499              		.cfi_offset 5, -8
 1500              		.cfi_offset 14, -4
 794:./Library/stm32f4xx_ltdc.c **** 
 795:./Library/stm32f4xx_ltdc.c ****   uint8_t temp;
 1501              		.loc 1 795 3 is_stmt 1 view .LVU519
 796:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg;
 1502              		.loc 1 796 3 view .LVU520
 797:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 1503              		.loc 1 797 3 view .LVU521
 798:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 1504              		.loc 1 798 3 view .LVU522
ARM GAS  /tmp/ccY5771N.s 			page 41


 799:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 1505              		.loc 1 799 3 view .LVU523
 800:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;  
 1506              		.loc 1 800 3 view .LVU524
 801:./Library/stm32f4xx_ltdc.c ****   
 802:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1507              		.loc 1 802 3 view .LVU525
 1508              		.loc 1 802 11 is_stmt 0 view .LVU526
 1509 0002 0369     		ldr	r3, [r0, #16]
 1510              	.LVL84:
 803:./Library/stm32f4xx_ltdc.c ****   
 804:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1511              		.loc 1 804 3 is_stmt 1 view .LVU527
 1512              		.loc 1 804 6 is_stmt 0 view .LVU528
 1513 0004 BBB1     		cbz	r3, .L86
 805:./Library/stm32f4xx_ltdc.c ****   {
 806:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 807:./Library/stm32f4xx_ltdc.c ****   }
 808:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1514              		.loc 1 808 8 is_stmt 1 view .LVU529
 1515 0006 013B     		subs	r3, r3, #1
 1516              	.LVL85:
 1517              		.loc 1 808 8 is_stmt 0 view .LVU530
 1518 0008 062B     		cmp	r3, #6
 1519 000a 05D8     		bhi	.L80
 1520 000c DFE803F0 		tbb	[pc, r3]
 1521              	.L82:
 1522 0010 2E       		.byte	(.L87-.L82)/2
 1523 0011 0A       		.byte	(.L85-.L82)/2
 1524 0012 0D       		.byte	(.L84-.L82)/2
 1525 0013 07       		.byte	(.L83-.L82)/2
 1526 0014 04       		.byte	(.L80-.L82)/2
 1527 0015 04       		.byte	(.L80-.L82)/2
 1528 0016 10       		.byte	(.L81-.L82)/2
 1529 0017 00       		.p2align 1
 1530              	.L80:
 804:./Library/stm32f4xx_ltdc.c ****   {
 1531              		.loc 1 804 6 view .LVU531
 1532 0018 4FF0010E 		mov	lr, #1
 1533 001c 0DE0     		b	.L79
 1534              	.L83:
 1535 001e 4FF0020E 		mov	lr, #2
 1536 0022 0AE0     		b	.L79
 1537              	.L85:
 1538 0024 4FF0020E 		mov	lr, #2
 1539 0028 07E0     		b	.L79
 1540              	.L84:
 1541 002a 4FF0020E 		mov	lr, #2
 1542 002e 04E0     		b	.L79
 1543              	.L81:
 1544 0030 4FF0020E 		mov	lr, #2
 1545 0034 01E0     		b	.L79
 1546              	.LVL86:
 1547              	.L86:
 806:./Library/stm32f4xx_ltdc.c ****   }
 1548              		.loc 1 806 10 view .LVU532
 1549 0036 4FF0040E 		mov	lr, #4
ARM GAS  /tmp/ccY5771N.s 			page 42


 1550              	.LVL87:
 1551              	.L79:
 809:./Library/stm32f4xx_ltdc.c ****   {
 810:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 811:./Library/stm32f4xx_ltdc.c ****   }
 812:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 813:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 814:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 815:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 816:./Library/stm32f4xx_ltdc.c ****   {
 817:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 818:./Library/stm32f4xx_ltdc.c ****   }
 819:./Library/stm32f4xx_ltdc.c ****   else
 820:./Library/stm32f4xx_ltdc.c ****   {
 821:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 822:./Library/stm32f4xx_ltdc.c ****   }
 823:./Library/stm32f4xx_ltdc.c **** 
 824:./Library/stm32f4xx_ltdc.c ****   /* update horizontal and vertical stop */
 825:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WHPCR;
 1552              		.loc 1 825 3 is_stmt 1 view .LVU533
 1553              		.loc 1 825 11 is_stmt 0 view .LVU534
 1554 003a 4368     		ldr	r3, [r0, #4]
 1555              	.LVL88:
 826:./Library/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg & 0x1FFF);
 1556              		.loc 1 826 3 is_stmt 1 view .LVU535
 1557              		.loc 1 826 20 is_stmt 0 view .LVU536
 1558 003c C3F30C0C 		ubfx	ip, r3, #0, #13
 1559              	.LVL89:
 827:./Library/stm32f4xx_ltdc.c ****   horizontal_stop = Width + horizontal_start - 1;  
 1560              		.loc 1 827 3 is_stmt 1 view .LVU537
 1561              		.loc 1 827 27 is_stmt 0 view .LVU538
 1562 0040 0CEB0104 		add	r4, ip, r1
 1563              		.loc 1 827 19 view .LVU539
 1564 0044 013C     		subs	r4, r4, #1
 1565              	.LVL90:
 828:./Library/stm32f4xx_ltdc.c **** 
 829:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WVPCR;
 1566              		.loc 1 829 3 is_stmt 1 view .LVU540
 1567              		.loc 1 829 11 is_stmt 0 view .LVU541
 1568 0046 8368     		ldr	r3, [r0, #8]
 1569              	.LVL91:
 830:./Library/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0x1FFF);
 1570              		.loc 1 830 3 is_stmt 1 view .LVU542
 1571              		.loc 1 830 18 is_stmt 0 view .LVU543
 1572 0048 C3F30C03 		ubfx	r3, r3, #0, #13
 1573              	.LVL92:
 831:./Library/stm32f4xx_ltdc.c ****   vertical_stop = Height + vertical_start - 1;  
 1574              		.loc 1 831 3 is_stmt 1 view .LVU544
 1575              		.loc 1 831 26 is_stmt 0 view .LVU545
 1576 004c 9D18     		adds	r5, r3, r2
 1577              		.loc 1 831 17 view .LVU546
 1578 004e 013D     		subs	r5, r5, #1
 1579              	.LVL93:
 832:./Library/stm32f4xx_ltdc.c ****   
 833:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1580              		.loc 1 833 3 is_stmt 1 view .LVU547
 1581              		.loc 1 833 41 is_stmt 0 view .LVU548
ARM GAS  /tmp/ccY5771N.s 			page 43


 1582 0050 4CEA0444 		orr	r4, ip, r4, lsl #16
 1583              	.LVL94:
 1584              		.loc 1 833 22 view .LVU549
 1585 0054 4460     		str	r4, [r0, #4]
 834:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1586              		.loc 1 834 3 is_stmt 1 view .LVU550
 1587              		.loc 1 834 39 is_stmt 0 view .LVU551
 1588 0056 43EA0543 		orr	r3, r3, r5, lsl #16
 1589              	.LVL95:
 1590              		.loc 1 834 22 view .LVU552
 1591 005a 8360     		str	r3, [r0, #8]
 835:./Library/stm32f4xx_ltdc.c **** 
 836:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 837:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((Width * temp) << 16) | ((Width * temp) + 3);  
 1592              		.loc 1 837 3 is_stmt 1 view .LVU553
 1593              		.loc 1 837 33 is_stmt 0 view .LVU554
 1594 005c 01FB0EF1 		mul	r1, r1, lr
 1595              	.LVL96:
 1596              		.loc 1 837 66 view .LVU555
 1597 0060 CB1C     		adds	r3, r1, #3
 1598              		.loc 1 837 48 view .LVU556
 1599 0062 43EA0143 		orr	r3, r3, r1, lsl #16
 1600              		.loc 1 837 23 view .LVU557
 1601 0066 C362     		str	r3, [r0, #44]
 838:./Library/stm32f4xx_ltdc.c **** 
 839:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the frame buffer line number */
 840:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = Height;  
 1602              		.loc 1 840 3 is_stmt 1 view .LVU558
 1603              		.loc 1 840 24 is_stmt 0 view .LVU559
 1604 0068 0263     		str	r2, [r0, #48]
 841:./Library/stm32f4xx_ltdc.c ****   
 842:./Library/stm32f4xx_ltdc.c **** }
 1605              		.loc 1 842 1 view .LVU560
 1606 006a 30BD     		pop	{r4, r5, pc}
 1607              	.LVL97:
 1608              	.L87:
 804:./Library/stm32f4xx_ltdc.c ****   {
 1609              		.loc 1 804 6 view .LVU561
 1610 006c 4FF0030E 		mov	lr, #3
 1611 0070 E3E7     		b	.L79
 1612              		.cfi_endproc
 1613              	.LFE146:
 1615              		.section	.text.LTDC_LayerPixelFormat,"ax",%progbits
 1616              		.align	1
 1617              		.global	LTDC_LayerPixelFormat
 1618              		.syntax unified
 1619              		.thumb
 1620              		.thumb_func
 1622              	LTDC_LayerPixelFormat:
 1623              	.LVL98:
 1624              	.LFB147:
 843:./Library/stm32f4xx_ltdc.c **** 
 844:./Library/stm32f4xx_ltdc.c **** /**
 845:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer pixel format.
 846:./Library/stm32f4xx_ltdc.c ****   * @param  PixelFormat: reconfigure the pixel format, this parameter can be 
 847:./Library/stm32f4xx_ltdc.c ****   *         one of the following values:@ref LTDC_Pixelformat.   
 848:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
ARM GAS  /tmp/ccY5771N.s 			page 44


 849:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 850:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 851:./Library/stm32f4xx_ltdc.c ****   *         pixel format reconfiguration.
 852:./Library/stm32f4xx_ltdc.c ****   */
 853:./Library/stm32f4xx_ltdc.c **** 
 854:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerPixelFormat(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t PixelFormat)
 855:./Library/stm32f4xx_ltdc.c **** {
 1625              		.loc 1 855 1 is_stmt 1 view -0
 1626              		.cfi_startproc
 1627              		@ args = 0, pretend = 0, frame = 0
 1628              		@ frame_needed = 0, uses_anonymous_args = 0
 1629              		@ link register save eliminated.
 856:./Library/stm32f4xx_ltdc.c **** 
 857:./Library/stm32f4xx_ltdc.c ****   uint8_t temp;
 1630              		.loc 1 857 3 view .LVU563
 858:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg;
 1631              		.loc 1 858 3 view .LVU564
 859:./Library/stm32f4xx_ltdc.c ****   
 860:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1632              		.loc 1 860 3 view .LVU565
 1633              		.loc 1 860 11 is_stmt 0 view .LVU566
 1634 0000 0369     		ldr	r3, [r0, #16]
 1635              	.LVL99:
 861:./Library/stm32f4xx_ltdc.c ****   
 862:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1636              		.loc 1 862 3 is_stmt 1 view .LVU567
 1637              		.loc 1 862 6 is_stmt 0 view .LVU568
 1638 0002 93B1     		cbz	r3, .L104
 863:./Library/stm32f4xx_ltdc.c ****   {
 864:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 865:./Library/stm32f4xx_ltdc.c ****   }
 866:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1639              		.loc 1 866 8 is_stmt 1 view .LVU569
 1640 0004 013B     		subs	r3, r3, #1
 1641              	.LVL100:
 1642              		.loc 1 866 8 is_stmt 0 view .LVU570
 1643 0006 062B     		cmp	r3, #6
 1644 0008 05D8     		bhi	.L91
 1645 000a DFE803F0 		tbb	[pc, r3]
 1646              	.L93:
 1647 000e 1D       		.byte	(.L105-.L93)/2
 1648 000f 08       		.byte	(.L96-.L93)/2
 1649 0010 0A       		.byte	(.L95-.L93)/2
 1650 0011 06       		.byte	(.L94-.L93)/2
 1651 0012 04       		.byte	(.L91-.L93)/2
 1652 0013 04       		.byte	(.L91-.L93)/2
 1653 0014 0C       		.byte	(.L92-.L93)/2
 1654 0015 00       		.p2align 1
 1655              	.L91:
 862:./Library/stm32f4xx_ltdc.c ****   {
 1656              		.loc 1 862 6 view .LVU571
 1657 0016 0122     		movs	r2, #1
 1658 0018 08E0     		b	.L90
 1659              	.L94:
 1660 001a 0222     		movs	r2, #2
 1661 001c 06E0     		b	.L90
 1662              	.L96:
ARM GAS  /tmp/ccY5771N.s 			page 45


 1663 001e 0222     		movs	r2, #2
 1664 0020 04E0     		b	.L90
 1665              	.L95:
 1666 0022 0222     		movs	r2, #2
 1667 0024 02E0     		b	.L90
 1668              	.L92:
 1669 0026 0222     		movs	r2, #2
 1670 0028 00E0     		b	.L90
 1671              	.LVL101:
 1672              	.L104:
 864:./Library/stm32f4xx_ltdc.c ****   }
 1673              		.loc 1 864 10 view .LVU572
 1674 002a 0422     		movs	r2, #4
 1675              	.LVL102:
 1676              	.L90:
 867:./Library/stm32f4xx_ltdc.c ****   {
 868:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 869:./Library/stm32f4xx_ltdc.c ****   }
 870:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 871:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 872:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 873:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))  
 874:./Library/stm32f4xx_ltdc.c ****   {
 875:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 876:./Library/stm32f4xx_ltdc.c ****   }
 877:./Library/stm32f4xx_ltdc.c ****   else
 878:./Library/stm32f4xx_ltdc.c ****   {
 879:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 880:./Library/stm32f4xx_ltdc.c ****   }
 881:./Library/stm32f4xx_ltdc.c ****   
 882:./Library/stm32f4xx_ltdc.c ****   tempreg = (LTDC_Layerx->CFBLR >> 16);
 1677              		.loc 1 882 3 is_stmt 1 view .LVU573
 1678              		.loc 1 882 25 is_stmt 0 view .LVU574
 1679 002c C36A     		ldr	r3, [r0, #44]
 1680              		.loc 1 882 11 view .LVU575
 1681 002e 1B0C     		lsrs	r3, r3, #16
 1682              	.LVL103:
 883:./Library/stm32f4xx_ltdc.c ****   tempreg = (tempreg / temp); 
 1683              		.loc 1 883 3 is_stmt 1 view .LVU576
 1684              		.loc 1 883 11 is_stmt 0 view .LVU577
 1685 0030 B3FBF2F3 		udiv	r3, r3, r2
 1686              	.LVL104:
 884:./Library/stm32f4xx_ltdc.c ****   
 885:./Library/stm32f4xx_ltdc.c ****   if (PixelFormat == LTDC_Pixelformat_ARGB8888)
 1687              		.loc 1 885 3 is_stmt 1 view .LVU578
 1688              		.loc 1 885 6 is_stmt 0 view .LVU579
 1689 0034 A1B1     		cbz	r1, .L106
 886:./Library/stm32f4xx_ltdc.c ****   {
 887:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 888:./Library/stm32f4xx_ltdc.c ****   }
 889:./Library/stm32f4xx_ltdc.c ****   else if (PixelFormat == LTDC_Pixelformat_RGB888)
 1690              		.loc 1 889 8 is_stmt 1 view .LVU580
 1691 0036 4A1E     		subs	r2, r1, #1
 1692              	.LVL105:
 1693              		.loc 1 889 8 is_stmt 0 view .LVU581
 1694 0038 062A     		cmp	r2, #6
 1695 003a 07D8     		bhi	.L98
ARM GAS  /tmp/ccY5771N.s 			page 46


 1696 003c DFE802F0 		tbb	[pc, r2]
 1697              	.L100:
 1698 0040 19       		.byte	(.L107-.L100)/2
 1699 0041 0A       		.byte	(.L103-.L100)/2
 1700 0042 0C       		.byte	(.L102-.L100)/2
 1701 0043 08       		.byte	(.L101-.L100)/2
 1702 0044 06       		.byte	(.L98-.L100)/2
 1703 0045 06       		.byte	(.L98-.L100)/2
 1704 0046 0E       		.byte	(.L99-.L100)/2
 1705              	.LVL106:
 1706 0047 00       		.p2align 1
 1707              	.L105:
 862:./Library/stm32f4xx_ltdc.c ****   {
 1708              		.loc 1 862 6 view .LVU582
 1709 0048 0322     		movs	r2, #3
 1710 004a EFE7     		b	.L90
 1711              	.LVL107:
 1712              	.L98:
 885:./Library/stm32f4xx_ltdc.c ****   {
 1713              		.loc 1 885 6 view .LVU583
 1714 004c 0122     		movs	r2, #1
 1715 004e 08E0     		b	.L97
 1716              	.L101:
 1717 0050 0222     		movs	r2, #2
 1718 0052 06E0     		b	.L97
 1719              	.L103:
 1720 0054 0222     		movs	r2, #2
 1721 0056 04E0     		b	.L97
 1722              	.L102:
 1723 0058 0222     		movs	r2, #2
 1724 005a 02E0     		b	.L97
 1725              	.L99:
 1726 005c 0222     		movs	r2, #2
 1727 005e 00E0     		b	.L97
 1728              	.LVL108:
 1729              	.L106:
 887:./Library/stm32f4xx_ltdc.c ****   }
 1730              		.loc 1 887 10 view .LVU584
 1731 0060 0422     		movs	r2, #4
 1732              	.LVL109:
 1733              	.L97:
 890:./Library/stm32f4xx_ltdc.c ****   {
 891:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 892:./Library/stm32f4xx_ltdc.c ****   }
 893:./Library/stm32f4xx_ltdc.c ****   else if ((PixelFormat == LTDC_Pixelformat_ARGB4444) || \
 894:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_RGB565)    || \
 895:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_ARGB1555)  || \
 896:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_AL88))
 897:./Library/stm32f4xx_ltdc.c ****   {
 898:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 899:./Library/stm32f4xx_ltdc.c ****   }
 900:./Library/stm32f4xx_ltdc.c ****   else
 901:./Library/stm32f4xx_ltdc.c ****   {
 902:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 903:./Library/stm32f4xx_ltdc.c ****   }
 904:./Library/stm32f4xx_ltdc.c ****   
 905:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
ARM GAS  /tmp/ccY5771N.s 			page 47


 906:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((tempreg * temp) << 16) | ((tempreg * temp) + 3);  
 1734              		.loc 1 906 3 is_stmt 1 view .LVU585
 1735              		.loc 1 906 35 is_stmt 0 view .LVU586
 1736 0062 02FB03F3 		mul	r3, r2, r3
 1737              	.LVL110:
 1738              		.loc 1 906 70 view .LVU587
 1739 0066 DA1C     		adds	r2, r3, #3
 1740              	.LVL111:
 1741              		.loc 1 906 50 view .LVU588
 1742 0068 42EA0343 		orr	r3, r2, r3, lsl #16
 1743              		.loc 1 906 23 view .LVU589
 1744 006c C362     		str	r3, [r0, #44]
 907:./Library/stm32f4xx_ltdc.c **** 
 908:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 909:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = PixelFormat;
 1745              		.loc 1 909 3 is_stmt 1 view .LVU590
 1746              		.loc 1 909 21 is_stmt 0 view .LVU591
 1747 006e 0161     		str	r1, [r0, #16]
 910:./Library/stm32f4xx_ltdc.c ****     
 911:./Library/stm32f4xx_ltdc.c **** }
 1748              		.loc 1 911 1 view .LVU592
 1749 0070 7047     		bx	lr
 1750              	.LVL112:
 1751              	.L107:
 885:./Library/stm32f4xx_ltdc.c ****   {
 1752              		.loc 1 885 6 view .LVU593
 1753 0072 0322     		movs	r2, #3
 1754 0074 F5E7     		b	.L97
 1755              		.cfi_endproc
 1756              	.LFE147:
 1758              		.section	.text.LTDC_ITConfig,"ax",%progbits
 1759              		.align	1
 1760              		.global	LTDC_ITConfig
 1761              		.syntax unified
 1762              		.thumb
 1763              		.thumb_func
 1765              	LTDC_ITConfig:
 1766              	.LVL113:
 1767              	.LFB148:
 912:./Library/stm32f4xx_ltdc.c ****     
 913:./Library/stm32f4xx_ltdc.c **** /**
 914:./Library/stm32f4xx_ltdc.c ****   * @}
 915:./Library/stm32f4xx_ltdc.c ****   */
 916:./Library/stm32f4xx_ltdc.c **** 
 917:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group2 Interrupts and flags management functions
 918:./Library/stm32f4xx_ltdc.c ****  *  @brief   Interrupts and flags management functions
 919:./Library/stm32f4xx_ltdc.c ****  *
 920:./Library/stm32f4xx_ltdc.c **** @verbatim
 921:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 922:./Library/stm32f4xx_ltdc.c ****             ##### Interrupts and flags management functions #####
 923:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 924:./Library/stm32f4xx_ltdc.c **** 
 925:./Library/stm32f4xx_ltdc.c ****     [..] This section provides functions allowing to configure the LTDC Interrupts 
 926:./Library/stm32f4xx_ltdc.c ****          and to get the status and clear flags and Interrupts pending bits.
 927:./Library/stm32f4xx_ltdc.c ****   
 928:./Library/stm32f4xx_ltdc.c ****     [..] The LTDC provides 4 Interrupts sources and 4 Flags
 929:./Library/stm32f4xx_ltdc.c ****     
ARM GAS  /tmp/ccY5771N.s 			page 48


 930:./Library/stm32f4xx_ltdc.c ****     *** Flags ***
 931:./Library/stm32f4xx_ltdc.c ****     =============
 932:./Library/stm32f4xx_ltdc.c ****     [..]
 933:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_LI:   Line Interrupt flag.
 934:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 935:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 936:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_RR:   Register Reload interrupt flag.
 937:./Library/stm32f4xx_ltdc.c ****       
 938:./Library/stm32f4xx_ltdc.c ****     *** Interrupts ***
 939:./Library/stm32f4xx_ltdc.c ****     ==================
 940:./Library/stm32f4xx_ltdc.c ****     [..]
 941:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_LI: Line Interrupt is generated when a programmed line 
 942:./Library/stm32f4xx_ltdc.c ****                       is reached. The line interrupt position is programmed in 
 943:./Library/stm32f4xx_ltdc.c ****                       the LTDC_LIPR register.
 944:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_FU: FIFO Underrun interrupt is generated when a pixel is requested 
 945:./Library/stm32f4xx_ltdc.c ****                       from an empty layer FIFO
 946:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_TERR: Transfer Error interrupt is generated when an AHB bus 
 947:./Library/stm32f4xx_ltdc.c ****                         error occurs during data transfer.
 948:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_RR: Register Reload interrupt is generated when the shadow 
 949:./Library/stm32f4xx_ltdc.c ****                       registers reload was performed during the vertical blanking 
 950:./Library/stm32f4xx_ltdc.c ****                       period.
 951:./Library/stm32f4xx_ltdc.c ****                
 952:./Library/stm32f4xx_ltdc.c **** @endverbatim
 953:./Library/stm32f4xx_ltdc.c ****   * @{
 954:./Library/stm32f4xx_ltdc.c ****   */
 955:./Library/stm32f4xx_ltdc.c **** 
 956:./Library/stm32f4xx_ltdc.c **** /**
 957:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the specified LTDC's interrupts.
 958:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to be enabled or disabled.
 959:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
 960:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI: Line Interrupt Enable.
 961:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU: FIFO Underrun Interrupt Enable.
 962:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
 963:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR: Register Reload interrupt enable.  
 964:./Library/stm32f4xx_ltdc.c ****   * @param NewState: new state of the specified LTDC interrupts.
 965:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 966:./Library/stm32f4xx_ltdc.c ****   * @retval None
 967:./Library/stm32f4xx_ltdc.c ****   */
 968:./Library/stm32f4xx_ltdc.c **** void LTDC_ITConfig(uint32_t LTDC_IT, FunctionalState NewState)
 969:./Library/stm32f4xx_ltdc.c **** {
 1768              		.loc 1 969 1 is_stmt 1 view -0
 1769              		.cfi_startproc
 1770              		@ args = 0, pretend = 0, frame = 0
 1771              		@ frame_needed = 0, uses_anonymous_args = 0
 1772              		@ link register save eliminated.
 970:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 971:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1773              		.loc 1 971 3 view .LVU595
 972:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1774              		.loc 1 972 3 view .LVU596
 973:./Library/stm32f4xx_ltdc.c **** 
 974:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1775              		.loc 1 974 3 view .LVU597
 1776              		.loc 1 974 6 is_stmt 0 view .LVU598
 1777 0000 21B1     		cbz	r1, .L109
 975:./Library/stm32f4xx_ltdc.c ****   {
 976:./Library/stm32f4xx_ltdc.c ****     LTDC->IER |= LTDC_IT;
ARM GAS  /tmp/ccY5771N.s 			page 49


 1778              		.loc 1 976 5 is_stmt 1 view .LVU599
 1779              		.loc 1 976 9 is_stmt 0 view .LVU600
 1780 0002 054A     		ldr	r2, .L111
 1781 0004 536B     		ldr	r3, [r2, #52]
 1782              		.loc 1 976 15 view .LVU601
 1783 0006 0343     		orrs	r3, r3, r0
 1784 0008 5363     		str	r3, [r2, #52]
 1785 000a 7047     		bx	lr
 1786              	.L109:
 977:./Library/stm32f4xx_ltdc.c ****   }
 978:./Library/stm32f4xx_ltdc.c ****   else
 979:./Library/stm32f4xx_ltdc.c ****   {
 980:./Library/stm32f4xx_ltdc.c ****     LTDC->IER &= (uint32_t)~LTDC_IT;
 1787              		.loc 1 980 5 is_stmt 1 view .LVU602
 1788              		.loc 1 980 9 is_stmt 0 view .LVU603
 1789 000c 024A     		ldr	r2, .L111
 1790 000e 536B     		ldr	r3, [r2, #52]
 1791              		.loc 1 980 15 view .LVU604
 1792 0010 23EA0003 		bic	r3, r3, r0
 1793 0014 5363     		str	r3, [r2, #52]
 981:./Library/stm32f4xx_ltdc.c ****   }
 982:./Library/stm32f4xx_ltdc.c **** }
 1794              		.loc 1 982 1 view .LVU605
 1795 0016 7047     		bx	lr
 1796              	.L112:
 1797              		.align	2
 1798              	.L111:
 1799 0018 00680140 		.word	1073833984
 1800              		.cfi_endproc
 1801              	.LFE148:
 1803              		.section	.text.LTDC_GetFlagStatus,"ax",%progbits
 1804              		.align	1
 1805              		.global	LTDC_GetFlagStatus
 1806              		.syntax unified
 1807              		.thumb
 1808              		.thumb_func
 1810              	LTDC_GetFlagStatus:
 1811              	.LVL114:
 1812              	.LFB149:
 983:./Library/stm32f4xx_ltdc.c **** 
 984:./Library/stm32f4xx_ltdc.c **** /**
 985:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 986:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to check.
 987:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 988:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
 989:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 990:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 991:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.
 992:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_FLAG (SET or RESET).
 993:./Library/stm32f4xx_ltdc.c ****   */
 994:./Library/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetFlagStatus(uint32_t LTDC_FLAG)
 995:./Library/stm32f4xx_ltdc.c **** {
 1813              		.loc 1 995 1 is_stmt 1 view -0
 1814              		.cfi_startproc
 1815              		@ args = 0, pretend = 0, frame = 0
 1816              		@ frame_needed = 0, uses_anonymous_args = 0
 1817              		@ link register save eliminated.
ARM GAS  /tmp/ccY5771N.s 			page 50


 996:./Library/stm32f4xx_ltdc.c ****   FlagStatus bitstatus = RESET;
 1818              		.loc 1 996 3 view .LVU607
 997:./Library/stm32f4xx_ltdc.c **** 
 998:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 999:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
 1819              		.loc 1 999 3 view .LVU608
1000:./Library/stm32f4xx_ltdc.c **** 
1001:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_FLAG) != (uint32_t)RESET)
 1820              		.loc 1 1001 3 view .LVU609
 1821              		.loc 1 1001 12 is_stmt 0 view .LVU610
 1822 0000 034B     		ldr	r3, .L116
 1823 0002 9B6B     		ldr	r3, [r3, #56]
 1824              		.loc 1 1001 6 view .LVU611
 1825 0004 0342     		tst	r3, r0
 1826 0006 01D0     		beq	.L115
1002:./Library/stm32f4xx_ltdc.c ****   {
1003:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1827              		.loc 1 1003 15 view .LVU612
 1828 0008 0120     		movs	r0, #1
 1829              	.LVL115:
 1830              		.loc 1 1003 15 view .LVU613
 1831 000a 7047     		bx	lr
 1832              	.LVL116:
 1833              	.L115:
1004:./Library/stm32f4xx_ltdc.c ****   }
1005:./Library/stm32f4xx_ltdc.c ****   else
1006:./Library/stm32f4xx_ltdc.c ****   {
1007:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1834              		.loc 1 1007 15 view .LVU614
 1835 000c 0020     		movs	r0, #0
 1836              	.LVL117:
1008:./Library/stm32f4xx_ltdc.c ****   }
1009:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 1837              		.loc 1 1009 3 is_stmt 1 view .LVU615
1010:./Library/stm32f4xx_ltdc.c **** }
 1838              		.loc 1 1010 1 is_stmt 0 view .LVU616
 1839 000e 7047     		bx	lr
 1840              	.L117:
 1841              		.align	2
 1842              	.L116:
 1843 0010 00680140 		.word	1073833984
 1844              		.cfi_endproc
 1845              	.LFE149:
 1847              		.section	.text.LTDC_ClearFlag,"ax",%progbits
 1848              		.align	1
 1849              		.global	LTDC_ClearFlag
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1854              	LTDC_ClearFlag:
 1855              	.LVL118:
 1856              	.LFB150:
1011:./Library/stm32f4xx_ltdc.c **** 
1012:./Library/stm32f4xx_ltdc.c **** /**
1013:./Library/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's pending flags.
1014:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to clear.
1015:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
ARM GAS  /tmp/ccY5771N.s 			page 51


1016:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
1017:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
1018:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
1019:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.  
1020:./Library/stm32f4xx_ltdc.c ****   * @retval None
1021:./Library/stm32f4xx_ltdc.c ****   */
1022:./Library/stm32f4xx_ltdc.c **** void LTDC_ClearFlag(uint32_t LTDC_FLAG)
1023:./Library/stm32f4xx_ltdc.c **** {
 1857              		.loc 1 1023 1 is_stmt 1 view -0
 1858              		.cfi_startproc
 1859              		@ args = 0, pretend = 0, frame = 0
 1860              		@ frame_needed = 0, uses_anonymous_args = 0
 1861              		@ link register save eliminated.
1024:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1025:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
 1862              		.loc 1 1025 3 view .LVU618
1026:./Library/stm32f4xx_ltdc.c **** 
1027:./Library/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC flag */
1028:./Library/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_FLAG;
 1863              		.loc 1 1028 3 view .LVU619
 1864              		.loc 1 1028 13 is_stmt 0 view .LVU620
 1865 0000 014B     		ldr	r3, .L119
 1866 0002 D863     		str	r0, [r3, #60]
1029:./Library/stm32f4xx_ltdc.c **** }
 1867              		.loc 1 1029 1 view .LVU621
 1868 0004 7047     		bx	lr
 1869              	.L120:
 1870 0006 00BF     		.align	2
 1871              	.L119:
 1872 0008 00680140 		.word	1073833984
 1873              		.cfi_endproc
 1874              	.LFE150:
 1876              		.section	.text.LTDC_GetITStatus,"ax",%progbits
 1877              		.align	1
 1878              		.global	LTDC_GetITStatus
 1879              		.syntax unified
 1880              		.thumb
 1881              		.thumb_func
 1883              	LTDC_GetITStatus:
 1884              	.LVL119:
 1885              	.LFB151:
1030:./Library/stm32f4xx_ltdc.c **** 
1031:./Library/stm32f4xx_ltdc.c **** /**
1032:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's interrupt has occurred or not.
1033:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to check.
1034:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
1035:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI:    Line Interrupt Enable.
1036:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU:   FIFO Underrun Interrupt Enable.
1037:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
1038:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR:   Register Reload interrupt Enable.
1039:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of the LTDC_IT (SET or RESET).
1040:./Library/stm32f4xx_ltdc.c ****   */
1041:./Library/stm32f4xx_ltdc.c **** ITStatus LTDC_GetITStatus(uint32_t LTDC_IT)
1042:./Library/stm32f4xx_ltdc.c **** {
 1886              		.loc 1 1042 1 is_stmt 1 view -0
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccY5771N.s 			page 52


 1889              		@ frame_needed = 0, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
 1891              		.loc 1 1042 1 is_stmt 0 view .LVU623
 1892 0000 0346     		mov	r3, r0
1043:./Library/stm32f4xx_ltdc.c ****   ITStatus bitstatus = RESET;
 1893              		.loc 1 1043 3 is_stmt 1 view .LVU624
 1894              	.LVL120:
1044:./Library/stm32f4xx_ltdc.c **** 
1045:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1046:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1895              		.loc 1 1046 3 view .LVU625
1047:./Library/stm32f4xx_ltdc.c **** 
1048:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_IT) != (uint32_t)RESET)
 1896              		.loc 1 1048 3 view .LVU626
 1897              		.loc 1 1048 12 is_stmt 0 view .LVU627
 1898 0002 064A     		ldr	r2, .L126
 1899 0004 926B     		ldr	r2, [r2, #56]
 1900              		.loc 1 1048 6 view .LVU628
 1901 0006 0242     		tst	r2, r0
 1902 0008 06D0     		beq	.L124
1049:./Library/stm32f4xx_ltdc.c ****   {
1050:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1903              		.loc 1 1050 15 view .LVU629
 1904 000a 0120     		movs	r0, #1
 1905              	.LVL121:
 1906              	.L122:
1051:./Library/stm32f4xx_ltdc.c ****   }
1052:./Library/stm32f4xx_ltdc.c ****   else
1053:./Library/stm32f4xx_ltdc.c ****   {
1054:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
1055:./Library/stm32f4xx_ltdc.c ****   }
1056:./Library/stm32f4xx_ltdc.c **** 
1057:./Library/stm32f4xx_ltdc.c ****   if (((LTDC->IER & LTDC_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 1907              		.loc 1 1057 3 is_stmt 1 view .LVU630
 1908              		.loc 1 1057 13 is_stmt 0 view .LVU631
 1909 000c 034A     		ldr	r2, .L126
 1910 000e 526B     		ldr	r2, [r2, #52]
 1911              		.loc 1 1057 6 view .LVU632
 1912 0010 1A42     		tst	r2, r3
 1913 0012 00D1     		bne	.L123
1058:./Library/stm32f4xx_ltdc.c ****   {
1059:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
1060:./Library/stm32f4xx_ltdc.c ****   }
1061:./Library/stm32f4xx_ltdc.c ****   else
1062:./Library/stm32f4xx_ltdc.c ****   {
1063:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1914              		.loc 1 1063 15 view .LVU633
 1915 0014 0020     		movs	r0, #0
 1916              	.LVL122:
 1917              	.L123:
1064:./Library/stm32f4xx_ltdc.c ****   }
1065:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 1918              		.loc 1 1065 3 is_stmt 1 view .LVU634
1066:./Library/stm32f4xx_ltdc.c **** }
 1919              		.loc 1 1066 1 is_stmt 0 view .LVU635
 1920 0016 7047     		bx	lr
 1921              	.LVL123:
ARM GAS  /tmp/ccY5771N.s 			page 53


 1922              	.L124:
1054:./Library/stm32f4xx_ltdc.c ****   }
 1923              		.loc 1 1054 15 view .LVU636
 1924 0018 0020     		movs	r0, #0
 1925              	.LVL124:
1054:./Library/stm32f4xx_ltdc.c ****   }
 1926              		.loc 1 1054 15 view .LVU637
 1927 001a F7E7     		b	.L122
 1928              	.L127:
 1929              		.align	2
 1930              	.L126:
 1931 001c 00680140 		.word	1073833984
 1932              		.cfi_endproc
 1933              	.LFE151:
 1935              		.section	.text.LTDC_ClearITPendingBit,"ax",%progbits
 1936              		.align	1
 1937              		.global	LTDC_ClearITPendingBit
 1938              		.syntax unified
 1939              		.thumb
 1940              		.thumb_func
 1942              	LTDC_ClearITPendingBit:
 1943              	.LVL125:
 1944              	.LFB152:
1067:./Library/stm32f4xx_ltdc.c **** 
1068:./Library/stm32f4xx_ltdc.c **** 
1069:./Library/stm32f4xx_ltdc.c **** /**
1070:./Library/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's interrupt pending bits.
1071:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the interrupt pending bit to clear.
1072:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1073:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LIE:    Line Interrupt.
1074:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FUIE:   FIFO Underrun Interrupt.
1075:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERRIE: Transfer Error Interrupt.
1076:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RRIE:   Register Reload interrupt.
1077:./Library/stm32f4xx_ltdc.c ****   * @retval None
1078:./Library/stm32f4xx_ltdc.c ****   */
1079:./Library/stm32f4xx_ltdc.c **** void LTDC_ClearITPendingBit(uint32_t LTDC_IT)
1080:./Library/stm32f4xx_ltdc.c **** {
 1945              		.loc 1 1080 1 is_stmt 1 view -0
 1946              		.cfi_startproc
 1947              		@ args = 0, pretend = 0, frame = 0
 1948              		@ frame_needed = 0, uses_anonymous_args = 0
 1949              		@ link register save eliminated.
1081:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1082:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1950              		.loc 1 1082 3 view .LVU639
1083:./Library/stm32f4xx_ltdc.c **** 
1084:./Library/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC Interrupt */
1085:./Library/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_IT;
 1951              		.loc 1 1085 3 view .LVU640
 1952              		.loc 1 1085 13 is_stmt 0 view .LVU641
 1953 0000 014B     		ldr	r3, .L129
 1954 0002 D863     		str	r0, [r3, #60]
1086:./Library/stm32f4xx_ltdc.c **** }
 1955              		.loc 1 1086 1 view .LVU642
 1956 0004 7047     		bx	lr
 1957              	.L130:
 1958 0006 00BF     		.align	2
ARM GAS  /tmp/ccY5771N.s 			page 54


 1959              	.L129:
 1960 0008 00680140 		.word	1073833984
 1961              		.cfi_endproc
 1962              	.LFE152:
 1964              		.text
 1965              	.Letext0:
 1966              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 1967              		.file 3 "./CORE/stm32f4xx.h"
 1968              		.file 4 "./Library/stm32f4xx_ltdc.h"
 1969              		.file 5 "./Library/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccY5771N.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ltdc.c
     /tmp/ccY5771N.s:21     .text.LTDC_DeInit:0000000000000000 $t
     /tmp/ccY5771N.s:27     .text.LTDC_DeInit:0000000000000000 LTDC_DeInit
     /tmp/ccY5771N.s:54     .text.LTDC_Init:0000000000000000 $t
     /tmp/ccY5771N.s:60     .text.LTDC_Init:0000000000000000 LTDC_Init
     /tmp/ccY5771N.s:245    .text.LTDC_Init:0000000000000098 $d
     /tmp/ccY5771N.s:252    .text.LTDC_StructInit:0000000000000000 $t
     /tmp/ccY5771N.s:258    .text.LTDC_StructInit:0000000000000000 LTDC_StructInit
     /tmp/ccY5771N.s:318    .text.LTDC_Cmd:0000000000000000 $t
     /tmp/ccY5771N.s:324    .text.LTDC_Cmd:0000000000000000 LTDC_Cmd
     /tmp/ccY5771N.s:357    .text.LTDC_Cmd:000000000000001c $d
     /tmp/ccY5771N.s:362    .text.LTDC_DitherCmd:0000000000000000 $t
     /tmp/ccY5771N.s:368    .text.LTDC_DitherCmd:0000000000000000 LTDC_DitherCmd
     /tmp/ccY5771N.s:401    .text.LTDC_DitherCmd:000000000000001c $d
     /tmp/ccY5771N.s:406    .text.LTDC_GetRGBWidth:0000000000000000 $t
     /tmp/ccY5771N.s:412    .text.LTDC_GetRGBWidth:0000000000000000 LTDC_GetRGBWidth
     /tmp/ccY5771N.s:465    .text.LTDC_GetRGBWidth:000000000000002c $d
     /tmp/ccY5771N.s:471    .text.LTDC_RGBStructInit:0000000000000000 $t
     /tmp/ccY5771N.s:477    .text.LTDC_RGBStructInit:0000000000000000 LTDC_RGBStructInit
     /tmp/ccY5771N.s:501    .text.LTDC_LIPConfig:0000000000000000 $t
     /tmp/ccY5771N.s:507    .text.LTDC_LIPConfig:0000000000000000 LTDC_LIPConfig
     /tmp/ccY5771N.s:525    .text.LTDC_LIPConfig:0000000000000008 $d
     /tmp/ccY5771N.s:530    .text.LTDC_ReloadConfig:0000000000000000 $t
     /tmp/ccY5771N.s:536    .text.LTDC_ReloadConfig:0000000000000000 LTDC_ReloadConfig
     /tmp/ccY5771N.s:554    .text.LTDC_ReloadConfig:0000000000000008 $d
     /tmp/ccY5771N.s:559    .text.LTDC_LayerInit:0000000000000000 $t
     /tmp/ccY5771N.s:565    .text.LTDC_LayerInit:0000000000000000 LTDC_LayerInit
     /tmp/ccY5771N.s:758    .text.LTDC_LayerStructInit:0000000000000000 $t
     /tmp/ccY5771N.s:764    .text.LTDC_LayerStructInit:0000000000000000 LTDC_LayerStructInit
     /tmp/ccY5771N.s:830    .text.LTDC_LayerCmd:0000000000000000 $t
     /tmp/ccY5771N.s:836    .text.LTDC_LayerCmd:0000000000000000 LTDC_LayerCmd
     /tmp/ccY5771N.s:868    .text.LTDC_GetPosStatus:0000000000000000 $t
     /tmp/ccY5771N.s:874    .text.LTDC_GetPosStatus:0000000000000000 LTDC_GetPosStatus
     /tmp/ccY5771N.s:910    .text.LTDC_GetPosStatus:0000000000000018 $d
     /tmp/ccY5771N.s:915    .text.LTDC_PosStructInit:0000000000000000 $t
     /tmp/ccY5771N.s:921    .text.LTDC_PosStructInit:0000000000000000 LTDC_PosStructInit
     /tmp/ccY5771N.s:942    .text.LTDC_GetCDStatus:0000000000000000 $t
     /tmp/ccY5771N.s:948    .text.LTDC_GetCDStatus:0000000000000000 LTDC_GetCDStatus
     /tmp/ccY5771N.s:981    .text.LTDC_GetCDStatus:0000000000000010 $d
     /tmp/ccY5771N.s:986    .text.LTDC_ColorKeyingConfig:0000000000000000 $t
     /tmp/ccY5771N.s:992    .text.LTDC_ColorKeyingConfig:0000000000000000 LTDC_ColorKeyingConfig
     /tmp/ccY5771N.s:1081   .text.LTDC_ColorKeyingConfig:0000000000000044 $d
     /tmp/ccY5771N.s:1086   .text.LTDC_ColorKeyingStructInit:0000000000000000 $t
     /tmp/ccY5771N.s:1092   .text.LTDC_ColorKeyingStructInit:0000000000000000 LTDC_ColorKeyingStructInit
     /tmp/ccY5771N.s:1116   .text.LTDC_CLUTCmd:0000000000000000 $t
     /tmp/ccY5771N.s:1122   .text.LTDC_CLUTCmd:0000000000000000 LTDC_CLUTCmd
     /tmp/ccY5771N.s:1159   .text.LTDC_CLUTCmd:000000000000001c $d
     /tmp/ccY5771N.s:1164   .text.LTDC_CLUTInit:0000000000000000 $t
     /tmp/ccY5771N.s:1170   .text.LTDC_CLUTInit:0000000000000000 LTDC_CLUTInit
     /tmp/ccY5771N.s:1228   .text.LTDC_CLUTStructInit:0000000000000000 $t
     /tmp/ccY5771N.s:1234   .text.LTDC_CLUTStructInit:0000000000000000 LTDC_CLUTStructInit
     /tmp/ccY5771N.s:1261   .text.LTDC_LayerPosition:0000000000000000 $t
     /tmp/ccY5771N.s:1267   .text.LTDC_LayerPosition:0000000000000000 LTDC_LayerPosition
     /tmp/ccY5771N.s:1328   .text.LTDC_LayerPosition:0000000000000032 $d
     /tmp/ccY5771N.s:1430   .text.LTDC_LayerPosition:000000000000007c $d
     /tmp/ccY5771N.s:1435   .text.LTDC_LayerAlpha:0000000000000000 $t
ARM GAS  /tmp/ccY5771N.s 			page 56


     /tmp/ccY5771N.s:1441   .text.LTDC_LayerAlpha:0000000000000000 LTDC_LayerAlpha
     /tmp/ccY5771N.s:1458   .text.LTDC_LayerAddress:0000000000000000 $t
     /tmp/ccY5771N.s:1464   .text.LTDC_LayerAddress:0000000000000000 LTDC_LayerAddress
     /tmp/ccY5771N.s:1481   .text.LTDC_LayerSize:0000000000000000 $t
     /tmp/ccY5771N.s:1487   .text.LTDC_LayerSize:0000000000000000 LTDC_LayerSize
     /tmp/ccY5771N.s:1522   .text.LTDC_LayerSize:0000000000000010 $d
     /tmp/ccY5771N.s:1616   .text.LTDC_LayerPixelFormat:0000000000000000 $t
     /tmp/ccY5771N.s:1622   .text.LTDC_LayerPixelFormat:0000000000000000 LTDC_LayerPixelFormat
     /tmp/ccY5771N.s:1647   .text.LTDC_LayerPixelFormat:000000000000000e $d
     /tmp/ccY5771N.s:1698   .text.LTDC_LayerPixelFormat:0000000000000040 $d
     /tmp/ccY5771N.s:1759   .text.LTDC_ITConfig:0000000000000000 $t
     /tmp/ccY5771N.s:1765   .text.LTDC_ITConfig:0000000000000000 LTDC_ITConfig
     /tmp/ccY5771N.s:1799   .text.LTDC_ITConfig:0000000000000018 $d
     /tmp/ccY5771N.s:1804   .text.LTDC_GetFlagStatus:0000000000000000 $t
     /tmp/ccY5771N.s:1810   .text.LTDC_GetFlagStatus:0000000000000000 LTDC_GetFlagStatus
     /tmp/ccY5771N.s:1843   .text.LTDC_GetFlagStatus:0000000000000010 $d
     /tmp/ccY5771N.s:1848   .text.LTDC_ClearFlag:0000000000000000 $t
     /tmp/ccY5771N.s:1854   .text.LTDC_ClearFlag:0000000000000000 LTDC_ClearFlag
     /tmp/ccY5771N.s:1872   .text.LTDC_ClearFlag:0000000000000008 $d
     /tmp/ccY5771N.s:1877   .text.LTDC_GetITStatus:0000000000000000 $t
     /tmp/ccY5771N.s:1883   .text.LTDC_GetITStatus:0000000000000000 LTDC_GetITStatus
     /tmp/ccY5771N.s:1931   .text.LTDC_GetITStatus:000000000000001c $d
     /tmp/ccY5771N.s:1936   .text.LTDC_ClearITPendingBit:0000000000000000 $t
     /tmp/ccY5771N.s:1942   .text.LTDC_ClearITPendingBit:0000000000000000 LTDC_ClearITPendingBit
     /tmp/ccY5771N.s:1960   .text.LTDC_ClearITPendingBit:0000000000000008 $d
     /tmp/ccY5771N.s:1335   .text.LTDC_LayerPosition:0000000000000039 $d
     /tmp/ccY5771N.s:1335   .text.LTDC_LayerPosition:000000000000003a $t
     /tmp/ccY5771N.s:1529   .text.LTDC_LayerSize:0000000000000017 $d
     /tmp/ccY5771N.s:1529   .text.LTDC_LayerSize:0000000000000018 $t
     /tmp/ccY5771N.s:1654   .text.LTDC_LayerPixelFormat:0000000000000015 $d
     /tmp/ccY5771N.s:1654   .text.LTDC_LayerPixelFormat:0000000000000016 $t
     /tmp/ccY5771N.s:1706   .text.LTDC_LayerPixelFormat:0000000000000047 $d
     /tmp/ccY5771N.s:1706   .text.LTDC_LayerPixelFormat:0000000000000048 $t

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
