// Seed: 380378708
module module_0 (
    output wire id_0,
    input  wand id_1
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4
);
  assign id_4 = id_2;
  assign id_0 = -1 - "";
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
module module_2 (
    input tri0 id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input tri0 id_9,
    input tri id_10
);
  assign id_5 = id_9;
  wire id_12;
  assign id_1 = (-1);
  assign id_2 = {{-1}};
  assign id_5 = id_6 || (!id_4 ^ 1);
  module_0 modCall_1 (
      id_5,
      id_4
  );
  id_13(
      1
  );
  xor primCall (id_1, id_6, id_7, id_8, id_9);
  wire id_14;
  assign id_2 = id_9;
endmodule
