C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synlog\report\vhdl_complex_mult_test_sd_premap.xml -merge_inferred_clocks 0  -top_level_module  work.vhdl_complex_mult_test_sd  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.vm  -conchk_prepass  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd_cck.rpt   -freq 100.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\vhdl_complex_mult_test_sd\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\vhdl_complex_mult_test_sd_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\vhdl_complex_mult_test_sd_prem.srd  -qsap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.sap  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\syntmp\vhdl_complex_mult_test_sd.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\vhdl_complex_mult_test_sd_prem.srd  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\  -prjname  vhdl_complex_mult_test_sd_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synlog\vhdl_complex_mult_test_sd_premap.srr  -sn  2018.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\vhdl_complex_mult_test_sd_premap.xml -merge_inferred_clocks 0 -top_level_module work.vhdl_complex_mult_test_sd -ovm ..\vhdl_complex_mult_test_sd.vm -conchk_prepass ..\vhdl_complex_mult_test_sd_cck.rpt -freq 100.000 -tcl ..\..\designer\vhdl_complex_mult_test_sd\synthesis.fdc ..\synwork\vhdl_complex_mult_test_sd_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\vhdl_complex_mult_test_sd_prem.srd -qsap ..\vhdl_complex_mult_test_sd.sap -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam vhdl_complex_mult_test_sd.plg -osyn ..\synwork\vhdl_complex_mult_test_sd_prem.srd -prjdir ..\ -prjname vhdl_complex_mult_test_sd_syn -log ..\synlog\vhdl_complex_mult_test_sd_premap.srr -sn 2018.03 -jobname "premap"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1582314445|size:3160|exec:0|csum:
file:..\vhdl_complex_mult_test_sd.vm|io:o|time:1582061817|size:51046|exec:0|csum:
file:..\vhdl_complex_mult_test_sd_cck.rpt|io:o|time:1582314564|size:3610|exec:0|csum:
file:..\..\designer\vhdl_complex_mult_test_sd\synthesis.fdc|io:i|time:1582314559|size:54|exec:0|csum:BFF81C891EB3BEAE447F2F16CABFCBEB
file:..\synwork\vhdl_complex_mult_test_sd_mult.srs|io:i|time:1582314563|size:3817|exec:0|csum:62B5327F87FCFDA7BC34D6E0FDD8EC60
file:..\synwork\vhdl_complex_mult_test_sd_prem.srd|io:o|time:1582314564|size:18298|exec:0|csum:
file:..\vhdl_complex_mult_test_sd.sap|io:o|time:1582314564|size:844|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:vhdl_complex_mult_test_sd.plg|io:o|time:1582314563|size:0|exec:0|csum:
file:..\synwork\vhdl_complex_mult_test_sd_prem.srd|io:o|time:1582314564|size:18298|exec:0|csum:
file:..\synlog\vhdl_complex_mult_test_sd_premap.srr|io:o|time:1582314564|size:6123|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
