<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64ISelDAGToDAG.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AArch64ISelDAGToDAG_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AArch64ISelDAGToDAG.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelDAGToDAG_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AArch64ISelDAGToDAG.cpp - A dag to dag inst selector for AArch64 --===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines an instruction selector for the AArch64 target.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   14</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;aarch64-isel&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APSInt_8h.html">llvm/ADT/APSInt.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGISel_8h.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">//===--------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// AArch64 specific code to select AArch64 machine instructions for</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/// SelectionDAG operations.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>{</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>AArch64DAGToDAGISel : <span class="keyword">public</span> <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  /// Keep a pointer to the AArch64Subtarget around so that we can</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// make the right decision when generating code for different targets.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">explicit</span> AArch64DAGToDAGISel(<a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;tm,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                               <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    : <a class="code" href="classllvm_1_1SelectionDAGISel.html">SelectionDAGISel</a>(tm, OptLevel), <a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>(tm),</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;      Subtarget(&amp;TM.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>&gt;()) {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  }</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getPassName()<span class="keyword"> const </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;AArch64 Instruction Selection&quot;</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// Include the pieces autogenerated from the target description.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;AArch64GenDAGISel.inc&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> MemSize&gt;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">bool</span> SelectOffsetUImm12(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;UImm12) {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">if</span> (!CN || CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>() % MemSize != 0</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        || CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>() / MemSize &gt; 0xfff)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    UImm12 =  CurDAG-&gt;getTargetConstant(CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>() / MemSize, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> RegW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">bool</span> SelectCVTFixedPosOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">return</span> SelectCVTFixedPosOperand(N, FixedPos, RegWidth);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// Used for pre-lowered address-reference nodes, so we already know</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// the fields match. This operand&#39;s job is simply to add an</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// appropriate shift operand to the MOVZ/MOVK instruction.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span>  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> LogShift&gt;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> SelectMOVWAddressRef(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Imm, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    Imm = <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    Shift = CurDAG-&gt;getTargetConstant(LogShift, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> SelectFPZeroOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> SelectCVTFixedPosOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                <span class="keywordtype">unsigned</span> RegWidth);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                    <span class="keywordtype">char</span> ConstraintCode,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;OutOps);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">bool</span> SelectLogicalImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Imm);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">template</span>&lt;<span class="keywordtype">unsigned</span> RegW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">bool</span> SelectTSTBOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos) {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">return</span> SelectTSTBOperand(N, FixedPos, RegWidth);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> SelectTSTBOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos, <span class="keywordtype">unsigned</span> RegWidth);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectAtomic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> Op8, <span class="keywordtype">unsigned</span> Op16, <span class="keywordtype">unsigned</span> Op32,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                       <span class="keywordtype">unsigned</span> Op64);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// Put the given constant into a pool and return a DAG which will give its</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// address.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getConstantPoolItemAddress(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CV);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *TrySelectToMoveImm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *LowerToFPLitPool(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectToLitPool(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a>* <a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a>*);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// Get the opcode for table lookup instruction</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getTBLOpc(<span class="keywordtype">bool</span> IsExt, <span class="keywordtype">bool</span> Is64Bit, <span class="keywordtype">unsigned</span> NumOfVec);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// Select NEON table lookup intrinsics.  NumVecs should be 1, 2, 3 or 4.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// IsExt is to indicate if the result will be extended with an argument.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVTBL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> NumVecs, <span class="keywordtype">bool</span> IsExt);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// Select NEON load intrinsics.  NumVecs should be 1, 2, 3 or 4.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                    <span class="keyword">const</span> uint16_t *Opcode);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// Select NEON store intrinsics.  NumVecs should be 1, 2, 3 or 4.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                    <span class="keyword">const</span> uint16_t *Opcodes);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// Form sequences of consecutive 64/128-bit registers for use in NEON</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// instructions making use of a vector-list (e.g. ldN, tbl). Vecs must have</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// between 1 and 4 elements. If it contains a single element that is returned</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// unchanged; otherwise a REG_SEQUENCE value is returned.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> createDTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> createQTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// Generic helper for the createDTuple/createQTuple</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// functions. Those should almost always be called instead.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> createTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Vecs, <span class="keywordtype">unsigned</span> RegClassIDs[],</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                      <span class="keywordtype">unsigned</span> SubRegs[]);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// Select NEON load-duplicate intrinsics.  NumVecs should be 2, 3 or 4.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// The opcode array specifies the instructions used for load.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVLDDup(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                       <span class="keyword">const</span> uint16_t *Opcodes);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// Select NEON load/store lane intrinsics.  NumVecs should be 2, 3 or 4.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// The opcode arrays specify the instructions used for load/store.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *SelectVLDSTLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsLoad, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                          <span class="keywordtype">unsigned</span> NumVecs, <span class="keyword">const</span> uint16_t *Opcodes);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getTargetSubregToReg(<span class="keywordtype">int</span> SRIdx, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VTD,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                               <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;};</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;AArch64DAGToDAGISel::SelectCVTFixedPosOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                              <span class="keywordtype">unsigned</span> RegWidth) {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *CN = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">if</span> (!CN) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// An FCVT[SU] instruction performs: convertToInt(Val * 2^fbits) where fbits</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// is between 1 and 32 for a destination w-register, or 1 and 64 for an</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// x-register.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// By this stage, we&#39;ve detected (fp_to_[su]int (fmul Val, THIS_NODE)) so we</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// want THIS_NODE to be 2^fbits. This is much easier to deal with using</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// integers.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordtype">bool</span> IsExact;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="comment">// fbits is between 1 and 64 in the worst-case, which means the fmul</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">// could have 2^64 as an actual operand. Need 65 bits of precision.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="classllvm_1_1APSInt.html">APSInt</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">IntVal</a>(65, <span class="keyword">true</span>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  CN-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a796301cd33da892bb1971f3d03e36cb6">convertToInteger</a>(IntVal, <a class="code" href="classllvm_1_1APFloat.html#a26f3c979ec46a5d2d9bccd300eb606fea4cc5d58ded2d49317f9cc2315a3a09ec">APFloat::rmTowardZero</a>, &amp;IsExact);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// N.b. isPowerOf2 also checks for &gt; 0.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">if</span> (!IsExact || !IntVal.<a class="code" href="classllvm_1_1APInt.html#af3deb6522c4fe2043fe07af2ec90190c">isPowerOf2</a>()) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">unsigned</span> FBits = IntVal.<a class="code" href="classllvm_1_1APInt.html#a474f562a4871689af74b0fd1ae42daa1">logBase2</a>();</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Checks above should have guaranteed that we haven&#39;t lost information in</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// finding FBits, but it must still be in range.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">if</span> (FBits == 0 || FBits &gt; RegWidth) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  FixedPos = CurDAG-&gt;getTargetConstant(64 - FBits, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;AArch64DAGToDAGISel::SelectInlineAsmMemoryOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                                 <span class="keywordtype">char</span> ConstraintCode,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                                 std::vector&lt;SDValue&gt; &amp;OutOps) {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">switch</span> (ConstraintCode) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised AArch64 memory constraint&quot;</span>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;m&#39;</span>:</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// FIXME: more freedom is actually permitted for &#39;m&#39;. We can go</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">// hunting for a base and an offset if we want. Of course, since</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="comment">// we don&#39;t really know how the operand is going to be used we&#39;re</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// probably restricted to the load/store pair&#39;s simm7 as an offset</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">// range anyway.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">case</span> <span class="charliteral">&#39;Q&#39;</span>:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    OutOps.push_back(Op);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;AArch64DAGToDAGISel::SelectFPZeroOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca7cff9cc4a40fe2b19129ee8e9b0ec645">Dummy</a>) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *Imm = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keywordflow">if</span> (!Imm || !Imm-&gt;<a class="code" href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#afcc2f3c90ba0cca939f0a5f9f8050905">isPosZero</a>())</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// Doesn&#39;t actually carry any information, but keeps TableGen quiet.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  Dummy = CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keywordtype">bool</span> AArch64DAGToDAGISel::SelectLogicalImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Imm) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  uint32_t <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  uint32_t RegWidth = N.<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">if</span> (!CN) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1A64Imms.html#a881011c508b1641d6784d4a7da31874c">A64Imms::isLogicalImm</a>(RegWidth, CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>(), <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>))</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  Imm = CurDAG-&gt;getTargetConstant(Bits, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::TrySelectToMoveImm(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(Node);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DestType = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordtype">unsigned</span> DestWidth = DestType.<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>();</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordtype">unsigned</span> MOVOpcode;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MOVType;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordtype">int</span> UImm16, <a class="code" href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  uint32_t LogicalBits;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  uint64_t BitPat = cast&lt;ConstantSDNode&gt;(Node)-&gt;getZExtValue();</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1A64Imms.html#ad48d45e34e4a58a4a2da34dce2f1161d">A64Imms::isMOVZImm</a>(DestWidth, BitPat, UImm16, Shift)) {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    MOVType = DestType;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    MOVOpcode = DestWidth == 64 ? AArch64::MOVZxii : AArch64::MOVZwii;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1A64Imms.html#a0c701ce6ed0d8389039075287abf1a57">A64Imms::isMOVNImm</a>(DestWidth, BitPat, UImm16, Shift)) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    MOVType = DestType;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    MOVOpcode = DestWidth == 64 ? AArch64::MOVNxii : AArch64::MOVNwii;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DestWidth == 64 &amp;&amp; <a class="code" href="namespacellvm_1_1A64Imms.html#a0c701ce6ed0d8389039075287abf1a57">A64Imms::isMOVNImm</a>(32, BitPat, UImm16, Shift)) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// To get something like 0x0000_0000_ffff_1234 into a 64-bit register we can</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// use a 32-bit instruction: &quot;movn w0, 0xedbc&quot;.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    MOVType = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    MOVOpcode = AArch64::MOVNwii;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1A64Imms.html#a881011c508b1641d6784d4a7da31874c">A64Imms::isLogicalImm</a>(DestWidth, BitPat, LogicalBits))  {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    MOVOpcode = DestWidth == 64 ? AArch64::ORRxxi : AArch64::ORRwwi;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    uint16_t ZR = DestWidth == 64 ? AArch64::XZR : AArch64::WZR;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(MOVOpcode, dl, DestType,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                              CurDAG-&gt;getRegister(ZR, DestType),</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                              CurDAG-&gt;getTargetConstant(LogicalBits, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">// Can&#39;t handle it in one instruction. There&#39;s scope for permitting two (or</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">// more) instructions, but that&#39;ll need more thought.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  ResNode = CurDAG-&gt;getMachineNode(MOVOpcode, dl, MOVType,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                   CurDAG-&gt;getTargetConstant(UImm16, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>),</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                   CurDAG-&gt;getTargetConstant(Shift, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">if</span> (MOVType != DestType) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    ResNode = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">TargetOpcode::SUBREG_TO_REG</a>, dl,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                          <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                          CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 0),</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                          CurDAG-&gt;getTargetConstant(AArch64::sub_32, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">return</span> ResNode;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;AArch64DAGToDAGISel::getConstantPoolItemAddress(<a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CV) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrVT = getTargetLowering()-&gt;getPointerTy();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">switch</span> (getTargetLowering()-&gt;getTargetMachine().getCodeModel()) {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">CodeModel::Small</a>: {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordtype">unsigned</span> Alignment =</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      getTargetLowering()-&gt;getDataLayout()-&gt;getABITypeAlignment(CV-&gt;<a class="code" href="classllvm_1_1Value.html#a0cf3748dba54f931bb1241ae4adc76bc">getType</a>());</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;getNode(</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab">AArch64ISD::WrapperSmall</a>, DL, PtrVT,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        CurDAG-&gt;getTargetConstantPool(CV, PtrVT, 0, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">AArch64II::MO_NO_FLAG</a>),</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        CurDAG-&gt;getTargetConstantPool(CV, PtrVT, 0, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a246cadb70bd09b394f7c4501390eb25b">AArch64II::MO_LO12</a>),</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        CurDAG-&gt;getConstant(Alignment, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a>: {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *LitAddr;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    LitAddr = CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        AArch64::MOVZxii, DL, PtrVT,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        CurDAG-&gt;getTargetConstantPool(CV, PtrVT, 0, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a2ab036d064162b772058fa1404ba4016">AArch64II::MO_ABS_G3</a>),</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        CurDAG-&gt;getTargetConstant(3, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    LitAddr = CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        AArch64::MOVKxii, DL, PtrVT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LitAddr, 0),</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        CurDAG-&gt;getTargetConstantPool(CV, PtrVT, 0, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a1207f1ad0e349efea854baced92b8590">AArch64II::MO_ABS_G2_NC</a>),</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        CurDAG-&gt;getTargetConstant(2, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    LitAddr = CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        AArch64::MOVKxii, DL, PtrVT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LitAddr, 0),</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        CurDAG-&gt;getTargetConstantPool(CV, PtrVT, 0, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af6862144bbee0acf9300eed2a7d21a77">AArch64II::MO_ABS_G1_NC</a>),</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        CurDAG-&gt;getTargetConstant(1, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    LitAddr = CurDAG-&gt;getMachineNode(</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        AArch64::MOVKxii, DL, PtrVT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LitAddr, 0),</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        CurDAG-&gt;getTargetConstantPool(CV, PtrVT, 0, 0, <a class="code" href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a28163fa8a3b6a82a9e77b4ce8ddb0027">AArch64II::MO_ABS_G0_NC</a>),</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(LitAddr, 0);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Only small and large code models supported now&quot;</span>);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectToLitPool(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Node);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  uint64_t UnsignedVal = cast&lt;ConstantSDNode&gt;(Node)-&gt;getZExtValue();</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  int64_t SignedVal = cast&lt;ConstantSDNode&gt;(Node)-&gt;getSExtValue();</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DestType = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// Since we may end up loading a 64-bit constant from a 32-bit entry the</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// constant in the pool may have a different type to the eventual node.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> Extension;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemType;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  assert((DestType == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a> || DestType == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;         &amp;&amp; <span class="stringliteral">&quot;Only expect integer constants at the moment&quot;</span>);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> (DestType == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    Extension = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    MemType = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UnsignedVal &lt;= UINT32_MAX) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    Extension = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">ISD::ZEXTLOAD</a>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    MemType = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SignedVal &gt;= INT32_MIN &amp;&amp; SignedVal &lt;= INT32_MAX) {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    Extension = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">ISD::SEXTLOAD</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    MemType = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    Extension = <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">ISD::NON_EXTLOAD</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    MemType = <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1Constant.html">Constant</a> *CV = <a class="code" href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">ConstantInt::get</a>(<a class="code" href="classllvm_1_1Type.html#acaf8e4c3e40e01e848c1fad5f05b81cd">Type::getIntNTy</a>(*CurDAG-&gt;getContext(),</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                                  MemType.<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()),</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                  UnsignedVal);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PoolAddr = getConstantPoolItemAddress(DL, CV);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordtype">unsigned</span> Alignment =</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    getTargetLowering()-&gt;getDataLayout()-&gt;getABITypeAlignment(CV-&gt;<a class="code" href="classllvm_1_1Value.html#a0cf3748dba54f931bb1241ae4adc76bc">getType</a>());</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getExtLoad(Extension, DL, DestType, CurDAG-&gt;getEntryNode(),</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                            PoolAddr,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa08f2339c536714c3cef4e56cb0f33b2">MachinePointerInfo::getConstantPool</a>(), MemType,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                            <span class="comment">/* isVolatile = */</span> <span class="keyword">false</span>,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                            <span class="comment">/* isNonTemporal = */</span> <span class="keyword">false</span>,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                            Alignment).getNode();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::LowerToFPLitPool(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Node);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *FV = cast&lt;ConstantFPSDNode&gt;(Node)-&gt;getConstantFPValue();</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> DestType = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">unsigned</span> Alignment =</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    getTargetLowering()-&gt;getDataLayout()-&gt;getABITypeAlignment(FV-&gt;<a class="code" href="classllvm_1_1Value.html#a0cf3748dba54f931bb1241ae4adc76bc">getType</a>());</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PoolAddr = getConstantPoolItemAddress(DL, FV);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getLoad(DestType, DL, CurDAG-&gt;getEntryNode(), PoolAddr,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                         <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa08f2339c536714c3cef4e56cb0f33b2">MachinePointerInfo::getConstantPool</a>(),</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                         <span class="comment">/* isVolatile = */</span> <span class="keyword">false</span>,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                         <span class="comment">/* isNonTemporal = */</span> <span class="keyword">false</span>,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                         <span class="comment">/* isInvariant = */</span> <span class="keyword">true</span>,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                         Alignment).getNode();</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;AArch64DAGToDAGISel::SelectTSTBOperand(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FixedPos,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                       <span class="keywordtype">unsigned</span> RegWidth) {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CN = <a class="code" href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a>&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">if</span> (!CN) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  uint64_t Val = CN-&gt;<a class="code" href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">getZExtValue</a>();</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a19358222bb2c2199975e3a4ec4b40eed">isPowerOf2_64</a>(Val)) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">unsigned</span> TestedBit = <a class="code" href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">Log2_64</a>(Val);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">// Checks above should have guaranteed that we haven&#39;t lost information in</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="comment">// finding TestedBit, but it must still be in range.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">if</span> (TestedBit &gt;= RegWidth) <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  FixedPos = CurDAG-&gt;getTargetConstant(TestedBit, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;}</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectAtomic(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node, <span class="keywordtype">unsigned</span> Op8,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                          <span class="keywordtype">unsigned</span> Op16,<span class="keywordtype">unsigned</span> Op32,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                          <span class="keywordtype">unsigned</span> Op64) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// Mostly direct translation to the given operations, except that we preserve</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">// the AtomicOrdering for use later on.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="classllvm_1_1AtomicSDNode.html">AtomicSDNode</a> *AN = cast&lt;AtomicSDNode&gt;(Node);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">getMemoryVT</a>();</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordtype">unsigned</span> Op;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    Op = Op8;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    Op = Op16;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    Op = Op32;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    Op = Op64;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected atomic operation&quot;</span>);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 1; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">getNumOperands</a>(); ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>));</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getTargetConstant(AN-&gt;<a class="code" href="classllvm_1_1MemSDNode.html#ab0714d61141b200a5a330eb98409b659">getOrdering</a>(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0)); <span class="comment">// Chain moves to the end</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(Node, Op,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                              AN-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                              &amp;Ops[0], Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>());</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64DAGToDAGISel::createDTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> RegClassIDs[] = { AArch64::DPairRegClassID,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                    AArch64::DTripleRegClassID,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                    AArch64::DQuadRegClassID };</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> SubRegs[] = { AArch64::dsub_0, AArch64::dsub_1,</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                AArch64::dsub_2, AArch64::dsub_3 };</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">return</span> createTuple(Regs, RegClassIDs, SubRegs);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;}</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64DAGToDAGISel::createQTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> RegClassIDs[] = { AArch64::QPairRegClassID,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                                    AArch64::QTripleRegClassID,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                    AArch64::QQuadRegClassID };</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> SubRegs[] = { AArch64::qsub_0, AArch64::qsub_1,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                AArch64::qsub_2, AArch64::qsub_3 };</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">return</span> createTuple(Regs, RegClassIDs, SubRegs);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;}</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AArch64DAGToDAGISel::createTuple(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Regs,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                         <span class="keywordtype">unsigned</span> RegClassIDs[],</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                         <span class="keywordtype">unsigned</span> SubRegs[]) {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="comment">// There&#39;s no special register-class for a vector-list of 1 element: it&#39;s just</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">// a vector.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">if</span> (Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>() == 1)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span> Regs[0];</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  assert(Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>() &gt;= 2 &amp;&amp; Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>() &lt;= 4);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL(Regs[0].getNode());</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Ops;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="comment">// First operand of REG_SEQUENCE is the desired RegClass.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      CurDAG-&gt;getTargetConstant(RegClassIDs[Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>() - 2], <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">// Then we get pairs of source &amp; subregister-position for the components.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>(); ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(CurDAG-&gt;getTargetConstant(SubRegs[i], <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  }</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N =</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;      CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">TargetOpcode::REG_SEQUENCE</a>, DL, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>, Ops);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, 0);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;}</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// Get the register stride update opcode of a VLD/VST instruction that</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// is otherwise equivalent to the given fixed stride updating instruction.</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">  484</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_8B_register;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_4H_register;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_2S_register;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_1D_register;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_16B_register;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_8H_register;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_4S_register;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD1WB_2D_register;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_8B_register;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_4H_register;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_2S_register;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_16B_register;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_8H_register;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_4S_register;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD2WB_2D_register;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_8B_register;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_4H_register;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_2S_register;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_16B_register;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_8H_register;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_4S_register;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD3WB_2D_register;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_8B_register;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_4H_register;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_2S_register;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_16B_register;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_8H_register;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_4S_register;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD4WB_2D_register;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_8B_register;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_4H_register;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_2S_register;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_1D_register;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_16B_register;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_8H_register;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_4S_register;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x2WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD1x2WB_2D_register;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_8B_register;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_4H_register;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_2S_register;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_1D_register;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_16B_register;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_8H_register;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_4S_register;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x3WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD1x3WB_2D_register;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_8B_register;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_4H_register;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_2S_register;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_1D_register;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_16B_register;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_8H_register;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_4S_register;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1x4WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD1x4WB_2D_register;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_8B_register;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_4H_register;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_2S_register;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_1D_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_1D_register;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_16B_register;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_8H_register;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_4S_register;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST1WB_2D_register;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_8B_register;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_4H_register;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_2S_register;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_16B_register;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_8H_register;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_4S_register;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST2WB_2D_register;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_8B_register;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_4H_register;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_2S_register;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_16B_register;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_8H_register;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_4S_register;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST3WB_2D_register;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_8B_register;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_4H_register;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_2S_register;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_16B_register;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_8H_register;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_4S_register;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST4WB_2D_register;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_8B_register;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_4H_register;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_2S_register;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_1D_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_1D_register;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_16B_register;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_8H_register;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_4S_register;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x2WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST1x2WB_2D_register;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_8B_register;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_4H_register;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_2S_register;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_1D_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_1D_register;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_16B_register;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_8H_register;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_4S_register;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x3WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST1x3WB_2D_register;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_8B_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_8B_register;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_4H_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_4H_register;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_2S_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_2S_register;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_1D_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_1D_register;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_16B_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_16B_register;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_8H_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_8H_register;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_4S_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_4S_register;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1x4WB_2D_fixed: <span class="keywordflow">return</span> AArch64::ST1x4WB_2D_register;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">// Post-index of duplicate loads</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_8B_register;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_4H_register;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_2S_register;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_1D_register;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_16B_register;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_8H_register;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_4S_register;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD2R_WB_2D_register;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_8B_register;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_4H_register;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_2S_register;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_1D_register;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_16B_register;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_8H_register;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_4S_register;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD3R_WB_2D_register;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_8B_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_8B_register;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_4H_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_4H_register;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_2S_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_2S_register;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_1D_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_1D_register;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_16B_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_16B_register;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_8H_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_8H_register;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_4S_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_4S_register;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_2D_fixed: <span class="keywordflow">return</span> AArch64::LD4R_WB_2D_register;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="comment">// Post-index of lane loads</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_B_fixed: <span class="keywordflow">return</span> AArch64::LD2LN_WB_B_register;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_H_fixed: <span class="keywordflow">return</span> AArch64::LD2LN_WB_H_register;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_S_fixed: <span class="keywordflow">return</span> AArch64::LD2LN_WB_S_register;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_D_fixed: <span class="keywordflow">return</span> AArch64::LD2LN_WB_D_register;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_B_fixed: <span class="keywordflow">return</span> AArch64::LD3LN_WB_B_register;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_H_fixed: <span class="keywordflow">return</span> AArch64::LD3LN_WB_H_register;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_S_fixed: <span class="keywordflow">return</span> AArch64::LD3LN_WB_S_register;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_D_fixed: <span class="keywordflow">return</span> AArch64::LD3LN_WB_D_register;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_B_fixed: <span class="keywordflow">return</span> AArch64::LD4LN_WB_B_register;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_H_fixed: <span class="keywordflow">return</span> AArch64::LD4LN_WB_H_register;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_S_fixed: <span class="keywordflow">return</span> AArch64::LD4LN_WB_S_register;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_D_fixed: <span class="keywordflow">return</span> AArch64::LD4LN_WB_D_register;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">// Post-index of lane stores</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_B_fixed: <span class="keywordflow">return</span> AArch64::ST2LN_WB_B_register;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_H_fixed: <span class="keywordflow">return</span> AArch64::ST2LN_WB_H_register;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_S_fixed: <span class="keywordflow">return</span> AArch64::ST2LN_WB_S_register;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_D_fixed: <span class="keywordflow">return</span> AArch64::ST2LN_WB_D_register;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_B_fixed: <span class="keywordflow">return</span> AArch64::ST3LN_WB_B_register;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_H_fixed: <span class="keywordflow">return</span> AArch64::ST3LN_WB_H_register;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_S_fixed: <span class="keywordflow">return</span> AArch64::ST3LN_WB_S_register;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_D_fixed: <span class="keywordflow">return</span> AArch64::ST3LN_WB_D_register;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_B_fixed: <span class="keywordflow">return</span> AArch64::ST4LN_WB_B_register;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_H_fixed: <span class="keywordflow">return</span> AArch64::ST4LN_WB_H_register;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_S_fixed: <span class="keywordflow">return</span> AArch64::ST4LN_WB_S_register;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_D_fixed: <span class="keywordflow">return</span> AArch64::ST4LN_WB_D_register;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  }</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">return</span> Opc; <span class="comment">// If not one we handle, return it unchanged.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectVLD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                       <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                       <span class="keyword">const</span> uint16_t *Opcodes) {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  assert(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLD NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()) {</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">case</span> 8: OpcodeIndex = is64BitVector ? 0 : 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">case</span> 16: OpcodeIndex = is64BitVector ? 1 : 5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">case</span> 32: OpcodeIndex = is64BitVector ? 2 : 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="keywordflow">case</span> 64: OpcodeIndex = is64BitVector ? 3 : 7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vector load type&quot;</span>);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  }</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Opcodes[OpcodeIndex];</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 2&gt;</a> Ops;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = isUpdating ? 1 : 2;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx)); <span class="comment">// Push back the Memory Address</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())) <span class="comment">// Increment in Register</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      Opc = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Inc);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  }</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0)); <span class="comment">// Push back the Chain</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 3&gt;</a> ResTys;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// Push back the type of return super register</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1)</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(VT);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NumVecs == 3)</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                                 is64BitVector ? NumVecs : NumVecs * 2);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(ResTy);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>); <span class="comment">// Type of the updated register</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>); <span class="comment">// Type of the Chain</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLd = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  cast&lt;MachineSDNode&gt;(VLd)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 1)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">return</span> VLd;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="comment">// If NumVecs &gt; 1, the return result is a super register containing 2-4</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// consecutive vector registers.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 0);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = is64BitVector ? AArch64::dsub_0 : AArch64::qsub_0;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="comment">// Update users of the Chain</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 1));</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLd, 2));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectVST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                       <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                       <span class="keyword">const</span> uint16_t *Opcodes) {</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  assert(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VST NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = isUpdating ? 1 : 2;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = 3;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()) {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">case</span> 8: OpcodeIndex = is64BitVector ? 0 : 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">case</span> 16: OpcodeIndex = is64BitVector ? 1 : 5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordflow">case</span> 32: OpcodeIndex = is64BitVector ? 2 : 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">case</span> 64: OpcodeIndex = is64BitVector ? 3 : 7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vector store type&quot;</span>);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Opcodes[OpcodeIndex];</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 2&gt;</a> ResTys;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>); <span class="comment">// Type for the Chain</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx)); <span class="comment">// Push back the Memory Address</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())) <span class="comment">// Increment in Register</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;      Opc = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Inc);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>() + Vec0Idx,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                               N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>() + Vec0Idx + NumVecs);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SrcReg = is64BitVector ? createDTuple(Regs) : createQTuple(Regs);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(SrcReg);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// Push back the Chain</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0));</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VSt = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  cast&lt;MachineSDNode&gt;(VSt)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">return</span> VSt;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;AArch64DAGToDAGISel::getTargetSubregToReg(<span class="keywordtype">int</span> SRIdx, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> DL, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VTD,</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand) {</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = CurDAG-&gt;getMachineNode(<a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">TargetOpcode::SUBREG_TO_REG</a>, DL,</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                        VT, VTD, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>,</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                        CurDAG-&gt;getTargetConstant(0, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>),</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                        Operand,</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                        CurDAG-&gt;getTargetConstant(AArch64::sub_64, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>));</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Reg, 0);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectVLDDup(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUpdating,</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                          <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                          <span class="keyword">const</span> uint16_t *Opcodes) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  assert(NumVecs &gt;=2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;Load Dup NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()) {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">case</span> 8: OpcodeIndex = is64BitVector ? 0 : 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">case</span> 16: OpcodeIndex = is64BitVector ? 1 : 5; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keywordflow">case</span> 32: OpcodeIndex = is64BitVector ? 2 : 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">case</span> 64: OpcodeIndex = is64BitVector ? 3 : 7; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vector duplicate lane load type&quot;</span>);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  }</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Opcodes[OpcodeIndex];</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 6&gt;</a> Ops;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1)); <span class="comment">// Push back the Memory Address</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(2);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())) <span class="comment">// Increment in Register</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      Opc = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Inc);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  }</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0)); <span class="comment">// Push back the Chain</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 3&gt;</a> ResTys;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="comment">// Push back the type of return super register</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">if</span> (NumVecs == 3)</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                 is64BitVector ? NumVecs : NumVecs * 2);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(ResTy);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>); <span class="comment">// Type of the updated register</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>); <span class="comment">// Type of the Chain</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdDup = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="comment">// Transfer memoperands.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  cast&lt;MachineSDNode&gt;(VLdDup)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 0);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = is64BitVector ? AArch64::dsub_0 : AArch64::qsub_0;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">// Update uses of each registers in super register</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec)</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec),</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;                CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">// Update uses of the Chain</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 1));</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdDup, 2));</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;}</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">// We only have 128-bit vector type of load/store lane instructions.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">// If it is 64-bit vector, we also select it to the 128-bit instructions.</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">// Just use SUBREG_TO_REG to adapt the input to 128-bit vector and</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">// EXTRACT_SUBREG to get the 64-bit vector from the 128-bit vector output.</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectVLDSTLane(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> IsLoad,</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                                             <span class="keywordtype">bool</span> isUpdating, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                             <span class="keyword">const</span> uint16_t *Opcodes) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  assert(NumVecs &gt;= 2 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VLDSTLane NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpIdx = isUpdating ? 1 : 2;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = 3;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordtype">unsigned</span> Lane =</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      cast&lt;ConstantSDNode&gt;(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + NumVecs))-&gt;getZExtValue();</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>();</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordtype">bool</span> is64BitVector = VT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT64; <span class="comment">// 64-bit Vector Type</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">if</span> (is64BitVector) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    VT64 = VT;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    VT = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), VT.<a class="code" href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">getVectorElementType</a>(),</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                          VT.<a class="code" href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">getVectorNumElements</a>() * 2);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordtype">unsigned</span> OpcodeIndex;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">switch</span> (VT.<a class="code" href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">getScalarType</a>().<a class="code" href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">getSizeInBits</a>()) {</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">case</span> 8: OpcodeIndex = 0; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordflow">case</span> 16: OpcodeIndex = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">case</span> 32: OpcodeIndex = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">case</span> 64: OpcodeIndex = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled vector lane load/store type&quot;</span>);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Opcodes[OpcodeIndex];</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 3&gt;</a> ResTys;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">if</span> (IsLoad) {</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="comment">// Push back the type of return super register</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="keywordflow">if</span> (NumVecs == 3)</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;      ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">MVT::Untyped</a>);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResTy = <a class="code" href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">EVT::getVectorVT</a>(*CurDAG-&gt;getContext(), <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>,</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                   is64BitVector ? NumVecs : NumVecs * 2);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(ResTy);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>); <span class="comment">// Type of the updated register</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  ResTys.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">MVT::Other</a>); <span class="comment">// Type of Chain</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 5&gt;</a> Ops;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx)); <span class="comment">// Push back the Memory Address</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">if</span> (isUpdating) {</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Inc = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(AddrOpIdx + 1);</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">if</span> (!isa&lt;ConstantSDNode&gt;(Inc.<a class="code" href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">getNode</a>())) <span class="comment">// Increment in Register</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      Opc = <a class="code" href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a>(Opc);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Inc);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  }</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>() + Vec0Idx,</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;                               N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>() + Vec0Idx + NumVecs);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">if</span> (is64BitVector)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++)</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = getTargetSubregToReg(AArch64::sub_64, dl, VT, VT64, Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SuperReg = createQTuple(Regs);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(SuperReg); <span class="comment">// Source Reg</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LaneValue = CurDAG-&gt;getTargetConstant(Lane, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(LaneValue);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Chain); <span class="comment">// Push back the Chain</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *VLdLn = CurDAG-&gt;getMachineNode(Opc, dl, ResTys, Ops);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineSDNode::mmo_iterator</a> MemOp = MF-&gt;allocateMemRefsArray(1);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  MemOp[0] = cast&lt;MemIntrinsicSDNode&gt;(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)-&gt;getMemOperand();</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  cast&lt;MachineSDNode&gt;(VLdLn)-&gt;setMemRefs(MemOp, MemOp + 1);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">if</span> (!IsLoad)</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordflow">return</span> VLdLn;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="comment">// Extract the subregisters.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  SuperReg = <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 0);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordtype">unsigned</span> Sub0 = AArch64::qsub_0;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">// Update uses of each registers in super register</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Vec = 0; Vec &lt; NumVecs; ++Vec) {</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SUB0 = CurDAG-&gt;getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordflow">if</span> (is64BitVector) {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      SUB0 = CurDAG-&gt;getTargetExtractSubreg(AArch64::sub_64, dl, VT64, SUB0);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    }</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, Vec), SUB0);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 1));</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">if</span> (isUpdating)</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(N, NumVecs + 1), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(VLdLn, 2));</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;}</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="keywordtype">unsigned</span> AArch64DAGToDAGISel::getTBLOpc(<span class="keywordtype">bool</span> IsExt, <span class="keywordtype">bool</span> Is64Bit,</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                        <span class="keywordtype">unsigned</span> NumOfVec) {</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  assert(NumOfVec &gt;= 1 &amp;&amp; NumOfVec &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VST NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordtype">unsigned</span> Opc = 0;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordflow">switch</span> (NumOfVec) {</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      Opc = Is64Bit ? AArch64::TBX1_8b : AArch64::TBX1_16b;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;      Opc = Is64Bit ? AArch64::TBL1_8b : AArch64::TBL1_16b;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      Opc = Is64Bit ? AArch64::TBX2_8b : AArch64::TBX2_16b;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      Opc = Is64Bit ? AArch64::TBL2_8b : AArch64::TBL2_16b;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      Opc = Is64Bit ? AArch64::TBX3_8b : AArch64::TBX3_16b;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      Opc = Is64Bit ? AArch64::TBL3_8b : AArch64::TBL3_16b;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      Opc = Is64Bit ? AArch64::TBX4_8b : AArch64::TBX4_16b;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      Opc = Is64Bit ? AArch64::TBL4_8b : AArch64::TBL4_16b;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  }</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">return</span> Opc;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;}</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *AArch64DAGToDAGISel::SelectVTBL(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> NumVecs,</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                        <span class="keywordtype">bool</span> IsExt) {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  assert(NumVecs &gt;= 1 &amp;&amp; NumVecs &lt;= 4 &amp;&amp; <span class="stringliteral">&quot;VST NumVecs out-of-range&quot;</span>);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl(N);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="comment">// Check the element of look up table is 64-bit or not</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordtype">unsigned</span> Vec0Idx = IsExt ? 2 : 1;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  assert(!N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + 0).<a class="code" href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>() &amp;&amp;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;         <span class="stringliteral">&quot;The element of lookup table for vtbl and vtbx must be 128-bit&quot;</span>);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">// Check the return value type is 64-bit or not</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT = N-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordtype">bool</span> is64BitRes = ResVT.<a class="code" href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">is64BitVector</a>();</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="comment">// Create new SDValue for vector list</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 4&gt;</a> Regs(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>() + Vec0Idx,</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                               N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">op_begin</a>() + Vec0Idx + NumVecs);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TblReg = createQTuple(Regs);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordtype">unsigned</span> Opc = getTBLOpc(IsExt, is64BitRes, NumVecs);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SDValue, 3&gt;</a> Ops;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">if</span> (IsExt)</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1));</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(TblReg);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  Ops.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(N-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(Vec0Idx + NumVecs));</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">return</span> CurDAG-&gt;getMachineNode(Opc, dl, ResVT, Ops);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;}</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">AArch64DAGToDAGISel::Select</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="comment">// Dump information about the Node being selected</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Selecting: &quot;</span>; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">dump</a>(CurDAG); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keywordflow">if</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">isMachineOpcode</a>()) {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;== &quot;</span>; Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">dump</a>(CurDAG); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">setNodeId</a>(-1);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  }</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">switch</span> (Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">getOpcode</a>()) {</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">ISD::ATOMIC_LOAD_ADD</a>:</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                        AArch64::ATOMIC_LOAD_ADD_I8,</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                        AArch64::ATOMIC_LOAD_ADD_I16,</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                        AArch64::ATOMIC_LOAD_ADD_I32,</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                        AArch64::ATOMIC_LOAD_ADD_I64);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">ISD::ATOMIC_LOAD_SUB</a>:</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                        AArch64::ATOMIC_LOAD_SUB_I8,</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                        AArch64::ATOMIC_LOAD_SUB_I16,</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                        AArch64::ATOMIC_LOAD_SUB_I32,</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                        AArch64::ATOMIC_LOAD_SUB_I64);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">ISD::ATOMIC_LOAD_AND</a>:</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;                        AArch64::ATOMIC_LOAD_AND_I8,</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                        AArch64::ATOMIC_LOAD_AND_I16,</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                        AArch64::ATOMIC_LOAD_AND_I32,</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                        AArch64::ATOMIC_LOAD_AND_I64);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">ISD::ATOMIC_LOAD_OR</a>:</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                        AArch64::ATOMIC_LOAD_OR_I8,</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                        AArch64::ATOMIC_LOAD_OR_I16,</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;                        AArch64::ATOMIC_LOAD_OR_I32,</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                        AArch64::ATOMIC_LOAD_OR_I64);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">ISD::ATOMIC_LOAD_XOR</a>:</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                        AArch64::ATOMIC_LOAD_XOR_I8,</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                        AArch64::ATOMIC_LOAD_XOR_I16,</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                        AArch64::ATOMIC_LOAD_XOR_I32,</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;                        AArch64::ATOMIC_LOAD_XOR_I64);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">ISD::ATOMIC_LOAD_NAND</a>:</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                        AArch64::ATOMIC_LOAD_NAND_I8,</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;                        AArch64::ATOMIC_LOAD_NAND_I16,</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                        AArch64::ATOMIC_LOAD_NAND_I32,</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;                        AArch64::ATOMIC_LOAD_NAND_I64);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">ISD::ATOMIC_LOAD_MIN</a>:</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                        AArch64::ATOMIC_LOAD_MIN_I8,</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                        AArch64::ATOMIC_LOAD_MIN_I16,</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                        AArch64::ATOMIC_LOAD_MIN_I32,</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                        AArch64::ATOMIC_LOAD_MIN_I64);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">ISD::ATOMIC_LOAD_MAX</a>:</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;                        AArch64::ATOMIC_LOAD_MAX_I8,</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                        AArch64::ATOMIC_LOAD_MAX_I16,</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                        AArch64::ATOMIC_LOAD_MAX_I32,</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                        AArch64::ATOMIC_LOAD_MAX_I64);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">ISD::ATOMIC_LOAD_UMIN</a>:</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;                        AArch64::ATOMIC_LOAD_UMIN_I8,</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                        AArch64::ATOMIC_LOAD_UMIN_I16,</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                        AArch64::ATOMIC_LOAD_UMIN_I32,</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                        AArch64::ATOMIC_LOAD_UMIN_I64);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">ISD::ATOMIC_LOAD_UMAX</a>:</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                        AArch64::ATOMIC_LOAD_UMAX_I8,</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                        AArch64::ATOMIC_LOAD_UMAX_I16,</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;                        AArch64::ATOMIC_LOAD_UMAX_I32,</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;                        AArch64::ATOMIC_LOAD_UMAX_I64);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">ISD::ATOMIC_SWAP</a>:</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                        AArch64::ATOMIC_SWAP_I8,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                        AArch64::ATOMIC_SWAP_I16,</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                        AArch64::ATOMIC_SWAP_I32,</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                        AArch64::ATOMIC_SWAP_I64);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">ISD::ATOMIC_CMP_SWAP</a>:</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">return</span> SelectAtomic(Node,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                        AArch64::ATOMIC_CMP_SWAP_I8,</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                        AArch64::ATOMIC_CMP_SWAP_I16,</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;                        AArch64::ATOMIC_CMP_SWAP_I32,</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                        AArch64::ATOMIC_CMP_SWAP_I64);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">ISD::FrameIndex</a>: {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordtype">int</span> FI = cast&lt;FrameIndexSDNode&gt;(Node)-&gt;getIndex();</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> PtrTy = getTargetLowering()-&gt;getPointerTy();</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TFI = CurDAG-&gt;getTargetFrameIndex(FI, PtrTy);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">return</span> CurDAG-&gt;SelectNodeTo(Node, AArch64::ADDxxi_lsl0_s, PtrTy,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                                TFI, CurDAG-&gt;getTargetConstant(0, PtrTy));</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  }</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">ISD::ConstantPool</a>: {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="comment">// Constant pools are fine, just create a Target entry.</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *CN = cast&lt;ConstantPoolSDNode&gt;(Node);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> = CN-&gt;<a class="code" href="classllvm_1_1ConstantPoolSDNode.html#aab74b88c9e364929ff1dd529ed24904b">getConstVal</a>();</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CP = CurDAG-&gt;getTargetConstantPool(C, CN-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0));</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0), CP);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  }</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">ISD::Constant</a>: {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = 0;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">if</span> (cast&lt;ConstantSDNode&gt;(Node)-&gt;getZExtValue() == 0) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <span class="comment">// XZR and WZR are probably even better than an actual move: most of the</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="comment">// time they can be folded into another instruction with *no* cost.</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty = Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">getValueType</a>(0);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      assert((Ty == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> || Ty == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>) &amp;&amp; <span class="stringliteral">&quot;unexpected type&quot;</span>);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = Ty == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ? AArch64::WZR : AArch64::XZR;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      ResNode = CurDAG-&gt;getCopyFromReg(CurDAG-&gt;getEntryNode(),</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;                                       <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a>(Node),</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                                       <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>, Ty).getNode();</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    }</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="comment">// Next best option is a move-immediate, see if we can do that.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keywordflow">if</span> (!ResNode) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      ResNode = TrySelectToMoveImm(Node);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    }</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">if</span> (ResNode)</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      <span class="keywordflow">return</span> ResNode;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="comment">// If even that fails we fall back to a lit-pool entry at the moment. Future</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="comment">// tuning may change this to a sequence of MOVZ/MOVN/MOVK instructions.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    ResNode = SelectToLitPool(Node);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    assert(ResNode &amp;&amp; <span class="stringliteral">&quot;We need *some* way to materialise a constant&quot;</span>);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="comment">// We want to continue selection at this point since the litpool access</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="comment">// generated used generic nodes for simplicity.</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 0));</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    Node = ResNode;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  }</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">ISD::ConstantFP</a>: {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1A64Imms.html#ad54aabb94660951a6f1f7d9845efad1f">A64Imms::isFPImm</a>(cast&lt;ConstantFPSDNode&gt;(Node)-&gt;getValueAPF())) {</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      <span class="comment">// FMOV will take care of it from TableGen</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = LowerToFPLitPool(Node);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    ReplaceUses(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(Node, 0), <a class="code" href="classllvm_1_1SDValue.html">SDValue</a>(ResNode, 0));</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="comment">// We want to continue selection at this point since the litpool access</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="comment">// generated used generic nodes for simplicity.</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    Node = ResNode;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  }</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632">AArch64ISD::NEON_LD1_UPD</a>: {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      AArch64::LD1WB_8B_fixed,  AArch64::LD1WB_4H_fixed,</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      AArch64::LD1WB_2S_fixed,  AArch64::LD1WB_1D_fixed,</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      AArch64::LD1WB_16B_fixed, AArch64::LD1WB_8H_fixed,</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      AArch64::LD1WB_4S_fixed,  AArch64::LD1WB_2D_fixed</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    };</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 1, Opcodes);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  }</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443">AArch64ISD::NEON_LD2_UPD</a>: {</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;      AArch64::LD2WB_8B_fixed,  AArch64::LD2WB_4H_fixed,</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      AArch64::LD2WB_2S_fixed,  AArch64::LD1x2WB_1D_fixed,</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      AArch64::LD2WB_16B_fixed, AArch64::LD2WB_8H_fixed,</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      AArch64::LD2WB_4S_fixed,  AArch64::LD2WB_2D_fixed</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    };</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449">AArch64ISD::NEON_LD3_UPD</a>: {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      AArch64::LD3WB_8B_fixed,  AArch64::LD3WB_4H_fixed,</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      AArch64::LD3WB_2S_fixed,  AArch64::LD1x3WB_1D_fixed,</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      AArch64::LD3WB_16B_fixed, AArch64::LD3WB_8H_fixed,</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      AArch64::LD3WB_4S_fixed,  AArch64::LD3WB_2D_fixed</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    };</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  }</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd">AArch64ISD::NEON_LD4_UPD</a>: {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      AArch64::LD4WB_8B_fixed,  AArch64::LD4WB_4H_fixed,</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      AArch64::LD4WB_2S_fixed,  AArch64::LD1x4WB_1D_fixed,</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;      AArch64::LD4WB_16B_fixed, AArch64::LD4WB_8H_fixed,</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;      AArch64::LD4WB_4S_fixed,  AArch64::LD4WB_2D_fixed</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    };</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536">AArch64ISD::NEON_LD1x2_UPD</a>: {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      AArch64::LD1x2WB_8B_fixed,  AArch64::LD1x2WB_4H_fixed,</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;      AArch64::LD1x2WB_2S_fixed,  AArch64::LD1x2WB_1D_fixed,</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      AArch64::LD1x2WB_16B_fixed, AArch64::LD1x2WB_8H_fixed,</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;      AArch64::LD1x2WB_4S_fixed,  AArch64::LD1x2WB_2D_fixed</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    };</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  }</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f">AArch64ISD::NEON_LD1x3_UPD</a>: {</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      AArch64::LD1x3WB_8B_fixed,  AArch64::LD1x3WB_4H_fixed,</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      AArch64::LD1x3WB_2S_fixed,  AArch64::LD1x3WB_1D_fixed,</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;      AArch64::LD1x3WB_16B_fixed, AArch64::LD1x3WB_8H_fixed,</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      AArch64::LD1x3WB_4S_fixed,  AArch64::LD1x3WB_2D_fixed</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    };</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  }</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817">AArch64ISD::NEON_LD1x4_UPD</a>: {</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      AArch64::LD1x4WB_8B_fixed,  AArch64::LD1x4WB_4H_fixed,</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;      AArch64::LD1x4WB_2S_fixed,  AArch64::LD1x4WB_1D_fixed,</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;      AArch64::LD1x4WB_16B_fixed, AArch64::LD1x4WB_8H_fixed,</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;      AArch64::LD1x4WB_4S_fixed,  AArch64::LD1x4WB_2D_fixed</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    };</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  }</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec">AArch64ISD::NEON_ST1_UPD</a>: {</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;      AArch64::ST1WB_8B_fixed,  AArch64::ST1WB_4H_fixed,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      AArch64::ST1WB_2S_fixed,  AArch64::ST1WB_1D_fixed,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;      AArch64::ST1WB_16B_fixed, AArch64::ST1WB_8H_fixed,</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      AArch64::ST1WB_4S_fixed,  AArch64::ST1WB_2D_fixed</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    };</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 1, Opcodes);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  }</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2">AArch64ISD::NEON_ST2_UPD</a>: {</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;      AArch64::ST2WB_8B_fixed,  AArch64::ST2WB_4H_fixed,</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      AArch64::ST2WB_2S_fixed,  AArch64::ST1x2WB_1D_fixed,</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;      AArch64::ST2WB_16B_fixed, AArch64::ST2WB_8H_fixed,</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      AArch64::ST2WB_4S_fixed,  AArch64::ST2WB_2D_fixed</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    };</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  }</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7">AArch64ISD::NEON_ST3_UPD</a>: {</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      AArch64::ST3WB_8B_fixed,  AArch64::ST3WB_4H_fixed,</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      AArch64::ST3WB_2S_fixed,  AArch64::ST1x3WB_1D_fixed,</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;      AArch64::ST3WB_16B_fixed, AArch64::ST3WB_8H_fixed,</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;      AArch64::ST3WB_4S_fixed,  AArch64::ST3WB_2D_fixed</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    };</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  }</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4">AArch64ISD::NEON_ST4_UPD</a>: {</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;      AArch64::ST4WB_8B_fixed,  AArch64::ST4WB_4H_fixed,</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      AArch64::ST4WB_2S_fixed,  AArch64::ST1x4WB_1D_fixed,</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;      AArch64::ST4WB_16B_fixed, AArch64::ST4WB_8H_fixed,</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;      AArch64::ST4WB_4S_fixed,  AArch64::ST4WB_2D_fixed</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    };</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  }</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f">AArch64ISD::NEON_LD2DUP</a>: {</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;        AArch64::LD2R_8B, AArch64::LD2R_4H, AArch64::LD2R_2S,</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;        AArch64::LD2R_1D, AArch64::LD2R_16B, AArch64::LD2R_8H,</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;        AArch64::LD2R_4S, AArch64::LD2R_2D</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    };</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(Node, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  }</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465">AArch64ISD::NEON_LD3DUP</a>: {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;        AArch64::LD3R_8B, AArch64::LD3R_4H, AArch64::LD3R_2S,</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;        AArch64::LD3R_1D, AArch64::LD3R_16B, AArch64::LD3R_8H,</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;        AArch64::LD3R_4S, AArch64::LD3R_2D</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    };</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(Node, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  }</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6">AArch64ISD::NEON_LD4DUP</a>: {</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;        AArch64::LD4R_8B, AArch64::LD4R_4H, AArch64::LD4R_2S,</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;        AArch64::LD4R_1D, AArch64::LD4R_16B, AArch64::LD4R_8H,</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;        AArch64::LD4R_4S, AArch64::LD4R_2D</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    };</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(Node, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  }</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e">AArch64ISD::NEON_LD2DUP_UPD</a>: {</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      AArch64::LD2R_WB_8B_fixed,  AArch64::LD2R_WB_4H_fixed,</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      AArch64::LD2R_WB_2S_fixed,  AArch64::LD2R_WB_1D_fixed,</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      AArch64::LD2R_WB_16B_fixed, AArch64::LD2R_WB_8H_fixed,</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;      AArch64::LD2R_WB_4S_fixed,  AArch64::LD2R_WB_2D_fixed</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    };</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(Node, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  }</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69">AArch64ISD::NEON_LD3DUP_UPD</a>: {</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;      AArch64::LD3R_WB_8B_fixed,  AArch64::LD3R_WB_4H_fixed,</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;      AArch64::LD3R_WB_2S_fixed,  AArch64::LD3R_WB_1D_fixed,</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;      AArch64::LD3R_WB_16B_fixed, AArch64::LD3R_WB_8H_fixed,</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      AArch64::LD3R_WB_4S_fixed,  AArch64::LD3R_WB_2D_fixed</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    };</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(Node, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  }</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef">AArch64ISD::NEON_LD4DUP_UPD</a>: {</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      AArch64::LD4R_WB_8B_fixed,  AArch64::LD4R_WB_4H_fixed,</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      AArch64::LD4R_WB_2S_fixed,  AArch64::LD4R_WB_1D_fixed,</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      AArch64::LD4R_WB_16B_fixed, AArch64::LD4R_WB_8H_fixed,</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;      AArch64::LD4R_WB_4S_fixed,  AArch64::LD4R_WB_2D_fixed</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    };</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <span class="keywordflow">return</span> SelectVLDDup(Node, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  }</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec">AArch64ISD::NEON_LD2LN_UPD</a>: {</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;        AArch64::LD2LN_WB_B_fixed, AArch64::LD2LN_WB_H_fixed,</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;        AArch64::LD2LN_WB_S_fixed, AArch64::LD2LN_WB_D_fixed</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    };</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">true</span>, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  }</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7">AArch64ISD::NEON_LD3LN_UPD</a>: {</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        AArch64::LD3LN_WB_B_fixed, AArch64::LD3LN_WB_H_fixed,</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        AArch64::LD3LN_WB_S_fixed, AArch64::LD3LN_WB_D_fixed</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    };</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">true</span>, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  }</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a">AArch64ISD::NEON_LD4LN_UPD</a>: {</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;        AArch64::LD4LN_WB_B_fixed, AArch64::LD4LN_WB_H_fixed,</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;        AArch64::LD4LN_WB_S_fixed, AArch64::LD4LN_WB_D_fixed</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    };</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">true</span>, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  }</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4">AArch64ISD::NEON_ST2LN_UPD</a>: {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;        AArch64::ST2LN_WB_B_fixed, AArch64::ST2LN_WB_H_fixed,</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;        AArch64::ST2LN_WB_S_fixed, AArch64::ST2LN_WB_D_fixed</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    };</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">false</span>, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  }</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d">AArch64ISD::NEON_ST3LN_UPD</a>: {</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;        AArch64::ST3LN_WB_B_fixed, AArch64::ST3LN_WB_H_fixed,</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;        AArch64::ST3LN_WB_S_fixed, AArch64::ST3LN_WB_D_fixed</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    };</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">false</span>, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  }</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f">AArch64ISD::NEON_ST4LN_UPD</a>: {</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        AArch64::ST4LN_WB_B_fixed, AArch64::ST4LN_WB_H_fixed,</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;        AArch64::ST4LN_WB_S_fixed, AArch64::ST4LN_WB_D_fixed</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    };</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">false</span>, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  }</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0">AArch64ISD::NEON_ST1x2_UPD</a>: {</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;      AArch64::ST1x2WB_8B_fixed,  AArch64::ST1x2WB_4H_fixed,</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      AArch64::ST1x2WB_2S_fixed,  AArch64::ST1x2WB_1D_fixed,</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      AArch64::ST1x2WB_16B_fixed, AArch64::ST1x2WB_8H_fixed,</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      AArch64::ST1x2WB_4S_fixed,  AArch64::ST1x2WB_2D_fixed</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    };</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 2, Opcodes);</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  }</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f">AArch64ISD::NEON_ST1x3_UPD</a>: {</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;      AArch64::ST1x3WB_8B_fixed,  AArch64::ST1x3WB_4H_fixed,</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;      AArch64::ST1x3WB_2S_fixed,  AArch64::ST1x3WB_1D_fixed,</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;      AArch64::ST1x3WB_16B_fixed, AArch64::ST1x3WB_8H_fixed,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;      AArch64::ST1x3WB_4S_fixed,  AArch64::ST1x3WB_2D_fixed</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    };</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 3, Opcodes);</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  }</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac">AArch64ISD::NEON_ST1x4_UPD</a>: {</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      AArch64::ST1x4WB_8B_fixed,  AArch64::ST1x4WB_4H_fixed,</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      AArch64::ST1x4WB_2S_fixed,  AArch64::ST1x4WB_1D_fixed,</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      AArch64::ST1x4WB_16B_fixed, AArch64::ST1x4WB_8H_fixed,</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      AArch64::ST1x4WB_4S_fixed,  AArch64::ST1x4WB_2D_fixed</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    };</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">true</span>, 4, Opcodes);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">ISD::INTRINSIC_WO_CHAIN</a>: {</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(0))-&gt;getZExtValue();</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="keywordtype">bool</span> IsExt = <span class="keyword">false</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a04ba1a7d9fe4459162901904b84ec2da">Intrinsic::aarch64_neon_vtbx1</a>:</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;        IsExt = <span class="keyword">true</span>;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ab0af49326e73b3306156d2ff8a0d97a3">Intrinsic::aarch64_neon_vtbl1</a>:</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;        <span class="keywordflow">return</span> SelectVTBL(Node, 1, IsExt);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a363be5be15d809467e653c3e43a8e847">Intrinsic::aarch64_neon_vtbx2</a>:</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;        IsExt = <span class="keyword">true</span>;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aef322f450cc21cea78aed0193487e836">Intrinsic::aarch64_neon_vtbl2</a>:</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;        <span class="keywordflow">return</span> SelectVTBL(Node, 2, IsExt);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af323b302f531181c80fe2ff38eb3f5df">Intrinsic::aarch64_neon_vtbx3</a>:</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;        IsExt = <span class="keyword">true</span>;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a1cc5e18403ab2e86042d464bd947305a">Intrinsic::aarch64_neon_vtbl3</a>:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        <span class="keywordflow">return</span> SelectVTBL(Node, 3, IsExt);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a43e6a4cf862b1f6f0e87d313761c9d16">Intrinsic::aarch64_neon_vtbx4</a>:</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;        IsExt = <span class="keyword">true</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a93462ba4e55ef95413c77cbebf77097c">Intrinsic::aarch64_neon_vtbl4</a>:</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        <span class="keywordflow">return</span> SelectVTBL(Node, 4, IsExt);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    }</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  }</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">ISD::INTRINSIC_VOID</a>:</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">ISD::INTRINSIC_W_CHAIN</a>: {</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="keywordtype">unsigned</span> IntNo = cast&lt;ConstantSDNode&gt;(Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">getOperand</a>(1))-&gt;getZExtValue();</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordflow">switch</span> (IntNo) {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a9b42fa149f40986ce7448cd3948ece3c">Intrinsic::arm_neon_vld1</a>: {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;          AArch64::LD1_8B,  AArch64::LD1_4H, AArch64::LD1_2S, AArch64::LD1_1D,</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;          AArch64::LD1_16B, AArch64::LD1_8H, AArch64::LD1_4S, AArch64::LD1_2D</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      };</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 1, Opcodes);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    }</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a563f5ff40c648fe9b83857c687109279">Intrinsic::arm_neon_vld2</a>: {</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;          AArch64::LD2_8B,  AArch64::LD2_4H, AArch64::LD2_2S, AArch64::LD1x2_1D,</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;          AArch64::LD2_16B, AArch64::LD2_8H, AArch64::LD2_4S, AArch64::LD2_2D</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      };</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    }</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afe81920b1687dea175a63db5c974449c">Intrinsic::arm_neon_vld3</a>: {</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;          AArch64::LD3_8B,  AArch64::LD3_4H, AArch64::LD3_2S, AArch64::LD1x3_1D,</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;          AArch64::LD3_16B, AArch64::LD3_8H, AArch64::LD3_4S, AArch64::LD3_2D</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      };</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    }</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90acfbdca160ed3331e43b7908aabf210d2">Intrinsic::arm_neon_vld4</a>: {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;          AArch64::LD4_8B,  AArch64::LD4_4H, AArch64::LD4_2S, AArch64::LD1x4_1D,</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;          AArch64::LD4_16B, AArch64::LD4_8H, AArch64::LD4_4S, AArch64::LD4_2D</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      };</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    }</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aa9c5de95a2bc49422eb17b30b8379963">Intrinsic::aarch64_neon_vld1x2</a>: {</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;          AArch64::LD1x2_8B, AArch64::LD1x2_4H,  AArch64::LD1x2_2S,</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;          AArch64::LD1x2_1D, AArch64::LD1x2_16B, AArch64::LD1x2_8H,</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;          AArch64::LD1x2_4S, AArch64::LD1x2_2D</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;      };</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    }</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6f39705a9cccc60e84c05e8099c1ca9d">Intrinsic::aarch64_neon_vld1x3</a>: {</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;          AArch64::LD1x3_8B, AArch64::LD1x3_4H,  AArch64::LD1x3_2S,</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;          AArch64::LD1x3_1D, AArch64::LD1x3_16B, AArch64::LD1x3_8H,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;          AArch64::LD1x3_4S, AArch64::LD1x3_2D</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      };</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    }</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a7c0c9e25850ea1c2b1d3188c25c983c9">Intrinsic::aarch64_neon_vld1x4</a>: {</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;          AArch64::LD1x4_8B, AArch64::LD1x4_4H,  AArch64::LD1x4_2S,</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;          AArch64::LD1x4_1D, AArch64::LD1x4_16B, AArch64::LD1x4_8H,</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;          AArch64::LD1x4_4S, AArch64::LD1x4_2D</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;      };</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;      <span class="keywordflow">return</span> SelectVLD(Node, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    }</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afccedfff116b82e0d6ca4380d60d6a59">Intrinsic::arm_neon_vst1</a>: {</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;          AArch64::ST1_8B,  AArch64::ST1_4H, AArch64::ST1_2S, AArch64::ST1_1D,</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;          AArch64::ST1_16B, AArch64::ST1_8H, AArch64::ST1_4S, AArch64::ST1_2D</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      };</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 1, Opcodes);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    }</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a964f73889ea3e6d795ffaacda6889f1c">Intrinsic::arm_neon_vst2</a>: {</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;          AArch64::ST2_8B,  AArch64::ST2_4H, AArch64::ST2_2S, AArch64::ST1x2_1D,</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;          AArch64::ST2_16B, AArch64::ST2_8H, AArch64::ST2_4S, AArch64::ST2_2D</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      };</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    }</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5621d8bca4bd6d6948fae50ea3038bf7">Intrinsic::arm_neon_vst3</a>: {</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;          AArch64::ST3_8B,  AArch64::ST3_4H, AArch64::ST3_2S, AArch64::ST1x3_1D,</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;          AArch64::ST3_16B, AArch64::ST3_8H, AArch64::ST3_4S, AArch64::ST3_2D</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      };</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    }</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a7cf7a446d3198e040c436e95fc6b0234">Intrinsic::arm_neon_vst4</a>: {</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;          AArch64::ST4_8B,  AArch64::ST4_4H, AArch64::ST4_2S, AArch64::ST1x4_1D,</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;          AArch64::ST4_16B, AArch64::ST4_8H, AArch64::ST4_4S, AArch64::ST4_2D</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;      };</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    }</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a89dca5ac694e7961c303f61b22e6b3b3">Intrinsic::aarch64_neon_vst1x2</a>: {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;          AArch64::ST1x2_8B, AArch64::ST1x2_4H,  AArch64::ST1x2_2S,</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;          AArch64::ST1x2_1D, AArch64::ST1x2_16B, AArch64::ST1x2_8H,</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;          AArch64::ST1x2_4S, AArch64::ST1x2_2D</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;      };</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    }</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a397f94f4e544847cbea19d6f00d11774">Intrinsic::aarch64_neon_vst1x3</a>: {</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;          AArch64::ST1x3_8B, AArch64::ST1x3_4H,  AArch64::ST1x3_2S,</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;          AArch64::ST1x3_1D, AArch64::ST1x3_16B, AArch64::ST1x3_8H,</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;          AArch64::ST1x3_4S, AArch64::ST1x3_2D</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;      };</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    }</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90acefc2073ba37b5d363d3a5c34f3ed0b4">Intrinsic::aarch64_neon_vst1x4</a>: {</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;          AArch64::ST1x4_8B, AArch64::ST1x4_4H,  AArch64::ST1x4_2S,</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;          AArch64::ST1x4_1D, AArch64::ST1x4_16B, AArch64::ST1x4_8H,</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;          AArch64::ST1x4_4S, AArch64::ST1x4_2D</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;      };</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;      <span class="keywordflow">return</span> SelectVST(Node, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    }</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae6ccc4dfb5938d096c06113a33a77f05">Intrinsic::arm_neon_vld2lane</a>: {</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;          AArch64::LD2LN_B, AArch64::LD2LN_H, AArch64::LD2LN_S, AArch64::LD2LN_D</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;      };</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">true</span>, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    }</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a67f6e143a6faa2d670c7e2c3b05fc708">Intrinsic::arm_neon_vld3lane</a>: {</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;          AArch64::LD3LN_B, AArch64::LD3LN_H, AArch64::LD3LN_S, AArch64::LD3LN_D</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;      };</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">true</span>, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    }</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90addbd1421c225f76673221d0c512200a8">Intrinsic::arm_neon_vld4lane</a>: {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;          AArch64::LD4LN_B, AArch64::LD4LN_H, AArch64::LD4LN_S, AArch64::LD4LN_D</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      };</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">true</span>, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    }</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a2f6089a3ebfc08fbc739a9f429d6787a">Intrinsic::arm_neon_vst2lane</a>: {</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;          AArch64::ST2LN_B, AArch64::ST2LN_H, AArch64::ST2LN_S, AArch64::ST2LN_D</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;      };</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">false</span>, <span class="keyword">false</span>, 2, Opcodes);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    }</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae5a8c42445e53c0f7e4452b0e48630e2">Intrinsic::arm_neon_vst3lane</a>: {</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;          AArch64::ST3LN_B, AArch64::ST3LN_H, AArch64::ST3LN_S, AArch64::ST3LN_D</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;      };</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">false</span>, <span class="keyword">false</span>, 3, Opcodes);</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    }</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6732b0c133f5bd5e58ee929065602f94">Intrinsic::arm_neon_vst4lane</a>: {</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;      <span class="keyword">static</span> <span class="keyword">const</span> uint16_t Opcodes[] = {</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;          AArch64::ST4LN_B, AArch64::ST4LN_H, AArch64::ST4LN_S, AArch64::ST4LN_D</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      };</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      <span class="keywordflow">return</span> SelectVLDSTLane(Node, <span class="keyword">false</span>, <span class="keyword">false</span>, 4, Opcodes);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    }</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    } <span class="comment">// End of switch IntNo</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  } <span class="comment">// End of case ISD::INTRINSIC_VOID and :ISD::INTRINSIC_W_CHAIN</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">break</span>; <span class="comment">// Let generic code handle it</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  }</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *ResNode = SelectCode(Node);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;=&gt; &quot;</span>;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;        <span class="keywordflow">if</span> (ResNode == NULL || ResNode == Node)</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;          Node-&gt;<a class="code" href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">dump</a>(CurDAG);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;          ResNode-&gt;<a class="code" href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">dump</a>(CurDAG);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <span class="keywordflow">return</span> ResNode;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;}</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">/// This pass converts a legalized DAG into a AArch64-specific DAG, ready for</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/// instruction scheduling.</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4bde70c68b3280d796dfcf6403cbc012"> 1583</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a4bde70c68b3280d796dfcf6403cbc012">llvm::createAArch64ISelDAG</a>(<a class="code" href="classllvm_1_1AArch64TargetMachine.html">AArch64TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;                                         <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel) {</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> AArch64DAGToDAGISel(TM, OptLevel);</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">llvm::ISD::ConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64Imms_html_a0c701ce6ed0d8389039075287abf1a57"><div class="ttname"><a href="namespacellvm_1_1A64Imms.html#a0c701ce6ed0d8389039075287abf1a57">llvm::A64Imms::isMOVNImm</a></div><div class="ttdeci">bool isMOVNImm(int RegWidth, uint64_t Value, int &amp;UImm16, int &amp;Shift)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l01087">AArch64BaseInfo.cpp:1087</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01373">SelectionDAGNodes.h:1373</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf116eb71c4e314652e167ab23479ebf7">llvm::AArch64ISD::NEON_ST3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00180">AArch64ISelLowering.h:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a7cf7a446d3198e040c436e95fc6b0234"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a7cf7a446d3198e040c436e95fc6b0234">llvm::Intrinsic::arm_neon_vst4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00329">Intrinsics.h:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcafd84bc81a4a15f178c3e960214db721e">llvm::AArch64ISD::NEON_LD2DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00187">AArch64ISelLowering.h:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ab0af49326e73b3306156d2ff8a0d97a3"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ab0af49326e73b3306156d2ff8a0d97a3">llvm::Intrinsic::aarch64_neon_vtbl1</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00173">Intrinsics.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00047">ValueTypes.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca850442f6822e492fd80d8ed776a50cac">llvm::AArch64ISD::NEON_ST1x4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00184">AArch64ISelLowering.h:184</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a89dca5ac694e7961c303f61b22e6b3b3"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a89dca5ac694e7961c303f61b22e6b3b3">llvm::Intrinsic::aarch64_neon_vst1x2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00168">Intrinsics.h:168</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">llvm::AArch64II::MO_NO_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l01062">AArch64BaseInfo.h:1062</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTXISD_html_a594ac167d52343b1fe4cec37bb7dc31ca7cff9cc4a40fe2b19129ee8e9b0ec645"><div class="ttname"><a href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca7cff9cc4a40fe2b19129ee8e9b0ec645">llvm::NVPTXISD::Dummy</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8h_source.html#l00053">NVPTXISelLowering.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a535ca517df1b4ae62e75475141e65787"><div class="ttname"><a href="classllvm_1_1SDNode.html#a535ca517df1b4ae62e75475141e65787">llvm::SDNode::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdoc">dump - Dump this node, for debugging. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGDumper_8cpp_source.html#l00328">SelectionDAGDumper.cpp:328</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a964f73889ea3e6d795ffaacda6889f1c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a964f73889ea3e6d795ffaacda6889f1c">llvm::Intrinsic::arm_neon_vst2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00325">Intrinsics.h:325</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00030">CodeGen.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaaa2631b271d89356e7a4b7c581c064ef">llvm::AArch64ISD::NEON_LD4DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00189">AArch64ISelLowering.h:189</a></div></div>
<div class="ttc" id="namespacellvm_html_a3f2f98c2a67c9e79f58aad9150a62e42"><div class="ttname"><a href="namespacellvm.html#a3f2f98c2a67c9e79f58aad9150a62e42">llvm::dyn_cast</a></div><div class="ttdeci">enable_if_c&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00266">Casting.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca99bf4a09cb9e0d92b68b72ef122a685a">llvm::AArch64ISD::NEON_LD4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00194">AArch64ISelLowering.h:194</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a905925a49cdc6b4a6017d215820dad30">llvm::ISD::ATOMIC_LOAD_AND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00626">ISDOpcodes.h:626</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca6ec11dee61c21906ba28bb9524c2564f">llvm::AArch64ISD::NEON_LD1x3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6aacde2c67988b43a261a7f7ceac4be3">llvm::ISD::NON_EXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00698">ISDOpcodes.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_af0d328f3f61168f4ea7d6e4044af4f97"><div class="ttname"><a href="classllvm_1_1SDNode.html#af0d328f3f61168f4ea7d6e4044af4f97">llvm::SDNode::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00369">SelectionDAGNodes.h:369</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcad971df5fbf21e928ba57b603e80ca632">llvm::AArch64ISD::NEON_LD1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00169">AArch64ISelLowering.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_abc5c2f1d47a517373030133c6a102106"><div class="ttname"><a href="classllvm_1_1SDNode.html#abc5c2f1d47a517373030133c6a102106">llvm::SDNode::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00548">SelectionDAGNodes.h:548</a></div></div>
<div class="ttc" id="AArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca05a111d68a1cb7cfe04917470ac4698f">llvm::AArch64ISD::NEON_ST4LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a836c27481205f56e708fe0c15538d5ff"><div class="ttname"><a href="classllvm_1_1SDNode.html#a836c27481205f56e708fe0c15538d5ff">llvm::SDNode::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned Num) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00554">SelectionDAGNodes.h:554</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_aa08f2339c536714c3cef4e56cb0f33b2"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#aa08f2339c536714c3cef4e56cb0f33b2">llvm::MachinePointerInfo::getConstantPool</a></div><div class="ttdeci">static MachinePointerInfo getConstantPool()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00398">MachineInstr.cpp:398</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a93462ba4e55ef95413c77cbebf77097c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a93462ba4e55ef95413c77cbebf77097c">llvm::Intrinsic::aarch64_neon_vtbl4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00176">Intrinsics.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a5689e9ae35c6ceb3b9377299c98e0e97"><div class="ttname"><a href="classllvm_1_1SDNode.html#a5689e9ae35c6ceb3b9377299c98e0e97">llvm::SDNode::setNodeId</a></div><div class="ttdeci">void setNodeId(int Id)</div><div class="ttdoc">setNodeId - Set unique node id. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00420">SelectionDAGNodes.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64Imms_html_a881011c508b1641d6784d4a7da31874c"><div class="ttname"><a href="namespacellvm_1_1A64Imms.html#a881011c508b1641d6784d4a7da31874c">llvm::A64Imms::isLogicalImm</a></div><div class="ttdeci">bool isLogicalImm(unsigned RegWidth, uint64_t Imm, uint32_t &amp;Bits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l00946">AArch64BaseInfo.cpp:946</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a2ab036d064162b772058fa1404ba4016"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a2ab036d064162b772058fa1404ba4016">llvm::AArch64II::MO_ABS_G3</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l01104">AArch64BaseInfo.h:1104</a></div></div>
<div class="ttc" id="SelectionDAGISel_8h_html"><div class="ttname"><a href="SelectionDAGISel_8h.html">SelectionDAGISel.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae0a1b10389cb71ca547aacbf36f86bb2">llvm::AArch64ISD::NEON_ST2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00179">AArch64ISelLowering.h:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110afc09e0bddd693dcf9923e4df42473bd9">llvm::ISD::INTRINSIC_W_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00135">ISDOpcodes.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6f39705a9cccc60e84c05e8099c1ca9d"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6f39705a9cccc60e84c05e8099c1ca9d">llvm::Intrinsic::aarch64_neon_vld1x3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00114">Intrinsics.h:114</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#a8035044d40d3758eb45b65dce69dc90ba32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00113">MCInstrDesc.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90acfbdca160ed3331e43b7908aabf210d2"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90acfbdca160ed3331e43b7908aabf210d2">llvm::Intrinsic::arm_neon_vld4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00257">Intrinsics.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00082">MachineMemOperand.h:82</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1cf8547d612d954d34aab1d4f78e7fa1">llvm::ISD::ATOMIC_LOAD_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00631">ISDOpcodes.h:631</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110abf5f612de1a25451c9a0c33d77bf3e74">llvm::ISD::ATOMIC_LOAD_ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00624">ISDOpcodes.h:624</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9ca44a643714809ef384e7494604db14">llvm::ISD::ATOMIC_LOAD_UMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00633">ISDOpcodes.h:633</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a5621d8bca4bd6d6948fae50ea3038bf7"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a5621d8bca4bd6d6948fae50ea3038bf7">llvm::Intrinsic::arm_neon_vst3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00327">Intrinsics.h:327</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90afe81920b1687dea175a63db5c974449c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afe81920b1687dea175a63db5c974449c">llvm::Intrinsic::arm_neon_vld3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00255">Intrinsics.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a796301cd33da892bb1971f3d03e36cb6"><div class="ttname"><a href="classllvm_1_1APFloat.html#a796301cd33da892bb1971f3d03e36cb6">llvm::APFloat::convertToInteger</a></div><div class="ttdeci">opStatus convertToInteger(integerPart *, unsigned int, bool, roundingMode, bool *) const </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l02157">APFloat.cpp:2157</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64Imms_html_ad48d45e34e4a58a4a2da34dce2f1161d"><div class="ttname"><a href="namespacellvm_1_1A64Imms.html#ad48d45e34e4a58a4a2da34dce2f1161d">llvm::A64Imms::isMOVZImm</a></div><div class="ttdeci">bool isMOVZImm(int RegWidth, uint64_t Value, int &amp;UImm16, int &amp;Shift)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l01070">AArch64BaseInfo.cpp:1070</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_aed0958deb6d25f9fdccd7518e26b50f8"><div class="ttname"><a href="classllvm_1_1SDNode.html#aed0958deb6d25f9fdccd7518e26b50f8">llvm::SDNode::getValueType</a></div><div class="ttdeci">EVT getValueType(unsigned ResNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00609">SelectionDAGNodes.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00029">AArch64Subtarget.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a15be9767d0aad93fe5dcb60b7b7a78da"><div class="ttname"><a href="structllvm_1_1EVT.html#a15be9767d0aad93fe5dcb60b7b7a78da">llvm::EVT::getScalarType</a></div><div class="ttdeci">EVT getScalarType() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00756">ValueTypes.h:756</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad728a4b56d49f39375881511d8d3118d">llvm::ISD::ATOMIC_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00623">ISDOpcodes.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1AtomicSDNode_html"><div class="ttname"><a href="classllvm_1_1AtomicSDNode.html">llvm::AtomicSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01085">SelectionDAGNodes.h:1085</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaad3b19c1c2f7e897dd2668075a73f11f">llvm::AArch64ISD::NEON_ST1x3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00183">AArch64ISelLowering.h:183</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a397f94f4e544847cbea19d6f00d11774"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a397f94f4e544847cbea19d6f00d11774">llvm::Intrinsic::aarch64_neon_vst1x3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00169">Intrinsics.h:169</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a9b42fa149f40986ce7448cd3948ece3c"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a9b42fa149f40986ce7448cd3948ece3c">llvm::Intrinsic::arm_neon_vld1</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00252">Intrinsics.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaabd9f1218194d87659dafdc07ef26ed4">llvm::AArch64ISD::NEON_ST2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00197">AArch64ISelLowering.h:197</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a3a07c062cc9330acd8e8c4e3930cbb25"><div class="ttname"><a href="structllvm_1_1EVT.html#a3a07c062cc9330acd8e8c4e3930cbb25">llvm::EVT::getVectorElementType</a></div><div class="ttdeci">EVT getVectorElementType() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00762">ValueTypes.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01270">SelectionDAGNodes.h:1270</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a67f6e143a6faa2d670c7e2c3b05fc708"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a67f6e143a6faa2d670c7e2c3b05fc708">llvm::Intrinsic::arm_neon_vld3lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00256">Intrinsics.h:256</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90aa9c5de95a2bc49422eb17b30b8379963"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aa9c5de95a2bc49422eb17b30b8379963">llvm::Intrinsic::aarch64_neon_vld1x2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00113">Intrinsics.h:113</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a8db36c82f32d6f6a4d35a00e55be03a8"><div class="ttname"><a href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a></div><div class="ttdeci">bool Shift</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00506">Target/README.txt:506</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00045">CodeGen.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a1207f1ad0e349efea854baced92b8590"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a1207f1ad0e349efea854baced92b8590">llvm::AArch64II::MO_ABS_G2_NC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l01105">AArch64BaseInfo.h:1105</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8a9a1c30a208eb023907075d28e7ab2f19">llvm::TargetOpcode::SUBREG_TO_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00058">TargetOpcodes.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_ab0714d61141b200a5a330eb98409b659"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#ab0714d61141b200a5a330eb98409b659">llvm::MemSDNode::getOrdering</a></div><div class="ttdeci">AtomicOrdering getOrdering() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01012">SelectionDAGNodes.h:1012</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00046">ValueTypes.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00031">ArrayRef.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca47dc09df5958f2d0246ec8caf60374f0">llvm::AArch64ISD::NEON_ST1x2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00182">AArch64ISelLowering.h:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a563f5ff40c648fe9b83857c687109279"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a563f5ff40c648fe9b83857c687109279">llvm::Intrinsic::arm_neon_vld2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00253">Intrinsics.h:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90acefc2073ba37b5d363d3a5c34f3ed0b4"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90acefc2073ba37b5d363d3a5c34f3ed0b4">llvm::Intrinsic::aarch64_neon_vst1x4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00170">Intrinsics.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MemSDNode_html_a7cead3a2a7771e61083bcc6959915a13"><div class="ttname"><a href="classllvm_1_1MemSDNode.html#a7cead3a2a7771e61083bcc6959915a13">llvm::MemSDNode::getMemoryVT</a></div><div class="ttdeci">EVT getMemoryVT() const </div><div class="ttdoc">getMemoryVT - Return the type of the in-memory value. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01030">SelectionDAGNodes.h:1030</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcae4da42c48505d585cc255cf2a2e384d7">llvm::AArch64ISD::NEON_LD3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00193">AArch64ISelLowering.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac771b9cda3b889242d457cc4d9b2159c">llvm::ISD::INTRINSIC_WO_CHAIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00127">ISDOpcodes.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a76878250107ee24ef7339870bdda4bcf"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const </div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00109">ArrayRef.h:109</a></div></div>
<div class="ttc" id="AArch64TargetMachine_8h_html"><div class="ttname"><a href="AArch64TargetMachine_8h.html">AArch64TargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf56c0fa6beb5796940bc2187efe47817">llvm::AArch64ISD::NEON_LD1x4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00175">AArch64ISelLowering.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca13b2b32fa2b7ffc1a690f5187671522d">llvm::AArch64ISD::NEON_ST3LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00198">AArch64ISelLowering.h:198</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a3fad042e27ba626acf5366c845b352d3"><div class="ttname"><a href="classllvm_1_1SDValue.html#a3fad042e27ba626acf5366c845b352d3">llvm::SDValue::getNode</a></div><div class="ttdeci">SDNode * getNode() const </div><div class="ttdoc">get the SDNode which holds the desired result </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00105">SelectionDAGNodes.h:105</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90addbd1421c225f76673221d0c512200a8"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90addbd1421c225f76673221d0c512200a8">llvm::Intrinsic::arm_neon_vld4lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00258">Intrinsics.h:258</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a2df96794a99f5d3b4415c4a84e616140">llvm::ISD::INTRINSIC_VOID</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00142">ISDOpcodes.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00042">ValueTypes.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01246">SelectionDAGNodes.h:1246</a></div></div>
<div class="ttc" id="GlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="AArch64ISelDAGToDAG_8cpp_html_a3b274201fdc7fbf1fc5f91a661b9410f"><div class="ttname"><a href="AArch64ISelDAGToDAG_8cpp.html#a3b274201fdc7fbf1fc5f91a661b9410f">getVLDSTRegisterUpdateOpcode</a></div><div class="ttdeci">static unsigned getVLDSTRegisterUpdateOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l00484">AArch64ISelDAGToDAG.cpp:484</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3a7597ca475c0fcf10856ef36351d1ac">llvm::tgtok::IntVal</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00054">TGLexer.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">LLVM Constant Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00697">ISDOpcodes.h:697</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantPoolSDNode_html_aab74b88c9e364929ff1dd529ed24904b"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html#aab74b88c9e364929ff1dd529ed24904b">llvm::ConstantPoolSDNode::getConstVal</a></div><div class="ttdeci">const Constant * getConstVal() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01405">SelectionDAGNodes.h:1405</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00232">Constants.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71af6862144bbee0acf9300eed2a7d21a77"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71af6862144bbee0acf9300eed2a7d21a77">llvm::AArch64II::MO_ABS_G1_NC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l01106">AArch64BaseInfo.h:1106</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a6c61b6125c7901c549f90ee0e443a770">llvm::ISD::SEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00700">ISDOpcodes.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00293">Pass.h:293</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a28163fa8a3b6a82a9e77b4ce8ddb0027"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a28163fa8a3b6a82a9e77b4ce8ddb0027">llvm::AArch64II::MO_ABS_G0_NC</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l01107">AArch64BaseInfo.h:1107</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a7c0c9e25850ea1c2b1d3188c25c983c9"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a7c0c9e25850ea1c2b1d3188c25c983c9">llvm::Intrinsic::aarch64_neon_vld1x4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00115">Intrinsics.h:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a1cc5e18403ab2e86042d464bd947305a"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a1cc5e18403ab2e86042d464bd947305a">llvm::Intrinsic::aarch64_neon_vtbl3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00175">Intrinsics.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a363be5be15d809467e653c3e43a8e847"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a363be5be15d809467e653c3e43a8e847">llvm::Intrinsic::aarch64_neon_vtbx2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00178">Intrinsics.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90afccedfff116b82e0d6ca4380d60d6a59"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90afccedfff116b82e0d6ca4380d60d6a59">llvm::Intrinsic::arm_neon_vst1</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00324">Intrinsics.h:324</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9c91befeca2a25c8050d4c3dff8b6d67">llvm::ISD::ATOMIC_CMP_SWAP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00615">ISDOpcodes.h:615</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7049708cb0e0703a467b95a506293aec">llvm::ISD::ATOMIC_LOAD_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00630">ISDOpcodes.h:630</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFPSDNode_html_a31c374d2e45ef09b957dce7356380ccd"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html#a31c374d2e45ef09b957dce7356380ccd">llvm::ConstantFPSDNode::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01279">SelectionDAGNodes.h:1279</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4112a866197a97a70bdc78ef92c79b4c">llvm::ISD::ATOMIC_LOAD_OR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00627">ISDOpcodes.h:627</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a18c2edf1939f6e87f1e586b815f398cd"><div class="ttname"><a href="structllvm_1_1EVT.html#a18c2edf1939f6e87f1e586b815f398cd">llvm::EVT::getVectorVT</a></div><div class="ttdeci">static EVT getVectorVT(LLVMContext &amp;Context, EVT VT, unsigned NumElements)</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00616">ValueTypes.h:616</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_af3deb6522c4fe2043fe07af2ec90190c"><div class="ttname"><a href="classllvm_1_1APInt.html#af3deb6522c4fe2043fe07af2ec90190c">llvm::APInt::isPowerOf2</a></div><div class="ttdeci">bool isPowerOf2() const </div><div class="ttdoc">Check if this APInt&amp;#39;s value is a power of two greater than zero. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00390">APInt.h:390</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afeda787b63f1bfa875e4cb8afe2b5ea9">llvm::TargetOpcode::REG_SEQUENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00082">TargetOpcodes.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_afcc2f3c90ba0cca939f0a5f9f8050905"><div class="ttname"><a href="classllvm_1_1APFloat.html#afcc2f3c90ba0cca939f0a5f9f8050905">llvm::APFloat::isPosZero</a></div><div class="ttdeci">bool isPosZero() const </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00400">APFloat.h:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ae6ccc4dfb5938d096c06113a33a77f05"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae6ccc4dfb5938d096c06113a33a77f05">llvm::Intrinsic::arm_neon_vld2lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00254">Intrinsics.h:254</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7a8d89c7da4444d9ec11667aa369abc5f7">llvm::ISD::ZEXTLOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00701">ISDOpcodes.h:701</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4c9bf6d3a4cfc8aa299c5f2419f6cdbd">llvm::AArch64ISD::NEON_LD4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00172">AArch64ISelLowering.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_a474f562a4871689af74b0fd1ae42daa1"><div class="ttname"><a href="classllvm_1_1APInt.html#a474f562a4871689af74b0fd1ae42daa1">llvm::APInt::logBase2</a></div><div class="ttdeci">unsigned logBase2() const </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01500">APInt.h:1500</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a0cf3748dba54f931bb1241ae4adc76bc"><div class="ttname"><a href="classllvm_1_1Value.html#a0cf3748dba54f931bb1241ae4adc76bc">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00111">Value.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90aef322f450cc21cea78aed0193487e836"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90aef322f450cc21cea78aed0193487e836">llvm::Intrinsic::aarch64_neon_vtbl2</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00174">Intrinsics.h:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaf6e09d3b91c3ba0b7a17509b9b53a443">llvm::AArch64ISD::NEON_LD2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00170">AArch64ISelLowering.h:170</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00054">Mem2Reg.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_acaf8e4c3e40e01e848c1fad5f05b81cd"><div class="ttname"><a href="classllvm_1_1Type.html#acaf8e4c3e40e01e848c1fad5f05b81cd">llvm::Type::getIntNTy</a></div><div class="ttdeci">static IntegerType * getIntNTy(LLVMContext &amp;C, unsigned N)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00244">Type.cpp:244</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a9105541412dab869e18b3cceebfff07d"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool isSigned=false)</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00492">Constants.cpp:492</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00044">ValueTypes.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAGISel_html"><div class="ttname"><a href="classllvm_1_1SelectionDAGISel.html">llvm::SelectionDAGISel</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGISel_8h_source.html#l00042">SelectionDAGISel.h:42</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00101">Debug.cpp:101</a></div></div>
<div class="ttc" id="APSInt_8h_html"><div class="ttname"><a href="APSInt_8h.html">APSInt.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaddc5460c7927b80bf6380cf3c434e84f">llvm::AArch64ISD::NEON_LD2DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00164">AArch64ISelLowering.h:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca71ded2b713d9a6f1a25582b24e4e0aec">llvm::AArch64ISD::NEON_LD2LN_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00192">AArch64ISelLowering.h:192</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a13a3e6402abf972278c6a7d5ee509f9d">llvm::ISD::ATOMIC_LOAD_NAND</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00629">ISDOpcodes.h:629</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a20f382e841761654032bf8b4712e805f"><div class="ttname"><a href="classllvm_1_1SDNode.html#a20f382e841761654032bf8b4712e805f">llvm::SDNode::op_begin</a></div><div class="ttdeci">op_iterator op_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00560">SelectionDAGNodes.h:560</a></div></div>
<div class="ttc" id="namespacellvm_html_a19358222bb2c2199975e3a4ec4b40eed"><div class="ttname"><a href="namespacellvm.html#a19358222bb2c2199975e3a4ec4b40eed">llvm::isPowerOf2_64</a></div><div class="ttdeci">bool isPowerOf2_64(uint64_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00360">MathExtras.h:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcac234aec32cd558de2e66951ae9c36536">llvm::AArch64ISD::NEON_LD1x2_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00173">AArch64ISelLowering.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1be4c8da7c68a4c683de1a98b5cc5b9d">llvm::ISD::ConstantFP</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca063620316a3af8f10b546f1006dd2bb4">llvm::AArch64ISD::NEON_ST4_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00181">AArch64ISelLowering.h:181</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a8cca25ddb3be86ad23567dc8d36dacd3"><div class="ttname"><a href="structllvm_1_1EVT.html#a8cca25ddb3be86ad23567dc8d36dacd3">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const </div><div class="ttdoc">getSizeInBits - Return the size of the specified value type in bits. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00779">ValueTypes.h:779</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca0257a7b39b7413639c8c3ff595fc0465">llvm::AArch64ISD::NEON_LD3DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00165">AArch64ISelLowering.h:165</a></div></div>
<div class="ttc" id="namespacellvm_html_a4bde70c68b3280d796dfcf6403cbc012"><div class="ttname"><a href="namespacellvm.html#a4bde70c68b3280d796dfcf6403cbc012">llvm::createAArch64ISelDAG</a></div><div class="ttdeci">FunctionPass * createAArch64ISelDAG(AArch64TargetMachine &amp;TM, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelDAGToDAG_8cpp_source.html#l01583">AArch64ISelDAGToDAG.cpp:1583</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a428ec1341b34eafa63518914e7f5ddf0">llvm::ISD::ATOMIC_LOAD_XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00628">ISDOpcodes.h:628</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a04ba1a7d9fe4459162901904b84ec2da"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a04ba1a7d9fe4459162901904b84ec2da">llvm::Intrinsic::aarch64_neon_vtbx1</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00177">Intrinsics.h:177</a></div></div>
<div class="ttc" id="AArch64InstrInfo_8h_html"><div class="ttname"><a href="AArch64InstrInfo_8h.html">AArch64InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html_a7d2ad4aa4277eb4e1138ff9791c8fbb7"><div class="ttname"><a href="classllvm_1_1SDValue.html#a7d2ad4aa4277eb4e1138ff9791c8fbb7">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00843">SelectionDAGNodes.h:843</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca707dc1fd6a4179316ffa6ca2516e18dc">llvm::MVT::Untyped</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00122">ValueTypes.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a2f6089a3ebfc08fbc739a9f429d6787a"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a2f6089a3ebfc08fbc739a9f429d6787a">llvm::Intrinsic::arm_neon_vst2lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00326">Intrinsics.h:326</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00045">ValueTypes.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a6732b0c133f5bd5e58ee929065602f94"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a6732b0c133f5bd5e58ee929065602f94">llvm::Intrinsic::arm_neon_vst4lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00330">Intrinsics.h:330</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90af323b302f531181c80fe2ff38eb3f5df"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90af323b302f531181c80fe2ff38eb3f5df">llvm::Intrinsic::aarch64_neon_vtbx3</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00179">Intrinsics.h:179</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64Imms_html_ad54aabb94660951a6f1f7d9845efad1f"><div class="ttname"><a href="namespacellvm_1_1A64Imms.html#ad54aabb94660951a6f1f7d9845efad1f">llvm::A64Imms::isFPImm</a></div><div class="ttdeci">bool isFPImm(const APFloat &amp;Val, uint32_t &amp;Imm8Bits)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l00872">AArch64BaseInfo.cpp:872</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a26f3c979ec46a5d2d9bccd300eb606fea4cc5d58ded2d49317f9cc2315a3a09ec"><div class="ttname"><a href="classllvm_1_1APFloat.html#a26f3c979ec46a5d2d9bccd300eb606fea4cc5d58ded2d49317f9cc2315a3a09ec">llvm::APFloat::rmTowardZero</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00159">APFloat.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64TargetMachine_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetMachine.html">llvm::AArch64TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetMachine_8h_source.html#l00027">AArch64TargetMachine.h:27</a></div></div>
<div class="ttc" id="Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00097">Debug.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca5cc24e2c7a070cd011075bc4e20b6aec">llvm::AArch64ISD::NEON_ST1_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00178">AArch64ISelLowering.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdcaa89f8ca22afab29130a1f7db090cfc69">llvm::AArch64ISD::NEON_LD3DUP_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00188">AArch64ISelLowering.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1ff6f20a9255f7a333f4c9d25393674c">llvm::ISD::ATOMIC_LOAD_UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00632">ISDOpcodes.h:632</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90a43e6a4cf862b1f6f0e87d313761c9d16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90a43e6a4cf862b1f6f0e87d313761c9d16">llvm::Intrinsic::aarch64_neon_vtbx4</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00180">Intrinsics.h:180</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="AArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac3d12dbff6e50803982d0e92768a1479">llvm::ISD::ATOMIC_LOAD_SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00625">ISDOpcodes.h:625</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca1159e76639b5518389f1a5262f5ba449">llvm::AArch64ISD::NEON_LD3_UPD</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00171">AArch64ISelLowering.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1APSInt_html"><div class="ttname"><a href="classllvm_1_1APSInt.html">llvm::APSInt</a></div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00022">APSInt.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ae5a8c42445e53c0f7e4452b0e48630e2"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae5a8c42445e53c0f7e4452b0e48630e2">llvm::Intrinsic::arm_neon_vst3lane</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00328">Intrinsics.h:328</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a2b1f43f2f2563290b65f7e7e6bb71b0b"><div class="ttname"><a href="structllvm_1_1EVT.html#a2b1f43f2f2563290b65f7e7e6bb71b0b">llvm::EVT::is64BitVector</a></div><div class="ttdeci">bool is64BitVector() const </div><div class="ttdoc">is64BitVector - Return true if this is a 64-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00676">ValueTypes.h:676</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca2fb06634dbbd4311978aa08f1ece45ab">llvm::AArch64ISD::WrapperSmall</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00114">AArch64ISelLowering.h:114</a></div></div>
<div class="ttc" id="namespacellvm_html_a4f42ed6fd2569fa43f03814a17f9d94a"><div class="ttname"><a href="namespacellvm.html#a4f42ed6fd2569fa43f03814a17f9d94a">llvm::Log2_64</a></div><div class="ttdeci">unsigned Log2_64(uint64_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00449">MathExtras.h:449</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64II_html_ae22a65863fdb02ce99abf9ee08bcbb71a246cadb70bd09b394f7c4501390eb25b"><div class="ttname"><a href="namespacellvm_1_1AArch64II.html#ae22a65863fdb02ce99abf9ee08bcbb71a246cadb70bd09b394f7c4501390eb25b">llvm::AArch64II::MO_LO12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l01100">AArch64BaseInfo.h:1100</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a246d89cb58f606179b1435937830bbdca4ff0813de73789efab672102621980b6">llvm::AArch64ISD::NEON_LD4DUP</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00166">AArch64ISelLowering.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html_a7ef138746b04be6d07091b9ba49d74da"><div class="ttname"><a href="classllvm_1_1SDNode.html#a7ef138746b04be6d07091b9ba49d74da">llvm::SDNode::isMachineOpcode</a></div><div class="ttdeci">bool isMachineOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00384">SelectionDAGNodes.h:384</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aac2f0a84dd2aa5ee4c3f1385e9565f5e">llvm::ISD::Constant</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00061">ISDOpcodes.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">llvm::CodeModel::Large</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00030">CodeGen.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantSDNode_html_a1e9365c991dd55e65e9d5ab5653812e4"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html#a1e9365c991dd55e65e9d5ab5653812e4">llvm::ConstantSDNode::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01257">SelectionDAGNodes.h:1257</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_a42bca41d2438197c12b6db2c710a959c"><div class="ttname"><a href="structllvm_1_1EVT.html#a42bca41d2438197c12b6db2c710a959c">llvm::EVT::getVectorNumElements</a></div><div class="ttdeci">unsigned getVectorNumElements() const </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00771">ValueTypes.h:771</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:57:58 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
