Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jun 26 17:08:49 2021
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     6 |
| >= 16              |    47 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             262 |           99 |
| No           | No                    | Yes                    |              28 |           10 |
| No           | Yes                   | No                     |             850 |          261 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1072 |          311 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                    Enable Signal                                                   |                                                  Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out |                                                                                                                    |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                                                    |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/s_ce_baud_1x                                                                   |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                                                    |                                                                                                                    |                2 |              3 |         1.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux                                               | u_reset_sync_20mhz/Q[0]                                                                                            |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/si_buttons_store[3]_i_1_n_0                                                                    | u_reset_sync_20mhz/Q[0]                                                                                            |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/si_buttons_store[3]_i_1__0_n_0                                                                  | u_reset_sync_20mhz/Q[0]                                                                                            |                1 |              4 |         4.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/E[0]                                                                           | u_reset_sync_7_37mhz/Q[0]                                                                                          |                2 |              4 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                                                    | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1__0_n_0                                                      |                1 |              5 |         5.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[4]_i_1_n_0                                        |                2 |              5 |         2.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux                                               | u_reset_sync_20mhz/Q[0]                                                                                            |                3 |              5 |         1.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_2_n_0                                                         | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1_n_0                                                         |                2 |              5 |         2.50 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/s_ld0_dir_pulse_reg[0]                                               | u_reset_sync_20mhz/Q[0]                                                                                            |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_rx_len_aux[3]_i_1_n_0                                          | u_reset_sync_20mhz/Q[0]                                                                                            |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_acl_tester_fsm/FSM_onehot_s_tester_pr_state_reg[5]_1[0]                                                          |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_acl_tester_fsm/SR[0]                                                                                             |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_acl_tester_fsm/FSM_onehot_s_tester_pr_state_reg[5]_0[0]                                                          |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_acl_tester_fsm/SS[0]                                                                                             |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_acl_tester_fsm/s_mode_is_measur_aux_reg_0[0]                                                                     |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/E[0]                                                                 | u_reset_sync_20mhz/Q[0]                                                                                            |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/s_ld2_dir_pulse_reg[0]                                               | u_reset_sync_20mhz/Q[0]                                                                                            |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/u_clock_enable_led_pulse/s_ld1_dir_pulse_reg[0]                                               | u_reset_sync_20mhz/Q[0]                                                                                            |                2 |              6 |         3.00 |
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out |                                                                                                                    | u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/SR[0]                                                        |                1 |              7 |         7.00 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                                                    | u_reset_sync_7_37mhz/Q[0]                                                                                          |                2 |              8 |         4.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg_0[0]                                                          | u_reset_sync_7_37mhz/Q[0]                                                                                          |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_2_n_0                                     | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0                                     |                4 |              8 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0                                   | u_reset_sync_20mhz/Q[0]                                                                                            |                4 |              8 |         2.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_stretch_pr_state_reg_0[0]                                        |                5 |              8 |         1.60 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_pulse_stretcher_inactivity/SS[0]                                                                                 |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                                                               | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1__6_n_0                                                 |                4 |             13 |         3.25 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                                                              | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/clear                                                            |                4 |             13 |         3.25 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                                                    | u_reset_sync_7_37mhz/RST                                                                                           |                6 |             14 |         2.33 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_tx_ax_cfg0_aux[55]_i_1_n_0                                  | u_reset_sync_20mhz/Q[0]                                                                                            |                6 |             14 |         2.33 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_reset_sync_7_37mhz/RST                                                                                           |                4 |             14 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/sel                                                                                            | u_switches_deb_0123/s_t[0]_i_1_n_0                                                                                 |                4 |             15 |         3.75 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/sel                                                                                             | u_buttons_deb_0123/s_t[0]_i_1__0_n_0                                                                               |                4 |             15 |         3.75 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/s_ce_2_5mhz                                                                                    | u_reset_sync_20mhz/Q[0]                                                                                            |                9 |             15 |         1.67 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_buttons_deb_0123/FSM_sequential_s_minp_pr_state_reg[1]_20                                                        |                3 |             16 |         5.33 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_buttons_deb_0123/FSM_sequential_s_minp_pr_state_reg[1]_0[69]                                                     |                4 |             16 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/Q[0]                                                                                            |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/p_0_in                                                                                            | u_reset_sync_20mhz/Q[0]                                                                                            |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_20mhz/Q[0]                                                                                            |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/Q[0]                                                                                            |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_lcd_text_feed/s_i                                                                                                | u_lcd_text_feed/s_i[0]_i_1_n_0                                                                                     |                5 |             19 |         3.80 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                                                             | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/clear                                                           |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                                                           | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/clear                                                         |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_activity/sel                                                                                     | u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t[0]_i_1_n_0                                                     |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_inactivity/sel                                                                                   | u_pulse_stretcher_inactivity/g_gen_2ormore_clkcyc.s_t[0]_i_1__0_n_0                                                |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_buttons_deb_0123/FSM_sequential_s_minp_pr_state_reg[1]_4[0]                                                      |               13 |             27 |         2.08 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/clear                                                                                             |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/E[0]                                                                                     | u_reset_sync_20mhz/Q[0]                                                                                            |               21 |             64 |         3.05 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/E[0]                                                          | u_reset_sync_20mhz/Q[0]                                                                                            |               20 |             64 |         3.20 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_data_fifo_rx_valid_reg[0]                                   | u_reset_sync_20mhz/Q[0]                                                                                            |               20 |             68 |         3.40 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux                                                | u_reset_sync_20mhz/Q[0]                                                                                            |               38 |             84 |         2.21 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_reset_sync_20mhz/Q[0]                                                                                            |               94 |            213 |         2.27 |
|  s_clk_20mhz_BUFG                                                | u_uart_tx_feed/s_uart_k_aux[5]_i_1_n_0                                                                             | u_reset_sync_20mhz/Q[0]                                                                                            |               33 |            223 |         6.76 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    |                                                                                                                    |               97 |            260 |         2.68 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


