
---------- Begin Simulation Statistics ----------
final_tick                                94431189000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336337                       # Simulator instruction rate (inst/s)
host_mem_usage                                 690940                       # Number of bytes of host memory used
host_op_rate                                   336351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   297.32                       # Real time elapsed on the host
host_tick_rate                              317607215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094431                       # Number of seconds simulated
sim_ticks                                 94431189000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.520831                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600445                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603336                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             293                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              155                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605710                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     624                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.888624                       # CPI: cycles per instruction
system.cpu.discardedOps                          2478                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37134099                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097444                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172977                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85706797                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.529486                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        188862378                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       103155581                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       366221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        740759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       374363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          124                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       749103                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            125                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366011                       # Transaction distribution
system.membus.trans_dist::CleanEvict              210                       # Transaction distribution
system.membus.trans_dist::ReadExReq            374195                       # Transaction distribution
system.membus.trans_dist::ReadExResp           374195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           343                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1115297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1115297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189580544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189580544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            374538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  374538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              374538                       # Request fanout histogram
system.membus.respLayer1.occupancy         6492606250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6671867500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       739961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           374195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          374195                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           440                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1122647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1123844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       193792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191552256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191746048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          366346                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93698816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           741087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000281                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016831                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 740880     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    206      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             741087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1871619500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1684359989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1982495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   31                       # number of demand (read+write) hits
system.l2.demand_hits::total                      187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 156                       # number of overall hits
system.l2.overall_hits::.cpu.data                  31                       # number of overall hits
system.l2.overall_hits::total                     187                       # number of overall hits
system.l2.demand_misses::.cpu.inst                284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             374270                       # number of demand (read+write) misses
system.l2.demand_misses::total                 374554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               284                       # number of overall misses
system.l2.overall_misses::.cpu.data            374270                       # number of overall misses
system.l2.overall_misses::total                374554                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26593000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  39052037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39078630000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26593000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  39052037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39078630000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           374301                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               374741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          374301                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              374741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.645455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999501                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.645455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999501                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 93637.323944                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104341.884201                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104333.767628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93637.323944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104341.884201                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104333.767628                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              366011                       # number of writebacks
system.l2.writebacks::total                    366011                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        374259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            374538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       374259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           374538                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35308516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35332231000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23715000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35308516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35332231000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.634091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999458                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.634091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999458                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        85000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94342.463374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94335.504008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        85000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94342.463374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94335.504008                       # average overall mshr miss latency
system.l2.replacements                         366346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       373950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           373950                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       373950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       373950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              264                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          264                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          374195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              374195                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  39044780000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39044780000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        374195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            374195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104343.403840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104343.403840                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       374195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         374195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35302830000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35302830000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94343.403840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94343.403840                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26593000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.645455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.645455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93637.323944                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93637.323944                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23715000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23715000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.634091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.634091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        85000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        85000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7257000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7257000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.707547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707547                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        96760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        96760                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5686000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5686000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.603774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88843.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88843.750000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8108.618081                       # Cycle average of tags in use
system.l2.tags.total_refs                      749006                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    374538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999813                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.576170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8103.041910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989822                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3566                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6366714                       # Number of tag accesses
system.l2.tags.data_accesses                  6366714                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          71424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95810304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95881728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93698816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93698816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          374259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              374538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366011                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366011                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            756360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1014604444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1015360804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       756360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           756360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      992244374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            992244374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      992244374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           756360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1014604444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2007605178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1464044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1497036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000267620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2254076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1395681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      374538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     366011                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1464044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40525677000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7490760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             68616027000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27050.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45800.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1346599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1317908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1464044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  374490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  374491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  374491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  374491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  71201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  71201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  71201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  75350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  75637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  75279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  74200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  73913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       297668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    636.880283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   511.851129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.125794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4357      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4464      1.50%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       122723     41.23%     44.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2502      0.84%     45.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16465      5.53%     50.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2609      0.88%     51.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10062      3.38%     54.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3507      1.18%     56.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130979     44.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       297668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.627692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.133479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.051812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        72626    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72628                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.157859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.128263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.111608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1428      1.97%      1.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            66905     92.12%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             4294      5.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72628                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95881728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93697600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95881728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93698816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1015.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       992.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1015.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    992.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   94431148000                       # Total gap between requests
system.mem_ctrls.avgGap                     127515.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        71424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95810304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93697600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 756360.274146288633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1014604443.877117753029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 992231496.735681295395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1497036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1464044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40581000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  68575446000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2261082054750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36362.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45807.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1544408.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1065059520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            566088765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5348031360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7453739280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21808610400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17896431360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57959835885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        613.778525                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45579388750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3153020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45698780250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1060304280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            563561295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5348773920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3820335300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7453739280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22181404080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17582499840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58010617995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.316293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44785574250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3153020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46492594750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3599422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3599422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3599422                       # number of overall hits
system.cpu.icache.overall_hits::total         3599422                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          440                       # number of overall misses
system.cpu.icache.overall_misses::total           440                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29697500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29697500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29697500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29697500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3599862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3599862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3599862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3599862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000122                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000122                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67494.318182                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67494.318182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67494.318182                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67494.318182                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29257500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29257500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66494.318182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66494.318182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66494.318182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66494.318182                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3599422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3599422                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           440                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29697500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29697500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3599862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3599862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67494.318182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67494.318182                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29257500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29257500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66494.318182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66494.318182                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           122.984604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3599862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8181.504545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   122.984604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7200164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7200164                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     60325064                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60325064                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     60325093                       # number of overall hits
system.cpu.dcache.overall_hits::total        60325093                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       748500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         748500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748509                       # number of overall misses
system.cpu.dcache.overall_misses::total        748509                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  78995382000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78995382000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  78995382000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78995382000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073602                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105538.252505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105538.252505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105536.983523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105536.983523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       373950                       # number of writebacks
system.cpu.dcache.writebacks::total            373950                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       374203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       374203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       374203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       374203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       374297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       374297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       374301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       374301                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39613471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39613471500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39613871000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39613871000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105834.328087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105834.328087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105834.264402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105834.264402                       # average overall mshr miss latency
system.cpu.dcache.replacements                 374045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8826500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8826500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73554.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73554.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7398000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7398000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72529.411765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72529.411765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12425760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12425760                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       748380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       748380                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  78986555500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  78986555500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105543.381036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105543.381036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       374185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       374185                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       374195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       374195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  39606073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39606073500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105843.406513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105843.406513                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       399500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       399500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.868629                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60699422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            374301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            162.167405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.868629                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122521561                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122521561                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  94431189000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
