<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcvu19p-fsvb3824-2-e</Part>
<TopModelName>add_patch_patches_parameters13</TopModelName>
<TargetClockPeriod>3.00</TargetClockPeriod>
<ClockUncertainty>0.81</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>1.405</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>240</Best-caseLatency>
<Average-caseLatency>240</Average-caseLatency>
<Worst-caseLatency>240</Worst-caseLatency>
<Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
<Interval-min>240</Interval-min>
<Interval-max>240</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_316_1>
<TripCount>2</TripCount>
<Latency>160</Latency>
<AbsoluteTimeLatency>480</AbsoluteTimeLatency>
<IterationLatency>80</IterationLatency>
<add_patch_perPropertyTypePP0>
<TripCount>3</TripCount>
<Latency>78</Latency>
<AbsoluteTimeLatency>234</AbsoluteTimeLatency>
<IterationLatency>26</IterationLatency>
<add_patch_perParallelogramPP0>
<TripCount>4</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>72</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<add_patch_perPropertyLengthPP0>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>12</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</add_patch_perPropertyLengthPP0>
</add_patch_perParallelogramPP0>
</add_patch_perPropertyTypePP0>
</VITIS_LOOP_316_1>
<add_patch_perPropertyTypePP1>
<TripCount>3</TripCount>
<Latency>78</Latency>
<AbsoluteTimeLatency>234</AbsoluteTimeLatency>
<IterationLatency>26</IterationLatency>
<add_patch_perParallelogramPP1>
<TripCount>4</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>72</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<add_patch_perPropertyLengthPP1>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>12</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</add_patch_perPropertyLengthPP1>
</add_patch_perParallelogramPP1>
</add_patch_perPropertyTypePP1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>99</FF>
<LUT>409</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>4320</BRAM_18K>
<DSP>3840</DSP>
<FF>8171520</FF>
<LUT>4085760</LUT>
<URAM>320</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>add_patch_patches_parameters13</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>add_patch_patches_parameters13</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>add_patch_patches_parameters13</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>add_patch_patches_parameters13</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>add_patch_patches_parameters13</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>add_patch_patches_parameters13</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wp_parameters_address0</name>
<Object>wp_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>wp_parameters_ce0</name>
<Object>wp_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>wp_parameters_q0</name>
<Object>wp_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>patches_parameters_address0</name>
<Object>patches_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>patches_parameters_ce0</name>
<Object>patches_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>patches_parameters_we0</name>
<Object>patches_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>patches_parameters_d0</name>
<Object>patches_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>patches_parameters_q0</name>
<Object>patches_parameters</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
