// PLLCFG   Fcclk     VPB(Fpclk)   
//  0x60    12MHz       3MHz
//  0x41    24MHz       6MHz
//  0x42    36MHz       9MHz
//  0x23    48MHz       12MHz
//  0x24    60MHz       15MHz

//PLL configuration MSEL = 2, PSEL = 4, Fosc = 12MHz, cclk = 24MHz
//A "Physical":(0xE01FC084) B 0x41 

//PLL configuration MSEL = 3, PSEL = 4, Fosc = 12MHz, cclk = 36MHz
//A "Physical":(0xE01FC084) B 0x42

//PLL configuration MSEL = 5, PSEL = 2, Fosc = 12MHz, cclk = 60MHz
A "Physical":(0xE01FC084) B 0x24
 
A "Physical":(0xE01FC08C) B 0xAA    //feed
A "Physical":(0xE01FC08C) B 0x55    //feed

//PLL enable  
A "Physical":(0xE01FC080) B 0x01
A "Physical":(0xE01FC08C) B 0xAA    //feed
A "Physical":(0xE01FC08C) B 0x55    //feed

P 500

//PLL connect
A "Physical":(0xE01FC080) B 0x03
A "Physical":(0xE01FC08C) B 0xAA    //feed
A "Physical":(0xE01FC08C) B 0x55    //feed


