
---------- Begin Simulation Statistics ----------
final_tick                               197023534000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 434169                       # Simulator instruction rate (inst/s)
host_mem_usage                                 841764                       # Number of bytes of host memory used
host_op_rate                                   827265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   230.33                       # Real time elapsed on the host
host_tick_rate                              855414057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197024                       # Number of seconds simulated
sim_ticks                                197023534000                       # Number of ticks simulated
system.cpu.Branches                          24000881                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540041                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    21105830                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13831505                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   137064821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        394047068                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  394047068                       # Number of busy cycles
system.cpu.num_cc_register_reads            122908846                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435560                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459907                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723558                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723558                       # number of integer instructions
system.cpu.num_int_register_reads           361783354                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141398                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042632                       # Number of load instructions
system.cpu.num_mem_refs                      34872014                       # number of memory refs
system.cpu.num_store_insts                   13829382                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153440968     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.04% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818188     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829142      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       234622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        536685                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       299246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9021                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       608079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9021                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              30946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       232771                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1851                       # Transaction distribution
system.membus.trans_dist::ReadExReq            271117                       # Transaction distribution
system.membus.trans_dist::ReadExResp           271117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30946                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       838748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       838748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 838748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8557344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8557344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8557344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            302063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  302063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              302063                       # Request fanout histogram
system.membus.reqLayer2.occupancy           779997000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          690426000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             37697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       527377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1411                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36286                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       914074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                916912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9632448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9655280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          242297                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3724336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           551130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016368                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 542109     98.36%     98.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9021      1.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             551130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          451350500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         307422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1411000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.data                 6770                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6770                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                6770                       # number of overall hits
system.l2.overall_hits::total                    6770                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             300652                       # number of demand (read+write) misses
system.l2.demand_misses::total                 302063                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1411                       # number of overall misses
system.l2.overall_misses::.cpu.data            300652                       # number of overall misses
system.l2.overall_misses::total                302063                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    104958500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24417778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24522736500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    104958500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24417778000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24522736500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           307422                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               308833                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          307422                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              308833                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.977978                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.977978                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74385.896527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81216.083711                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81184.178466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74385.896527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81216.083711                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81184.178466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              232771                       # number of writebacks
system.l2.writebacks::total                    232771                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        300652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            302063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       300652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           302063                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     90848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21411258000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21502106500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     90848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21411258000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21502106500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.977978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978079                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.977978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978079                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64385.896527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71216.083711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71184.178466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64385.896527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71216.083711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71184.178466                       # average overall mshr miss latency
system.l2.replacements                         242297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       294606                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           294606                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       294606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       294606                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1346                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          271117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              271117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22036031500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22036031500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        271136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81278.678578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81278.678578                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       271117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         271117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  19324861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19324861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71278.678578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71278.678578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    104958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104958500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74385.896527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74385.896527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1411                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     90848500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90848500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64385.896527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64385.896527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2381746500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2381746500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        36286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         36286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.813950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80641.493144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80641.493144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2086396500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2086396500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.813950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70641.493144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70641.493144                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 62589.396943                       # Cycle average of tags in use
system.l2.tags.total_refs                      606733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    307833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.970981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     610.035798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.652965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61926.708180                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.944927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955038                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        54450                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    915912                       # Number of tag accesses
system.l2.tags.data_accesses                   915912                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          22576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4810432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4833008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3724336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3724336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          300652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              302063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       232771                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             232771                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            114585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24415520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24530105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       114585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           114585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18903001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18903001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18903001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           114585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24415520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43433106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     91112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    300645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001160002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              85548                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      302063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     232771                       # Number of write requests accepted
system.mem_ctrls.readBursts                    302063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   232771                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                141659                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3508233000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1510280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9171783000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11614.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30364.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   252353                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72565                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                302063                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               232771                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  302055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        68221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.814529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   235.794862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.937672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23441     34.36%     34.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5384      7.89%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5286      7.75%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4871      7.14%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18902     27.71%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1499      2.20%     87.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1985      2.91%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2465      3.61%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4388      6.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        68221                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.892577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.693577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    649.587329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         5603     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.679326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4912     87.65%     87.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              655     11.69%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19331584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5829312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4833008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3724336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        98.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        29.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197020372500                       # Total gap between requests
system.mem_ctrls.avgGap                     368376.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        22576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4810320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1457328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 114585.296191063142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24414951.363119900227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7396720.434422823600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       300652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       232771                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33288750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9138494250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4544194643750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23592.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30395.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19522168.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            252491820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            134202585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1080867480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          238908960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15552850560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52020855060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31850001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       101130178065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.289839                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82323372500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6579040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 108121121500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            234606120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            124696110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1075812360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          236544300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15552850560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50822489910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32859151200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       100906150560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.152779                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  84956721500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6579030250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 105487782250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    137063410                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137063410                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137063410                       # number of overall hits
system.cpu.icache.overall_hits::total       137063410                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1411                       # number of overall misses
system.cpu.icache.overall_misses::total          1411                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108486000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108486000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108486000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108486000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76885.896527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76885.896527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76885.896527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76885.896527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1411                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1411                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1411                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1411                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107075000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107075000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75885.896527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75885.896527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75885.896527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75885.896527                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137063410                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137063410                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1411                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108486000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108486000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76885.896527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76885.896527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1411                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75885.896527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75885.896527                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1383.945862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          97140.199150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1383.945862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.168939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.168939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.170288                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         274131053                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        274131053                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34628640                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34628640                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34628640                       # number of overall hits
system.cpu.dcache.overall_hits::total        34628640                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       307422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         307422                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       307422                       # number of overall misses
system.cpu.dcache.overall_misses::total        307422                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25257418500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25257418500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25257418500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25257418500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34936062                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34936062                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34936062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34936062                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82158.786619                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82158.786619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82158.786619                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82158.786619                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       294606                       # number of writebacks
system.cpu.dcache.writebacks::total            294606                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       307422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       307422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       307422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       307422                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24949996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24949996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24949996500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24949996500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008800                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008800                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008800                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81158.786619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81158.786619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81158.786619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81158.786619                       # average overall mshr miss latency
system.cpu.dcache.replacements                 299230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21069543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21069543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        36286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2543347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2543347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21105829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21105829                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70091.702034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70091.702034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        36286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2507061500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2507061500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69091.702034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69091.702034                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13559097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13559097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       271136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22714071000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22714071000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13830233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13830233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83773.718724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83773.718724                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       271136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22442935000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22442935000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82773.718724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82773.718724                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8148.310455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34936062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            307422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.642036                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8148.310455                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1067                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         6510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70179546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70179546                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 197023534000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 197023534000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
