 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: G-2012.06-ICC-SP2
Date   : Fri Jan 27 09:25:44 2017
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: slow   Library: NangateOpenCellLibrary_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U33/Z (CLKBUF_X1)                                       0.10 *     2.50 f
  byte_controller/rst_hfs_netlink_14 (i2c_master_byte_ctrl)
                                                          0.00       2.50 f
  byte_controller/U20/Z (CLKBUF_X1)                       0.14 *     2.64 f
  byte_controller/U19/ZN (INV_X1)                         0.09 *     2.74 r
  byte_controller/bit_controller/rst_hfs_netlink_5 (i2c_master_bit_ctrl)
                                                          0.00       2.74 r
  byte_controller/bit_controller/U283/Z (CLKBUF_X1)       0.13 *     2.87 r
  byte_controller/bit_controller/U250/ZN (NAND4_X1)       0.11 *     2.98 f
  byte_controller/bit_controller/U233/Z (CLKBUF_X1)       0.14 *     3.12 f
  byte_controller/bit_controller/U46/ZN (OR2_X1)          0.23 *     3.35 f
  byte_controller/bit_controller/U228/ZN (INV_X1)         0.09 *     3.44 r
  byte_controller/bit_controller/U29/ZN (OR2_X1)          0.13 *     3.57 r
  byte_controller/bit_controller/U257/ZN (INV_X1)         0.06 *     3.63 f
  byte_controller/bit_controller/U110/ZN (AOI222_X1)      0.40 *     4.03 r
  byte_controller/bit_controller/U109/ZN (INV_X1)         0.05 *     4.08 f
  byte_controller/bit_controller/cnt_reg_1_/D (DFFR_X1)
                                                          0.00 *     4.08 f
  data arrival time                                                  4.08

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.34       6.34
  clock uncertainty                                      -0.20       6.14
  byte_controller/bit_controller/cnt_reg_1_/CK (DFFR_X1)
                                                          0.00       6.14 r
  library setup time                                     -0.14       5.99
  data required time                                                 5.99
  --------------------------------------------------------------------------
  data required time                                                 5.99
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U33/Z (CLKBUF_X1)                                       0.10 *     2.50 f
  byte_controller/rst_hfs_netlink_14 (i2c_master_byte_ctrl)
                                                          0.00       2.50 f
  byte_controller/U20/Z (CLKBUF_X1)                       0.14 *     2.64 f
  byte_controller/U19/ZN (INV_X1)                         0.09 *     2.74 r
  byte_controller/bit_controller/rst_hfs_netlink_5 (i2c_master_bit_ctrl)
                                                          0.00       2.74 r
  byte_controller/bit_controller/U283/Z (CLKBUF_X1)       0.13 *     2.87 r
  byte_controller/bit_controller/U250/ZN (NAND4_X1)       0.11 *     2.98 f
  byte_controller/bit_controller/U233/Z (CLKBUF_X1)       0.14 *     3.12 f
  byte_controller/bit_controller/U46/ZN (OR2_X1)          0.23 *     3.35 f
  byte_controller/bit_controller/U228/ZN (INV_X1)         0.09 *     3.44 r
  byte_controller/bit_controller/U29/ZN (OR2_X1)          0.13 *     3.57 r
  byte_controller/bit_controller/U257/ZN (INV_X1)         0.06 *     3.63 f
  byte_controller/bit_controller/U112/ZN (AOI222_X1)      0.39 *     4.02 r
  byte_controller/bit_controller/U111/ZN (INV_X1)         0.05 *     4.06 f
  byte_controller/bit_controller/cnt_reg_0_/D (DFFR_X1)
                                                          0.00 *     4.06 f
  data arrival time                                                  4.06

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.34       6.34
  clock uncertainty                                      -0.20       6.14
  byte_controller/bit_controller/cnt_reg_0_/CK (DFFR_X1)
                                                          0.00       6.14 r
  library setup time                                     -0.14       5.99
  data required time                                                 5.99
  --------------------------------------------------------------------------
  data required time                                                 5.99
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/core_cmd_reg_3_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U45/Z (CLKBUF_X1)                                       0.13 *     2.53 f
  byte_controller/rst_hfs_netlink_13 (i2c_master_byte_ctrl)
                                                          0.00       2.53 f
  byte_controller/U32/ZN (NOR2_X1)                        0.29 *     2.82 r
  byte_controller/U65/ZN (INV_X1)                         0.07 *     2.89 f
  byte_controller/U64/ZN (AOI221_X1)                      0.44 *     3.33 r
  byte_controller/U8/Z (CLKBUF_X1)                        0.22 *     3.55 r
  byte_controller/U7/ZN (INV_X1)                          0.03 *     3.58 f
  byte_controller/U28/ZN (NAND2_X1)                       0.09 *     3.67 r
  byte_controller/U22/ZN (NOR2_X1)                        0.05 *     3.71 f
  byte_controller/U69/ZN (AOI22_X1)                       0.12 *     3.83 r
  byte_controller/U81/ZN (NAND3_X1)                       0.08 *     3.91 f
  byte_controller/core_cmd_reg_3_/D (DFFR_X1)             0.00 *     3.91 f
  data arrival time                                                  3.91

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.32       6.32
  clock uncertainty                                      -0.20       6.12
  byte_controller/core_cmd_reg_3_/CK (DFFR_X1)            0.00       6.12 r
  library setup time                                     -0.14       5.98
  data required time                                                 5.98
  --------------------------------------------------------------------------
  data required time                                                 5.98
  data arrival time                                                 -3.91
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/core_cmd_reg_2_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U45/Z (CLKBUF_X1)                                       0.13 *     2.53 f
  byte_controller/rst_hfs_netlink_13 (i2c_master_byte_ctrl)
                                                          0.00       2.53 f
  byte_controller/U32/ZN (NOR2_X1)                        0.29 *     2.82 r
  byte_controller/U65/ZN (INV_X1)                         0.07 *     2.89 f
  byte_controller/U64/ZN (AOI221_X1)                      0.44 *     3.33 r
  byte_controller/U8/Z (CLKBUF_X1)                        0.22 *     3.55 r
  byte_controller/U7/ZN (INV_X1)                          0.03 *     3.58 f
  byte_controller/U28/ZN (NAND2_X1)                       0.09 *     3.67 r
  byte_controller/U22/ZN (NOR2_X1)                        0.05 *     3.71 f
  byte_controller/U68/ZN (AOI22_X1)                       0.12 *     3.83 r
  byte_controller/U82/ZN (NAND3_X1)                       0.09 *     3.92 f
  byte_controller/core_cmd_reg_2_/D (DFFR_X1)             0.00 *     3.92 f
  data arrival time                                                  3.92

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.36       6.36
  clock uncertainty                                      -0.20       6.16
  byte_controller/core_cmd_reg_2_/CK (DFFR_X1)            0.00       6.16 r
  library setup time                                     -0.14       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                                 -3.92
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U33/Z (CLKBUF_X1)                                       0.10 *     2.50 f
  byte_controller/rst_hfs_netlink_14 (i2c_master_byte_ctrl)
                                                          0.00       2.50 f
  byte_controller/U20/Z (CLKBUF_X1)                       0.14 *     2.64 f
  byte_controller/U19/ZN (INV_X1)                         0.09 *     2.74 r
  byte_controller/bit_controller/rst_hfs_netlink_5 (i2c_master_bit_ctrl)
                                                          0.00       2.74 r
  byte_controller/bit_controller/U283/Z (CLKBUF_X1)       0.13 *     2.87 r
  byte_controller/bit_controller/U250/ZN (NAND4_X1)       0.11 *     2.98 f
  byte_controller/bit_controller/U233/Z (CLKBUF_X1)       0.14 *     3.12 f
  byte_controller/bit_controller/U46/ZN (OR2_X1)          0.23 *     3.35 f
  byte_controller/bit_controller/U228/ZN (INV_X1)         0.09 *     3.44 r
  byte_controller/bit_controller/U29/ZN (OR2_X1)          0.13 *     3.57 r
  byte_controller/bit_controller/U230/ZN (INV_X1)         0.06 *     3.63 f
  byte_controller/bit_controller/U106/ZN (AOI22_X1)       0.15 *     3.78 r
  byte_controller/bit_controller/U105/ZN (OAI21_X1)       0.09 *     3.87 f
  byte_controller/bit_controller/cnt_reg_3_/D (DFFR_X1)
                                                          0.00 *     3.87 f
  data arrival time                                                  3.87

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.33       6.33
  clock uncertainty                                      -0.20       6.13
  byte_controller/bit_controller/cnt_reg_3_/CK (DFFR_X1)
                                                          0.00       6.13 r
  library setup time                                     -0.14       5.99
  data required time                                                 5.99
  --------------------------------------------------------------------------
  data required time                                                 5.99
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/c_state_reg_1_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U45/Z (CLKBUF_X1)                                       0.13 *     2.53 f
  byte_controller/rst_hfs_netlink_13 (i2c_master_byte_ctrl)
                                                          0.00       2.53 f
  byte_controller/U32/ZN (NOR2_X1)                        0.29 *     2.82 r
  byte_controller/U65/ZN (INV_X1)                         0.07 *     2.89 f
  byte_controller/U64/ZN (AOI221_X1)                      0.44 *     3.33 r
  byte_controller/U8/Z (CLKBUF_X1)                        0.22 *     3.55 r
  byte_controller/U7/ZN (INV_X1)                          0.03 *     3.58 f
  byte_controller/U28/ZN (NAND2_X1)                       0.09 *     3.67 r
  byte_controller/U24/ZN (INV_X1)                         0.05 *     3.72 f
  byte_controller/U56/ZN (OAI211_X1)                      0.09 *     3.81 r
  byte_controller/U63/ZN (OAI21_X1)                       0.08 *     3.90 f
  byte_controller/c_state_reg_1_/D (DFFR_X1)              0.00 *     3.90 f
  data arrival time                                                  3.90

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.36       6.36
  clock uncertainty                                      -0.20       6.16
  byte_controller/c_state_reg_1_/CK (DFFR_X1)             0.00       6.16 r
  library setup time                                     -0.14       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_6_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U33/Z (CLKBUF_X1)                                       0.10 *     2.50 f
  byte_controller/rst_hfs_netlink_14 (i2c_master_byte_ctrl)
                                                          0.00       2.50 f
  byte_controller/U20/Z (CLKBUF_X1)                       0.14 *     2.64 f
  byte_controller/U19/ZN (INV_X1)                         0.09 *     2.74 r
  byte_controller/bit_controller/rst_hfs_netlink_5 (i2c_master_bit_ctrl)
                                                          0.00       2.74 r
  byte_controller/bit_controller/U283/Z (CLKBUF_X1)       0.13 *     2.87 r
  byte_controller/bit_controller/U250/ZN (NAND4_X1)       0.11 *     2.98 f
  byte_controller/bit_controller/U233/Z (CLKBUF_X1)       0.14 *     3.12 f
  byte_controller/bit_controller/U46/ZN (OR2_X1)          0.23 *     3.35 f
  byte_controller/bit_controller/U228/ZN (INV_X1)         0.09 *     3.44 r
  byte_controller/bit_controller/U29/ZN (OR2_X1)          0.13 *     3.57 r
  byte_controller/bit_controller/U258/ZN (INV_X1)         0.06 *     3.63 f
  byte_controller/bit_controller/U100/ZN (AOI22_X1)       0.15 *     3.78 r
  byte_controller/bit_controller/U99/ZN (OAI21_X1)        0.08 *     3.86 f
  byte_controller/bit_controller/cnt_reg_6_/D (DFFR_X1)
                                                          0.00 *     3.86 f
  data arrival time                                                  3.86

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.33       6.33
  clock uncertainty                                      -0.20       6.13
  byte_controller/bit_controller/cnt_reg_6_/CK (DFFR_X1)
                                                          0.00       6.13 r
  library setup time                                     -0.14       5.99
  data required time                                                 5.99
  --------------------------------------------------------------------------
  data required time                                                 5.99
  data arrival time                                                 -3.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/c_state_reg_3_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U45/Z (CLKBUF_X1)                                       0.13 *     2.53 f
  byte_controller/rst_hfs_netlink_13 (i2c_master_byte_ctrl)
                                                          0.00       2.53 f
  byte_controller/U32/ZN (NOR2_X1)                        0.29 *     2.82 r
  byte_controller/U65/ZN (INV_X1)                         0.07 *     2.89 f
  byte_controller/U64/ZN (AOI221_X1)                      0.44 *     3.33 r
  byte_controller/U8/Z (CLKBUF_X1)                        0.22 *     3.55 r
  byte_controller/U7/ZN (INV_X1)                          0.03 *     3.58 f
  byte_controller/U28/ZN (NAND2_X1)                       0.09 *     3.67 r
  byte_controller/U24/ZN (INV_X1)                         0.05 *     3.72 f
  byte_controller/U83/ZN (NAND3_X1)                       0.07 *     3.79 r
  byte_controller/U60/ZN (OAI211_X1)                      0.09 *     3.88 f
  byte_controller/c_state_reg_3_/D (DFFR_X1)              0.00 *     3.88 f
  data arrival time                                                  3.88

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.36       6.36
  clock uncertainty                                      -0.20       6.16
  byte_controller/c_state_reg_3_/CK (DFFR_X1)             0.00       6.16 r
  library setup time                                     -0.14       6.02
  data required time                                                 6.02
  --------------------------------------------------------------------------
  data required time                                                 6.02
  data arrival time                                                 -3.88
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_8_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U33/Z (CLKBUF_X1)                                       0.10 *     2.50 f
  byte_controller/rst_hfs_netlink_14 (i2c_master_byte_ctrl)
                                                          0.00       2.50 f
  byte_controller/U20/Z (CLKBUF_X1)                       0.14 *     2.64 f
  byte_controller/U19/ZN (INV_X1)                         0.09 *     2.74 r
  byte_controller/bit_controller/rst_hfs_netlink_5 (i2c_master_bit_ctrl)
                                                          0.00       2.74 r
  byte_controller/bit_controller/U283/Z (CLKBUF_X1)       0.13 *     2.87 r
  byte_controller/bit_controller/U250/ZN (NAND4_X1)       0.11 *     2.98 f
  byte_controller/bit_controller/U233/Z (CLKBUF_X1)       0.14 *     3.12 f
  byte_controller/bit_controller/U46/ZN (OR2_X1)          0.23 *     3.35 f
  byte_controller/bit_controller/U228/ZN (INV_X1)         0.09 *     3.44 r
  byte_controller/bit_controller/U29/ZN (OR2_X1)          0.13 *     3.57 r
  byte_controller/bit_controller/U257/ZN (INV_X1)         0.06 *     3.63 f
  byte_controller/bit_controller/U59/ZN (AOI22_X1)        0.14 *     3.77 r
  byte_controller/bit_controller/U58/ZN (OAI21_X1)        0.09 *     3.86 f
  byte_controller/bit_controller/cnt_reg_8_/D (DFFR_X1)
                                                          0.00 *     3.86 f
  data arrival time                                                  3.86

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.33       6.33
  clock uncertainty                                      -0.20       6.13
  byte_controller/bit_controller/cnt_reg_8_/CK (DFFR_X1)
                                                          0.00       6.13 r
  library setup time                                     -0.14       5.99
  data required time                                                 5.99
  --------------------------------------------------------------------------
  data required time                                                 5.99
  data arrival time                                                 -3.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.13


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  input external delay                                    2.40       2.40 f
  wb_rst_i (in)                                           0.00       2.40 f
  U33/Z (CLKBUF_X1)                                       0.10 *     2.50 f
  byte_controller/rst_hfs_netlink_14 (i2c_master_byte_ctrl)
                                                          0.00       2.50 f
  byte_controller/U20/Z (CLKBUF_X1)                       0.14 *     2.64 f
  byte_controller/U19/ZN (INV_X1)                         0.09 *     2.74 r
  byte_controller/bit_controller/rst_hfs_netlink_5 (i2c_master_bit_ctrl)
                                                          0.00       2.74 r
  byte_controller/bit_controller/U283/Z (CLKBUF_X1)       0.13 *     2.87 r
  byte_controller/bit_controller/U250/ZN (NAND4_X1)       0.11 *     2.98 f
  byte_controller/bit_controller/U233/Z (CLKBUF_X1)       0.14 *     3.12 f
  byte_controller/bit_controller/U46/ZN (OR2_X1)          0.23 *     3.35 f
  byte_controller/bit_controller/U228/ZN (INV_X1)         0.09 *     3.44 r
  byte_controller/bit_controller/U29/ZN (OR2_X1)          0.13 *     3.57 r
  byte_controller/bit_controller/U230/ZN (INV_X1)         0.06 *     3.63 f
  byte_controller/bit_controller/U89/ZN (AOI22_X1)        0.14 *     3.77 r
  byte_controller/bit_controller/U88/ZN (OAI21_X1)        0.09 *     3.85 f
  byte_controller/bit_controller/cnt_reg_14_/D (DFFR_X1)
                                                          0.00 *     3.85 f
  data arrival time                                                  3.85

  clock wb_clk_i (rise edge)                              6.00       6.00
  clock network delay (propagated)                        0.33       6.33
  clock uncertainty                                      -0.20       6.13
  byte_controller/bit_controller/cnt_reg_14_/CK (DFFR_X1)
                                                          0.00       6.13 r
  library setup time                                     -0.14       5.99
  data required time                                                 5.99
  --------------------------------------------------------------------------
  data required time                                                 5.99
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


1
