--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.625ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: new_clk/dcm_sp_inst/CLKIN
  Logical resource: new_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: new_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: new_clk/dcm_sp_inst/CLK0
  Logical resource: new_clk/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: new_clk/clk0
--------------------------------------------------------------------------------
Slack: 184.375ns (max period limit - period)
  Period: 15.625ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: new_clk/dcm_sp_inst/CLKFX
  Logical resource: new_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 
1.28 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144921 paths analyzed, 12345 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.313ns.
--------------------------------------------------------------------------------
Slack:                  5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      10.531ns (Levels of Logic = 3)
  Clock Path Skew:      0.510ns (1.180 - 0.670)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y16.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X11Y38.B5      net (fanout=15)       3.942   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X11Y38.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114
    SLICE_X6Y22.B3       net (fanout=1)        1.925   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_114
    SLICE_X6Y22.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X6Y22.C4       net (fanout=1)        0.371   fifo_manager/serial_tx_TDC/N127
    SLICE_X6Y22.C        Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.851   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (2.442ns logic, 8.089ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  6.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.087ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.313   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.087ns (3.317ns logic, 5.770ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  6.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.077ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.303   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.077ns (3.307ns logic, 5.770ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  6.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[11]
    SLICE_X20Y43.CLK     Tcinck                0.313   mems_rom/f6_CH_C_q[15]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_xor<15>
                                                       mems_rom/f6_CH_C_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (3.308ns logic, 5.746ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  6.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.046ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.272   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.046ns (3.276ns logic, 5.770ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  6.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.044ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[11]
    SLICE_X20Y43.CLK     Tcinck                0.303   mems_rom/f6_CH_C_q[15]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_xor<15>
                                                       mems_rom/f6_CH_C_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.044ns (3.298ns logic, 5.746ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  6.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.013ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[11]
    SLICE_X20Y43.CLK     Tcinck                0.272   mems_rom/f6_CH_C_q[15]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_xor<15>
                                                       mems_rom/f6_CH_C_q_14
    -------------------------------------------------  ---------------------------
    Total                                      9.013ns (3.267ns logic, 5.746ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  6.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.991ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.CLK     Tcinck                0.313   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
                                                       mems_rom/f6_CH_D_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.991ns (3.224ns logic, 5.767ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  6.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.987ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.213   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.987ns (3.217ns logic, 5.770ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.CLK     Tcinck                0.303   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
                                                       mems_rom/f6_CH_D_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.981ns (3.214ns logic, 5.767ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_11 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.958ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.CLK     Tcinck                0.313   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
                                                       mems_rom/f6_CH_C_q_11
    -------------------------------------------------  ---------------------------
    Total                                      8.958ns (3.215ns logic, 5.743ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  6.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_12 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.954ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
    SLICE_X20Y43.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[11]
    SLICE_X20Y43.CLK     Tcinck                0.213   mems_rom/f6_CH_C_q[15]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_xor<15>
                                                       mems_rom/f6_CH_C_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.954ns (3.208ns logic, 5.746ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.CLK     Tcinck                0.272   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
                                                       mems_rom/f6_CH_D_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.950ns (3.183ns logic, 5.767ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  6.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_9 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.948ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.CLK     Tcinck                0.303   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
                                                       mems_rom/f6_CH_C_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.948ns (3.205ns logic, 5.743ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_10 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.917ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.CLK     Tcinck                0.272   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
                                                       mems_rom/f6_CH_C_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.917ns (3.174ns logic, 5.743ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.CLK     Tcinck                0.313   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
                                                       mems_rom/f6_CH_D_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.895ns (3.131ns logic, 5.764ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  6.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.891ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.CLK     Tcinck                0.213   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
                                                       mems_rom/f6_CH_D_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.891ns (3.124ns logic, 5.767ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  6.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.885ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.CLK     Tcinck                0.303   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
                                                       mems_rom/f6_CH_D_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.885ns (3.121ns logic, 5.764ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  6.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X16Y43.A1      net (fanout=24)       2.896   mems_rom/ROM_DOUT[0]
    SLICE_X16Y43.COUT    Topcya                0.474   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.313   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.870ns (3.308ns logic, 5.562ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  6.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_7 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.CLK     Tcinck                0.313   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
                                                       mems_rom/f6_CH_C_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.862ns (3.122ns logic, 5.740ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  6.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_8 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.858ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.294 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.COUT    Tbyp                  0.093   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
    SLICE_X20Y42.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[7]
    SLICE_X20Y42.CLK     Tcinck                0.213   mems_rom/f6_CH_C_q[11]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<11>
                                                       mems_rom/f6_CH_C_q_8
    -------------------------------------------------  ---------------------------
    Total                                      8.858ns (3.115ns logic, 5.743ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  6.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X16Y43.A1      net (fanout=24)       2.896   mems_rom/ROM_DOUT[0]
    SLICE_X16Y43.COUT    Topcya                0.474   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.303   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.860ns (3.298ns logic, 5.562ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  6.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_5 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.852ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.CLK     Tcinck                0.303   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
                                                       mems_rom/f6_CH_C_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.852ns (3.112ns logic, 5.740ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  6.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.854ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.CLK     Tcinck                0.272   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
                                                       mems_rom/f6_CH_D_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.854ns (3.090ns logic, 5.764ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  6.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_14 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X16Y43.A1      net (fanout=24)       2.896   mems_rom/ROM_DOUT[0]
    SLICE_X16Y43.COUT    Topcya                0.474   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.272   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_14
    -------------------------------------------------  ---------------------------
    Total                                      8.829ns (3.267ns logic, 5.562ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  6.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_C_q_6 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_C_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA0    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.A6      net (fanout=1)        2.657   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[0]
    SLICE_X18Y20.A       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18
    SLICE_X20Y40.A1      net (fanout=24)       3.080   mems_rom/ROM_DOUT[0]
    SLICE_X20Y40.COUT    Topcya                0.474   mems_rom/f6_CH_C_q[3]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_lut<0>
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<3>
    SLICE_X20Y41.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_C_d_rs_cy[3]
    SLICE_X20Y41.CLK     Tcinck                0.272   mems_rom/f6_CH_C_q[7]
                                                       mems_rom/Mmux_f6_CH_C_d_rs_cy<7>
                                                       mems_rom/f6_CH_C_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.821ns (3.081ns logic, 5.740ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  6.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_15 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.829ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X21Y17.C2      net (fanout=1)        2.502   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta[1]
    SLICE_X21Y17.C       Tilo                  0.259   mems_rom/f3_CH_A_q[3]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X16Y43.D2      net (fanout=24)       3.148   mems_rom/ROM_DOUT[3]
    SLICE_X16Y43.COUT    Topcyd                0.312   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<3>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.313   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.829ns (3.170ns logic, 5.659ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  6.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_13 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X21Y17.C2      net (fanout=1)        2.502   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta[1]
    SLICE_X21Y17.C       Tilo                  0.259   mems_rom/f3_CH_A_q[3]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101
    SLICE_X16Y43.D2      net (fanout=24)       3.148   mems_rom/ROM_DOUT[3]
    SLICE_X16Y43.COUT    Topcyd                0.312   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<3>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[7]
    SLICE_X16Y45.COUT    Tbyp                  0.093   mems_rom/f6_CH_D_q[11]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<11>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[11]
    SLICE_X16Y46.CLK     Tcinck                0.303   mems_rom/f6_CH_D_q[15]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_xor<15>
                                                       mems_rom/f6_CH_D_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.819ns (3.160ns logic, 5.659ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  6.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_1 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          15.625ns
  Data Path Delay:      9.334ns (Levels of Logic = 3)
  Clock Path Skew:      0.510ns (1.180 - 0.670)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_1 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y16.AMUX     Tshcko                0.535   fifo_manager/serial_tx_TDC/bit_ctr_q[5]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_1
    SLICE_X4Y33.A4       net (fanout=15)       3.109   fifo_manager/serial_tx_TDC/bit_ctr_q[1]
    SLICE_X4Y33.A        Tilo                  0.254   f2_tdc_control/CS_countr_q[3]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_113
    SLICE_X6Y22.B5       net (fanout=1)        1.566   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_11_o_Mux_11_o_113
    SLICE_X6Y22.B        Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d_SW0
    SLICE_X6Y22.C4       net (fanout=1)        0.371   fifo_manager/serial_tx_TDC/N127
    SLICE_X6Y22.C        Tilo                  0.235   fifo_manager/serial_tx_TDC/tx_d
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.851   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.334ns (2.437ns logic, 6.897ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  6.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          mems_rom/f6_CH_D_q_4 (FF)
  Requirement:          15.625ns
  Data Path Delay:      8.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_64mhz rising at 0.000ns
  Destination Clock:    clk_64mhz rising at 15.625ns
  Clock Uncertainty:    0.292ns

  Clock Uncertainty:          0.292ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.512ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to mems_rom/f6_CH_D_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA1    Trcko_DOA             2.100   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X18Y20.C2      net (fanout=1)        2.725   mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta[1]
    SLICE_X18Y20.C       Tilo                  0.235   mems_rom/f2_CH_B_q[1]
                                                       mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X16Y43.B4      net (fanout=24)       3.036   mems_rom/ROM_DOUT[1]
    SLICE_X16Y43.COUT    Topcyb                0.483   mems_rom/f6_CH_D_q[3]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_lut<1>
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<3>
    SLICE_X16Y44.CIN     net (fanout=1)        0.003   mems_rom/Mmux_f6_CH_D_d_rs_cy[3]
    SLICE_X16Y44.CLK     Tcinck                0.213   mems_rom/f6_CH_D_q[7]
                                                       mems_rom/Mmux_f6_CH_D_d_rs_cy<7>
                                                       mems_rom/f6_CH_D_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.795ns (3.031ns logic, 5.764ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_new_clk_clkfx = PERIOD TIMEGRP "new_clk_clkfx" TS_clk * 1.28 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.055ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: mems_rom/ROM_39x120_min2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 12.959ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: new_clk/clkout1_buf/I0
  Logical resource: new_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: new_clk/clkfx
--------------------------------------------------------------------------------
Slack: 13.376ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 13.759ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: main_control/serial_rx2/rx_q/CLK0
  Logical resource: main_control/serial_rx2/rx_q/CLK0
  Location pin: ILOGIC_X6Y0.CLK0
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/DP/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/DP/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem32/SP/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[34]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem35/SP/CLK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/DP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/DP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem14/SP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[11]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem12/SP/CLK
  Location pin: SLICE_X4Y11.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/DP/CLK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/DP/CLK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem4/SP/CLK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[6]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem7/SP/CLK
  Location pin: SLICE_X4Y15.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/DP/CLK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/DP/CLK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem22/SP/CLK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[22]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem23/SP/CLK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------
Slack: 14.368ns (period - min period limit)
  Period: 15.625ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: fifo_manager/w_data_FROM_FIFO_TO_SERIAL[36]/CLK
  Logical resource: fifo_manager/fifo/Mram_buf_mem36/DP/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_64mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     13.201ns|            0|            0|            0|       144921|
| TS_new_clk_clkfx              |     15.625ns|     10.313ns|          N/A|            0|            0|       144921|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.313|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 144921 paths, 0 nets, and 16496 connections

Design statistics:
   Minimum period:  10.313ns{1}   (Maximum frequency:  96.965MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 28 12:21:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 455 MB



