;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 2, #200
	DJN 2, #200
	CMP @121, 106
	MOV -1, <-20
	ADD 200, 60
	ADD 200, 60
	SUB @127, 100
	CMP @127, 106
	CMP @127, 106
	SUB @127, 100
	CMP @0, 2
	SPL -0, 600
	SPL -0, 600
	SUB @0, 2
	ADD 200, <20
	SUB <0, @2
	CMP @127, 100
	SUB -7, <-420
	CMP @127, 100
	SUB <0, @2
	MOV 12, @10
	MOV -7, <-20
	SUB @125, 100
	MOV -7, <-20
	SUB @125, 100
	SUB @121, 106
	SUB @125, 100
	SUB 12, @10
	SLT -530, 9
	SUB 12, @10
	JMZ -7, @-20
	SLT @53, 0
	CMP @127, 106
	SLT @53, 0
	CMP @127, 106
	JMZ 200, @20
	CMP -7, <-420
	CMP @127, 106
	SPL 0, <-902
	JMZ 200, @20
	CMP -7, <-420
	CMP @127, 106
	JMP -7, @-20
	CMP -7, <-420
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 2, #200
	DJN 2, #200
	CMP @121, 106
	ADD 200, 60
	SUB @127, 100
	SPL 200, 60
