<profile>

<section name = "Vivado HLS Report for 'Conv2D'" level="0">
<item name = "Date">Thu Oct 17 18:33:13 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20, 71252331726766096, 20, 71252331726766096, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 71252331726766080, 8 ~ 17054498824, -, -, 0 ~ 4177920, no</column>
<column name=" + Loop 1.1">0, 17054498816, 14 ~ 1040924, -, -, 0 ~ 16384, no</column>
<column name="  ++ Loop 1.1.1">0, 1040910, 2 ~ 4082, -, -, 0 ~ 255, no</column>
<column name="   +++ Loop 1.1.1.1">0, 4080, 2 ~ 272, -, -, 0 ~ 15, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 270, 2 ~ 18, -, -, 0 ~ 15, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 7, -, -</column>
<column name="Expression">-, 0, 0, 641</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 5, 1529, 1932</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 92</column>
<column name="Register">-, -, 1599, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 2, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Conv2D_AXILiteS_s_axi_U">Conv2D_AXILiteS_s_axi, 0, 0, 282, 400</column>
<column name="Conv2D_fadd_32ns_bkb_U1">Conv2D_fadd_32ns_bkb, 0, 2, 227, 404</column>
<column name="Conv2D_fmul_32ns_cud_U2">Conv2D_fmul_32ns_cud, 0, 3, 128, 320</column>
<column name="Conv2D_gmem_m_axi_U">Conv2D_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Conv2D_sdiv_15s_5dEe_U3">Conv2D_sdiv_15s_5dEe, 0, 0, 190, 114</column>
<column name="Conv2D_sdiv_15s_5dEe_U4">Conv2D_sdiv_15s_5dEe, 0, 0, 190, 114</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Conv2D_mac_mul_sug8j_U7">Conv2D_mac_mul_sug8j, i0 * i1 - i2</column>
<column name="Conv2D_mac_muladdfYi_U6">Conv2D_mac_muladdfYi, i0 * i1 + i2</column>
<column name="Conv2D_mac_muladdjbC_U10">Conv2D_mac_muladdjbC, i0 + i1 * i2</column>
<column name="Conv2D_mac_muladdkbM_U11">Conv2D_mac_muladdkbM, i0 * i1 + i2</column>
<column name="Conv2D_mul_mul_16eOg_U5">Conv2D_mul_mul_16eOg, i0 * i1</column>
<column name="Conv2D_mul_mul_16hbi_U8">Conv2D_mul_mul_16hbi, i0 * i1</column>
<column name="Conv2D_mul_mul_20ibs_U9">Conv2D_mul_mul_20ibs, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_4_mid2_fu_763_p2">*, 0, 0, 12, 4, 20</column>
<column name="ret_V_4_mid2_v_v_fu_734_p2">*, 0, 0, 6, 4, 16</column>
<column name="ret_V_4_mid2_v_v_v_v_fu_705_p2">*, 0, 0, 41, 8, 8</column>
<column name="biases6_sum_fu_726_p2">+, 0, 0, 31, 31, 31</column>
<column name="i_op_assign_7_op_fu_806_p2">+, 0, 0, 15, 15, 1</column>
<column name="ic_fu_834_p2">+, 0, 0, 8, 8, 1</column>
<column name="ih_fu_871_p2">+, 0, 0, 19, 19, 19</column>
<column name="in_data2_sum_fu_965_p2">+, 0, 0, 33, 33, 33</column>
<column name="indvar_flatten_next_fu_673_p2">+, 0, 0, 24, 24, 1</column>
<column name="iw_fu_917_p2">+, 0, 0, 19, 19, 19</column>
<column name="kh_fu_865_p2">+, 0, 0, 6, 4, 1</column>
<column name="kw_fu_911_p2">+, 0, 0, 6, 4, 1</column>
<column name="next_mul1_fu_781_p2">+, 0, 0, 18, 18, 18</column>
<column name="next_mul2_fu_819_p2">+, 0, 0, 12, 12, 12</column>
<column name="next_mul3_fu_824_p2">+, 0, 0, 20, 20, 20</column>
<column name="next_mul_fu_851_p2">+, 0, 0, 8, 8, 8</column>
<column name="oc_fu_679_p2">+, 0, 0, 8, 8, 1</column>
<column name="out_data8_sum_fu_745_p2">+, 0, 0, 33, 33, 33</column>
<column name="output_height_fu_596_p2">+, 0, 0, 16, 16, 1</column>
<column name="output_width_fu_583_p2">+, 0, 0, 16, 16, 1</column>
<column name="ow_fu_795_p2">+, 0, 0, 15, 15, 1</column>
<column name="ret_V_13_fu_984_p2">+, 0, 0, 24, 24, 24</column>
<column name="ret_V_2_tr_fu_518_p2">+, 0, 0, 14, 14, 14</column>
<column name="ret_V_4_fu_897_p2">+, 0, 0, 24, 24, 24</column>
<column name="ret_V_5_tr_fu_552_p2">+, 0, 0, 14, 14, 14</column>
<column name="ret_V_9_fu_960_p2">+, 0, 0, 33, 33, 33</column>
<column name="weights4_sum_fu_993_p2">+, 0, 0, 31, 31, 31</column>
<column name="ret_V_2_fu_542_p2">-, 0, 0, 13, 13, 13</column>
<column name="ret_V_fu_496_p2">-, 0, 0, 13, 13, 13</column>
<column name="tmp_13_fu_801_p2">-, 0, 0, 19, 19, 19</column>
<column name="ap_block_state25_io">and, 0, 0, 1, 1, 1</column>
<column name="or_cond5_fu_951_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp1_fu_945_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_860_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond2_fu_829_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="exitcond_flatten_fu_668_p2">icmp, 0, 0, 9, 24, 24</column>
<column name="exitcond_fu_906_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="tmp_16_fu_884_p2">icmp, 0, 0, 8, 19, 19</column>
<column name="tmp_18_fu_940_p2">icmp, 0, 0, 8, 19, 19</column>
<column name="tmp_5_fu_663_p2">icmp, 0, 0, 7, 16, 16</column>
<column name="tmp_8_fu_790_p2">icmp, 0, 0, 7, 16, 16</column>
<column name="i_op_assign_7_cast1_s_fu_710_p3">select, 0, 0, 15, 1, 15</column>
<column name="oh_fu_812_p3">select, 0, 0, 15, 1, 15</column>
<column name="tmp_3_mid2_v_fu_685_p3">select, 0, 0, 8, 1, 8</column>
<column name="rev_fu_934_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">11, 61, 1, 61</column>
<column name="ap_phi_mux_sum_2_be_phi_fu_427_p6">3, 2, 32, 64</column>
<column name="ap_sig_ioackin_gmem_ARREADY">3, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">3, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">3, 2, 1, 2</column>
<column name="gmem_ARADDR">3, 4, 32, 128</column>
<column name="gmem_blk_n_AR">3, 2, 1, 2</column>
<column name="gmem_blk_n_AW">3, 2, 1, 2</column>
<column name="gmem_blk_n_B">3, 2, 1, 2</column>
<column name="gmem_blk_n_R">3, 2, 1, 2</column>
<column name="gmem_blk_n_W">3, 2, 1, 2</column>
<column name="grp_fu_438_p0">3, 3, 32, 96</column>
<column name="grp_fu_438_p1">3, 3, 32, 96</column>
<column name="i_op_assign_4_reg_276">3, 2, 8, 16</column>
<column name="i_op_assign_5_reg_378">3, 2, 4, 8</column>
<column name="i_op_assign_6_reg_412">3, 2, 4, 8</column>
<column name="i_op_assign_7_reg_287">3, 2, 15, 30</column>
<column name="i_op_assign_8_reg_299">3, 2, 15, 30</column>
<column name="i_op_assign_reg_333">3, 2, 8, 16</column>
<column name="indvar_flatten_reg_265">3, 2, 24, 48</column>
<column name="phi_mul1_reg_310">3, 2, 18, 36</column>
<column name="ret_V_10_reg_355">3, 2, 12, 24</column>
<column name="ret_V_12_reg_389">3, 2, 8, 16</column>
<column name="ret_V_5_reg_344">3, 2, 20, 40</column>
<column name="sum_1_reg_366">3, 2, 32, 64</column>
<column name="sum_2_be_reg_423">3, 2, 32, 64</column>
<column name="sum_2_reg_400">3, 2, 32, 64</column>
<column name="sum_reg_321">3, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">60, 0, 60, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="biases6_sum_reg_1297">31, 0, 31, 0</column>
<column name="bound_reg_1259">24, 0, 24, 0</column>
<column name="gmem_addr_1_read_reg_1456">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1318">31, 0, 32, 1</column>
<column name="gmem_addr_2_read_reg_1436">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1419">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1441">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1307">32, 0, 32, 0</column>
<column name="i_op_assign_4_reg_276">8, 0, 8, 0</column>
<column name="i_op_assign_5_reg_378">4, 0, 4, 0</column>
<column name="i_op_assign_6_reg_412">4, 0, 4, 0</column>
<column name="i_op_assign_7_reg_287">15, 0, 15, 0</column>
<column name="i_op_assign_8_reg_299">15, 0, 15, 0</column>
<column name="i_op_assign_reg_333">8, 0, 8, 0</column>
<column name="ic_reg_1360">8, 0, 8, 0</column>
<column name="in_channel_V_read_reg_1091">8, 0, 8, 0</column>
<column name="indvar_flatten_next_reg_1272">24, 0, 24, 0</column>
<column name="indvar_flatten_reg_265">24, 0, 24, 0</column>
<column name="input_height_V_read_reg_1051">12, 0, 12, 0</column>
<column name="input_width_V_read_reg_1057">12, 0, 12, 0</column>
<column name="kernel_size_V_read_reg_1075">4, 0, 4, 0</column>
<column name="kh_reg_1383">4, 0, 4, 0</column>
<column name="kw_reg_1410">4, 0, 4, 0</column>
<column name="lhs_V_7_cast_reg_1365">32, 0, 33, 1</column>
<column name="next_mul1_reg_1324">18, 0, 18, 0</column>
<column name="next_mul2_reg_1347">12, 0, 12, 0</column>
<column name="next_mul3_reg_1352">20, 0, 20, 0</column>
<column name="next_mul_reg_1375">8, 0, 8, 0</column>
<column name="oh_reg_1342">15, 0, 15, 0</column>
<column name="or_cond5_reg_1415">1, 0, 1, 0</column>
<column name="out_channel_V_read_reg_1086">8, 0, 8, 0</column>
<column name="output_height_cast_c_reg_1178">23, 0, 23, 0</column>
<column name="output_height_reg_1173">16, 0, 16, 0</column>
<column name="output_width_cast_reg_1168">32, 0, 32, 0</column>
<column name="output_width_reg_1163">16, 0, 16, 0</column>
<column name="ow_reg_1332">15, 0, 15, 0</column>
<column name="padding_V_read_reg_1064">4, 0, 4, 0</column>
<column name="phi_mul1_reg_310">18, 0, 18, 0</column>
<column name="ret_V_10_reg_355">12, 0, 12, 0</column>
<column name="ret_V_11_reg_1370">24, 0, 24, 0</column>
<column name="ret_V_12_reg_389">8, 0, 8, 0</column>
<column name="ret_V_3_reg_1397">33, 0, 33, 0</column>
<column name="ret_V_4_mid2_reg_1313">24, 0, 24, 0</column>
<column name="ret_V_4_mid2_v_v_reg_1302">20, 0, 20, 0</column>
<column name="ret_V_4_mid2_v_v_v_v_reg_1282">16, 0, 16, 0</column>
<column name="ret_V_4_reg_1402">24, 0, 24, 0</column>
<column name="ret_V_5_reg_344">20, 0, 20, 0</column>
<column name="rhs_V_10_cast_reg_1249">4, 0, 16, 12</column>
<column name="rhs_V_13_cast_reg_1234">4, 0, 24, 20</column>
<column name="rhs_V_2_cast1_reg_1239">4, 0, 8, 4</column>
<column name="rhs_V_2_cast_reg_1244">4, 0, 12, 8</column>
<column name="rhs_V_3_cast_reg_1209">12, 0, 20, 8</column>
<column name="rhs_V_4_cast_reg_1214">12, 0, 32, 20</column>
<column name="rhs_V_5_cast_cast_reg_1219">12, 0, 31, 19</column>
<column name="rhs_V_8_cast_reg_1224">8, 0, 16, 8</column>
<column name="rhs_V_9_cast_reg_1229">4, 0, 20, 16</column>
<column name="stride_V_read_reg_1069">4, 0, 4, 0</column>
<column name="sum_1_reg_366">32, 0, 32, 0</column>
<column name="sum_2_be_reg_423">32, 0, 32, 0</column>
<column name="sum_2_reg_400">32, 0, 32, 0</column>
<column name="sum_3_reg_1451">32, 0, 32, 0</column>
<column name="sum_reg_321">32, 0, 32, 0</column>
<column name="tmp_11_reg_1292">19, 0, 19, 0</column>
<column name="tmp_12_cast_cast_reg_1188">4, 0, 18, 14</column>
<column name="tmp_12_cast_reg_1183">4, 0, 19, 15</column>
<column name="tmp_12_reg_1254">16, 0, 32, 16</column>
<column name="tmp_13_reg_1337">19, 0, 19, 0</column>
<column name="tmp_14_cast_reg_1193">4, 0, 19, 15</column>
<column name="tmp_15_reg_1388">1, 0, 1, 0</column>
<column name="tmp_16_reg_1392">1, 0, 1, 0</column>
<column name="tmp_18_cast_reg_1199">12, 0, 19, 7</column>
<column name="tmp_19_cast_reg_1204">12, 0, 19, 7</column>
<column name="tmp_19_reg_1446">32, 0, 32, 0</column>
<column name="tmp_1_reg_1133">15, 0, 15, 0</column>
<column name="tmp_2_reg_1138">15, 0, 15, 0</column>
<column name="tmp_3_cast_reg_1148">30, 0, 31, 1</column>
<column name="tmp_3_mid2_v_reg_1277">8, 0, 8, 0</column>
<column name="tmp_3_reg_1102">30, 0, 30, 0</column>
<column name="tmp_4_cast_reg_1153">30, 0, 31, 1</column>
<column name="tmp_4_reg_1107">30, 0, 30, 0</column>
<column name="tmp_5_reg_1264">1, 0, 1, 0</column>
<column name="tmp_6_reg_1287">23, 0, 23, 0</column>
<column name="tmp_9_cast1_reg_1158">30, 0, 33, 3</column>
<column name="tmp_9_reg_1112">30, 0, 30, 0</column>
<column name="tmp_cast1_reg_1143">30, 0, 33, 3</column>
<column name="tmp_reg_1097">30, 0, 30, 0</column>
<column name="tmp_s_reg_1461">32, 0, 32, 0</column>
<column name="weights4_sum_reg_1425">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv2D, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv2D, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv2D, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem_addr_wr_req', ../src/Conv2d/Conv2d.cpp:57">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;gmem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
