$date
	Sun Mar 23 00:53:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module module_RX_decoder_tb $end
$var wire 4 ! p [3:0] $end
$var reg 7 " e [6:0] $end
$scope module uut $end
$var wire 7 # e [6:0] $end
$var wire 4 $ p [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 $
b1110110 #
b1110110 "
b101 !
$end
#10000
b0 !
b0 $
b1100110 "
b1100110 #
#20000
