# 1 "../arch/arm64/boot/dts/mediatek/mt8768t_gta7litewifi_eur_open_00.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/mediatek/mt8768t_gta7litewifi_eur_open_00.dts" 2





/dts-v1/;
/plugin/;


# 1 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 1






# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6765-pinfunc.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6765-pinfunc.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 11 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6765-pinfunc.h" 2
# 10 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mt6765-clk.h" 1
# 11 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mmc/mt6765-msdc.h" 1
# 12 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 2


&chosen {



 atag,videolfb-fb_base_h = <0x0>;
 atag,videolfb-fb_base_l = <0x5e605000>;
 atag,videolfb-islcmfound = <1>;

 atag,videolfb-islcm_inited = <0>;
 atag,videolfb-fps= <6000>;
 atag,videolfb-vramSize= <0x017bb000>;
 atag,videolfb-lcmname= "nt35695B_fhd_dsi_cmd_auo_rt5081_drv";
};

&odm {
 led0:led@0 {
  compatible = "mediatek,red";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led1:led@1 {
  compatible = "mediatek,green";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led2:led@2 {
  compatible = "mediatek,blue";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led3:led@3 {
  compatible = "mediatek,jogball-backlight";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led4:led@4 {
  compatible = "mediatek,keyboard-backlight";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led5:led@5 {
  compatible = "mediatek,button-backlight";
  led_mode = <0>;
  data = <1>;
  pwm_config = <0 0 0 0 0>;
 };
 led6:led@6 {
  compatible = "mediatek,lcd-backlight";
  led_mode = <4>;
  data = <1>;
  pwm_config = <0 3 0 0 0>;
 };
 panel: panel@0 {
  compatible = "LCM,MTK_LCM_GPIO_CTRL";
  gpio_lcd_rst = <&pio 45 0>;
  pinctrl-names = "disp_pwm", "disp_pwm_gpio";
  pinctrl-0 = <&lcd_disp_pwm>;
  pinctrl-1 = <&lcd_disp_pwm_gpio>;
 };
 vibrator0:vibrator@0 {
  compatible = "mediatek,vibrator";
  vib_timer = <25>;
  vib_limit = <9>;
  vib_vol= <9>;
 };

 sardsi:sardsi_detect@0 {
  compatible = "mediatek,sardsi_detect";
  interrupt-parent = <&pio>;
  interrupts = <53 4>;
  qcom,gpio_irq = <&pio 53 4>;
  pinctrl-names = "sardsi_active";
  pinctrl-0 = <&dsi_active>;
 };


 grdm-dev {
  compatible = "sec,guardianm";

  clocks = <&infracfg_ao 27>;
  clock-names = "grdm-clk";

  sec,gpio_power = <&pio 159 1>;
    };

};

&pio {
 lcd_disp_pwm: lcd_disp_pwm {
  pins_cmd_dat {
   pinmux = <(((43) << 8) | 1)>;
  };
 };

 lcd_disp_pwm_gpio: lcd_disp_pwm_gpio {
  pins_cmd_dat {
   pinmux = <(((43) << 8) | 0)>;
   output-low;
  };
 };


 dsi_active: dsi_active {
  pins_cmd_dat {
   pinmux = <(((53) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
 };

};

&i2c0 {
 cap_touch@38 {
  compatible = "mediatek,cap_touch" ;
  reg = < 0x38 > ;
  status = "okay" ;
 };
};

&i2c3 {
 ext_buck_lp4@57 {
  regulator-name ="ext_buck_vdd2";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1300000>;
  vsel_pin = <0>;
 };

 ext_buck_lp4x@50 {
  regulator-name ="ext_buck_vddq";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1300000>;
  vsel_pin = <1>;
 };
 focaltech_touch@40 {
  compatible = "mediatek,focaltech_touch" ;
  reg = < 0x40 > ;
  status = "okay" ;
    };
};

&i2c6 {
 ext_buck_vgpu@55 {
  regulator-name ="ext_buck_vgpu";
  regulator-min-microvolt = <300000>;
  regulator-max-microvolt = <1300000>;
  vsel_pin = <2>;
 };

 aw87519@58 {
  compatible = "awinic,aw87519_left";
  reg = <0x58>;
  reset-gpio = <&pio 174 0>;
  status = "okay";
 };

};

&touch {
/delete-property/ compatible;
 compatible = "mediatek,touch";
 tpd-resolution = <800 1340>;

 use-tpd-button = <0>;
 tpd-key-num = <3>;
 tpd-key-local= <139 172 158 0>;
 tpd-key-dim-local = <90 883 100 40 230
     883 100 40 370 883 100 40 0 0 0 0>;
 tpd-max-touch-num = <10>;
 tpd-filter-enable = <0>;
 tpd-filter-pixel-density = <106>;
 tpd-filter-custom-prameters = <0 0 0 0 0 0 0 0 0 0 0 0>;
 tpd-filter-custom-speed = <0 0 0>;
 pinctrl-names = "default", "state_eint_as_int", "state_eint_output0",
  "state_eint_output1", "state_rst_output0", "state_rst_output1";
 pinctrl-0 = <&ctp_pins_default>;
 pinctrl-1 = <&ctp_pins_eint_as_int>;
 pinctrl-2 = <&ctp_pins_eint_output0>;
 pinctrl-3 = <&ctp_pins_eint_output1>;
 pinctrl-4 = <&ctp_pins_rst_output0>;
 pinctrl-5 = <&ctp_pins_rst_output1>;
 status = "okay";
};
&pio {
 ctp_pins_default: eint0default {
 };
 ctp_pins_eint_as_int: eint@0 {
  pins_cmd_dat {
   pinmux = <(((10) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
 ctp_pins_eint_output0: eintoutput0 {
  pins_cmd_dat {
   pinmux = <(((10) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 ctp_pins_eint_output1: eintoutput1 {
  pins_cmd_dat {
   pinmux = <(((10) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 ctp_pins_rst_output0: rstoutput0 {
  pins_cmd_dat {
   pinmux = <(((172) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 ctp_pins_rst_output1: rstoutput1 {
  pins_cmd_dat {
   pinmux = <(((172) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
};



&pio {
 consys_pins_default: consys_default {
 };
 gpslna_pins_init: gpslna@0 {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
   output-low;
  };
 };
 gpslna_pins_oh: gpslna@1 {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
 gpslna_pins_ol: gpslna@2 {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
};
&consys {
 pinctrl-names = "default", "gps_lna_state_init",
  "gps_lna_state_oh", "gps_lna_state_ol";
 pinctrl-0 = <&consys_pins_default>;
 pinctrl-1 = <&gpslna_pins_init>;
 pinctrl-2 = <&gpslna_pins_oh>;
 pinctrl-3 = <&gpslna_pins_ol>;
 status = "okay";
};



&accdet {
 accdet-mic-vol = <6>;
 headset-mode-setting = <0x500 0x500 1 0x1f0 0x800 0x800 0x20 0x44>;
 accdet-plugout-debounce = <1>;
 accdet-mic-mode = <1>;
 headset-eint-level-pol = <8>;
 headset-three-key-threshold = <0 80 220 400>;
 headset-three-key-threshold-CDD = <0 121 192 600>;
 headset-four-key-threshold = <0 58 121 192 400>;
 pinctrl-names = "default", "state_eint_as_int";
 pinctrl-0 = <&accdet_pins_default>;
 pinctrl-1 = <&accdet_pins_eint_as_int>;
 status = "okay";
};
&pio {
 accdet_pins_default: accdetdefault {
 };
 accdet_pins_eint_as_int: accdeteint@0 {
  pins_cmd_dat {
   pinmux = <(((9) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };
};
# 352 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts"
&irtx_pwm {
 pinctrl-names = "irtx_gpio_led_default", "irtx_gpio_led_set";
 pinctrl-0 = <&irtx_gpio_led_default>;
 pinctrl-1 = <&irtx_gpio_led_set>;
 status = "okay";
};
&pio {
 irtx_gpio_led_default:irtx_gpio_led_def@gpio90 {
  pins_cmd_dat {
   pinmux = <(((90) << 8) | 0)>;
   slew-rate = <1>;
   bias-disable;
   output-low;
   input-schmitt-enable = <0>;
  };
 };

 irtx_gpio_led_set:irtx_gpio_led_set@gpio90 {
  pins_cmd_dat {
   pinmux = <(((90) << 8) | 2)>;
   slew-rate = <1>;
   output-high;
  };
 };
};



&audgpio {
 pinctrl-names = "aud_clk_mosi_off",
   "aud_clk_mosi_on",
   "aud_clk_miso_off",
   "aud_clk_miso_on",
   "aud_dat_mosi_off",
   "aud_dat_mosi_on",
   "aud_dat_miso_off",
   "aud_dat_miso_on",
   "aud_smartpa_off",
   "aud_smartpa_on";
 pinctrl-0 = <&aud_clk_mosi_off>;
 pinctrl-1 = <&aud_clk_mosi_on>;
 pinctrl-2 = <&aud_clk_miso_off>;
 pinctrl-3 = <&aud_clk_miso_on>;
 pinctrl-4 = <&aud_dat_mosi_off>;
 pinctrl-5 = <&aud_dat_mosi_on>;
 pinctrl-6 = <&aud_dat_miso_off>;
 pinctrl-7 = <&aud_dat_miso_on>;
 pinctrl-8 = <&aud_pins_smartpa_off>;
 pinctrl-9 = <&aud_pins_smartpa_on>;
 status = "okay";
};

&pio {
 aud_clk_mosi_off: aud_clk_mosi_off {
  pins_cmd0_dat {
   pinmux = <(((136) << 8) | 0)>;
  };
 };

 aud_clk_mosi_on: aud_clk_mosi_on {
  pins_cmd0_dat {
   pinmux = <(((136) << 8) | 1)>;
  };
 };

 aud_clk_miso_off: aud_clk_miso_off {
  pins_cmd0_dat {
   pinmux = <(((140) << 8) | 0)>;
  };
 };

 aud_clk_miso_on: aud_clk_miso_on {
  pins_cmd0_dat {
   pinmux = <(((140) << 8) | 1)>;
  };
 };

 aud_dat_mosi_off: aud_dat_mosi_off {
  pins_cmd1_dat {
   pinmux = <(((138) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((139) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
 };

 aud_dat_mosi_on: aud_dat_mosi_on {
  pins_cmd1_dat {
   pinmux = <(((138) << 8) | 1)>;
  };
  pins_cmd2_dat {
   pinmux = <(((139) << 8) | 1)>;
  };
 };

 aud_dat_miso_off: aud_dat_miso_off {
  pins_cmd1_dat {
   pinmux = <(((142) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((143) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
 };

 aud_dat_miso_on: aud_dat_miso_on {
  pins_cmd1_dat {
   pinmux = <(((142) << 8) | 1)>;
  };
  pins_cmd2_dat {
   pinmux = <(((143) << 8) | 1)>;
  };
 };

 aud_pins_smartpa_off: aud_pins_smartpa_off {
  pins_cmd0_dat {
   pinmux = <(((17) << 8) | 0)>;
  };
  pins_cmd1_dat {
   pinmux = <(((18) << 8) | 0)>;
  };
  pins_cmd2_dat {
   pinmux = <(((19) << 8) | 0)>;
  };
  pins_cmd3_dat {
   pinmux = <(((20) << 8) | 0)>;
  };
 };

 aud_pins_smartpa_on: aud_pins_smartpa_on {
  pins_cmd0_dat {
   pinmux = <(((17) << 8) | 6)>;
  };
  pins_cmd1_dat {
   pinmux = <(((18) << 8) | 6)>;
  };
  pins_cmd2_dat {
   pinmux = <(((19) << 8) | 6)>;
  };
  pins_cmd3_dat {
   pinmux = <(((20) << 8) | 6)>;
  };
 };
};


&keypad {
 pinctrl-names = "default";
 pinctrl-0 = <&kpd_pins_default>;
};

&pio {
 kpd_pins_default: kpdgpiodefault {
  pins_cmd_dat {
   pinmux = <(((93) << 8) | 1)>;
   bias-pull-up = <102>;
   output-low;
   input-schmitt-enable;
  };
 };
};


&odm {
 flashlights_sywt78: flashlights_sywt78 {
  compatible = "mediatek,flashlights_sywt78";
  pinctrl-names = "default",
    "flash_low",
    "flash_high",
    "torch_low",
    "torch_high";

  pinctrl-0 = <&flash_default>;
  pinctrl-1 = <&flash_en_pin0>;
  pinctrl-2 = <&flash_en_pin1>;
  pinctrl-3 = <&torch_en_pin0>;
  pinctrl-4 = <&torch_en_pin1>;

  status = "okay";
 };
};

&pio {
 flash_default: flash_default {
 };

 flash_en_pin0: flash_en_pin0 {
  pins_cmd_dat {
   pinmux = <(((175) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 flash_en_pin1: flash_en_pin1 {
  pins_cmd_dat {
   pinmux = <(((175) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 torch_en_pin0: torch_en_pin0 {
  pins_cmd_dat {
   pinmux = <(((176) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 torch_en_pin1: torch_en_pin1 {
  pins_cmd_dat {
   pinmux = <(((176) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };
};






# 1 "../arch/arm64/boot/dts/mediatek/ot8/cust.dtsi" 1
# 12 "../arch/arm64/boot/dts/mediatek/ot8/cust.dtsi"
&auxadc {
 adc_channel@ {
  compatible = "mediatek,adc_channel";
  mediatek,temperature0 = <0>;
  mediatek,temperature1 = <1>;
  mediatek,adc_fdd_rf_params_dynamic_custom_ch = <2>;
  status = "okay";
 };
};
&md_auxadc {
 io-channels = <&auxadc 2>;
};






&pmic_clock_buffer_ctrl {
 mediatek,clkbuf-quantity = <7>;
 mediatek,clkbuf-config = <2 1 1 2 0 0 0>;
 mediatek,clkbuf-driving-current = <1 1 1 1 1 1 1>;
 status = "okay";
};






&i2c0 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-push-pull;
 cap_touch_mtk:cap_touch@48 {
  compatible = "mediatek,cap_touch";
  reg = <0x48>;
  status = "okay";
 };

};

&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
};

&i2c2 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 camera_main_mtk:camera_main@1a {
  compatible = "mediatek,camera_main";
  reg = <0x1a>;
  status = "okay";
 };

 camera_main_eeprom_mtk:camera_main_eeprom@50 {
  compatible = "mediatek,camera_main_eeprom";
  reg = <0x50>;
  status = "okay";
 };

 camera_main_af_mtk:camera_main_af@0c {
  compatible = "mediatek,camera_main_af";
  reg = <0x0c>;
  status = "okay";
 };

 ccu_sensor_i2c_2_hw_mtk:ccu_sensor_i2c_2_hw@10 {
  compatible = "mediatek,ccu_sensor_i2c_2_hw";
  reg = <0x10>;
  status = "okay";
 };

};

&i2c3 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 speaker_amp_mtk:speaker_amp@34 {
  compatible = "mediatek,speaker_amp";
  reg = <0x34>;
  status = "okay";
 };

 slave_charger_mtk:slave_charger@4b {
  compatible = "mediatek,slave_charger";
  reg = <0x4b>;
  status = "okay";
 };

 nfc_mtk:nfc@08 {
  compatible = "mediatek,nfc";
  reg = <0x08>;
  status = "okay";
 };

 ext_buck_lp4_mtk:ext_buck_lp4@57 {
  compatible = "mediatek,ext_buck_lp4";
  reg = <0x57>;
  status = "okay";
 };

 ext_buck_lp4x_mtk:ext_buck_lp4x@50 {
  compatible = "mediatek,ext_buck_lp4x";
  reg = <0x50>;
  status = "okay";
 };

};

&i2c4 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
 camera_sub_mtk:camera_sub@2d {
  compatible = "mediatek,camera_sub";
  reg = <0x2d>;
  status = "okay";
 };

 camera_sub_eeprom_mtk:camera_sub_eeprom@52 {
  compatible = "mediatek,camera_sub_eeprom";
  reg = <0x52>;
  status = "okay";
 };

 ccu_sensor_i2c_4_hw_mtk:ccu_sensor_i2c_4_hw@11 {
  compatible = "mediatek,ccu_sensor_i2c_4_hw";
  reg = <0x11>;
  status = "okay";
 };

};

&i2c5 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <3400000>;
 mediatek,use-push-pull;
 subpmic_pmu_mtk:subpmic_pmu@34 {
  compatible = "mediatek,subpmic_pmu";
  reg = <0x34>;
  status = "okay";
 };

 usb_type_c_mtk:usb_type_c@4e {
  compatible = "mediatek,usb_type_c";
  reg = <0x4e>;
  status = "okay";
 };

};

&i2c6 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-push-pull;
 camera_main_two_mtk:camera_main_two@2d {
  compatible = "mediatek,camera_main_two";
  reg = <0x2d>;
  status = "okay";
 };

 camera_main_two_eeprom_mtk:camera_main_two_eeprom@50 {
  compatible = "mediatek,camera_main_two_eeprom";
  reg = <0x50>;
  status = "okay";
 };

 camera_main_two_af_mtk:camera_main_two_af@0c {
  compatible = "mediatek,camera_main_two_af";
  reg = <0x0c>;
  status = "okay";
 };

 ext_buck_vgpu_mtk:ext_buck_vgpu@55 {
  compatible = "mediatek,ext_buck_vgpu";
  reg = <0x55>;
  status = "okay";
 };

};

&i2c7 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
};

&i2c8 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
};

&i2c9 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <400000>;
 mediatek,use-open-drain;
};







&gpio_usage_mapping {
 GPIO_SIM2_SIO = <&pio 35 0>;
 GPIO_SIM2_SRST = <&pio 36 0>;
 GPIO_SIM2_SCLK = <&pio 37 0>;
 GPIO_SIM1_SCLK = <&pio 38 0>;
 GPIO_SIM1_SRST = <&pio 39 0>;
 GPIO_SIM1_SIO = <&pio 40 0>;
 GPIO_SIM2_HOT_PLUG = <&pio 46 0>;
 GPIO_SIM1_HOT_PLUG = <&pio 47 0>;
 GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <&pio 163 0>;
 GPIO_FDD_BAND_SUPPORT_DETECT_2ND_PIN = <&pio 164 0>;
 GPIO_FDD_BAND_SUPPORT_DETECT_3RD_PIN = <&pio 165 0>;
 GPIO_FDD_BAND_SUPPORT_DETECT_4TH_PIN = <&pio 173 0>;
};

&gpio{
 gpio_init_default = <0 0 1 0 1 1 1>,
  <1 0 0 0 1 1 1>,
  <2 0 0 0 0 0 1>,
  <3 0 0 0 1 1 0>,
  <4 0 1 0 1 1 0>,
  <5 5 1 0 0 0 0>,
  <6 0 0 0 1 1 0>,
  <7 0 0 0 1 1 0>,
  <8 7 0 0 1 1 0>,
  <9 0 0 0 1 1 0>,
  <10 0 0 0 1 1 0>,
  <11 0 0 0 1 1 0>,
  <12 0 0 0 1 1 0>,
  <13 3 0 0 1 0 0>,
  <14 3 1 0 0 0 0>,
  <15 3 1 0 0 0 0>,
  <16 3 1 0 0 0 0>,
  <17 6 0 0 1 0 0>,
  <18 6 1 0 0 0 0>,
  <19 6 1 0 0 0 0>,
  <20 6 1 0 0 0 0>,
  <21 3 0 0 1 1 0>,
  <22 3 0 0 1 0 0>,
  <23 0 0 0 1 1 0>,
  <24 3 0 0 1 0 0>,
  <25 1 0 0 1 0 0>,
  <26 1 1 0 0 0 0>,
  <27 1 1 0 0 0 0>,
  <28 1 1 0 0 0 0>,
  <29 1 1 0 0 0 1>,
  <30 1 0 0 1 1 1>,
  <31 1 0 0 1 1 1>,
  <32 1 0 0 1 1 1>,
  <33 1 0 0 1 1 1>,
  <34 1 0 0 1 1 1>,
  <35 1 0 0 1 1 0>,
  <36 1 1 0 0 0 0>,
  <37 1 1 0 0 0 0>,
  <38 1 1 0 0 0 0>,
  <39 1 1 0 0 0 0>,
  <40 1 0 0 1 1 0>,
  <41 0 0 0 1 1 0>,
  <42 0 0 0 1 0 0>,
  <43 1 1 0 0 0 0>,
  <44 1 0 0 1 0 0>,
  <45 1 1 0 0 0 0>,
  <46 1 0 0 1 1 0>,
  <47 1 0 0 1 1 0>,
  <48 1 0 0 1 1 1>,
  <49 1 0 0 1 1 1>,
  <50 1 0 0 1 1 1>,
  <51 1 0 0 1 1 1>,
  <52 1 1 0 1 0 0>,
  <53 0 0 0 1 0 0>,
  <54 1 1 0 1 0 0>,
  <55 1 1 0 1 0 0>,
  <56 1 1 0 1 0 0>,
  <57 1 1 0 1 0 0>,
  <58 0 0 0 1 0 0>,
  <59 1 0 0 1 0 0>,
  <60 1 0 0 1 0 0>,
  <61 1 0 0 1 0 0>,
  <62 1 0 0 1 0 0>,
  <63 1 0 0 1 0 0>,
  <64 1 0 0 1 0 0>,
  <65 1 0 0 1 0 0>,
  <66 1 0 0 1 0 0>,
  <67 1 0 0 1 0 0>,
  <68 1 0 0 1 0 0>,
  <69 1 1 0 1 0 0>,
  <70 1 1 0 1 0 0>,
  <71 1 1 0 1 0 0>,
  <72 1 1 0 1 0 0>,
  <73 1 1 0 1 0 0>,
  <74 1 1 0 1 0 0>,
  <75 1 1 0 1 0 0>,
  <76 1 1 0 1 0 0>,
  <77 1 1 0 1 0 0>,
  <78 1 1 0 1 0 0>,
  <79 1 0 0 1 0 0>,
  <80 1 0 0 1 0 0>,
  <81 1 0 0 1 1 1>,
  <82 1 0 0 1 1 1>,
  <83 1 0 0 1 1 1>,
  <84 1 0 0 1 1 1>,
  <85 1 1 0 1 0 0>,
  <86 1 1 0 1 0 0>,
  <87 0 1 1 0 0 0>,
  <88 0 1 0 1 0 0>,
  <89 1 0 0 1 0 0>,
  <90 2 1 0 0 0 0>,
  <91 0 1 0 1 0 0>,
  <92 1 1 0 0 0 0>,
  <93 1 0 0 1 1 0>,
  <94 1 0 0 1 1 0>,
  <95 1 0 0 1 1 0>,
  <96 1 1 0 0 0 0>,
  <97 0 1 0 0 0 0>,
  <98 0 1 0 0 0 0>,
  <99 1 1 0 0 0 0>,
  <100 1 1 0 0 0 0>,
  <101 0 1 1 0 0 0>,
  <102 0 1 1 0 0 0>,
  <103 1 0 0 1 1 1>,
  <104 1 0 0 1 1 1>,
  <105 1 0 0 1 1 1>,
  <106 1 0 0 1 1 1>,
  <107 0 0 0 0 0 0>,
  <108 0 1 0 0 0 0>,
  <109 2 0 0 1 1 0>,
  <110 0 0 0 1 0 0>,
  <111 0 0 0 1 0 0>,
  <112 0 0 0 1 0 0>,
  <113 0 0 0 1 0 0>,
  <114 0 0 0 1 0 0>,
  <115 0 0 0 1 0 0>,
  <116 0 0 0 1 0 0>,
  <117 0 0 0 1 0 0>,
  <118 0 0 0 1 0 0>,
  <119 0 0 0 1 0 0>,
  <120 0 0 0 1 0 0>,
  <121 0 0 0 1 0 0>,
  <122 1 0 0 1 1 1>,
  <123 1 0 0 1 1 1>,
  <124 1 1 0 0 0 1>,
  <125 1 0 0 1 1 1>,
  <126 1 0 0 1 1 1>,
  <127 1 0 0 1 1 1>,
  <128 1 0 0 1 1 1>,
  <129 1 0 0 1 1 1>,
  <130 1 0 0 1 1 1>,
  <131 1 0 0 1 0 1>,
  <132 1 0 0 1 1 1>,
  <133 1 1 1 0 0 1>,
  <134 1 0 0 1 0 1>,
  <135 1 1 0 0 0 0>,
  <136 1 1 0 0 0 0>,
  <137 1 1 0 0 0 0>,
  <138 1 1 0 0 0 0>,
  <139 1 1 0 0 0 0>,
  <140 1 0 0 1 0 0>,
  <141 1 0 0 1 0 0>,
  <142 1 0 0 1 0 0>,
  <143 1 0 0 1 0 0>,
  <144 1 0 0 1 0 0>,
  <145 1 1 1 0 0 0>,
  <146 1 0 0 1 0 0>,
  <147 1 1 0 0 0 0>,
  <148 1 1 0 0 0 0>,
  <149 1 1 0 0 0 0>,
  <150 6 0 0 1 1 0>,
  <151 6 1 0 0 0 0>,
  <152 5 0 0 1 1 0>,
  <153 5 1 0 0 0 0>,
  <154 0 1 0 1 1 0>,
  <155 1 0 0 0 0 0>,
  <156 1 1 0 0 0 0>,
  <157 1 1 0 0 0 0>,
  <158 1 1 0 0 0 0>,
  <159 0 1 0 0 0 0>,
  <160 0 1 0 0 0 0>,
  <161 1 0 0 1 1 1>,
  <162 1 0 0 1 1 1>,
  <163 0 0 0 1 0 0>,
  <164 0 0 0 1 0 0>,
  <165 0 0 0 1 0 0>,
  <166 0 0 0 1 0 0>,
  <167 0 0 0 1 0 0>,
  <168 0 0 0 1 0 0>,
  <169 0 0 0 1 1 0>,
  <170 0 0 0 1 1 0>,
  <171 0 0 0 1 0 0>,
  <172 0 1 0 1 0 0>,
  <173 0 0 0 1 0 0>,
  <174 0 0 0 1 0 0>,
  <175 0 1 0 0 0 0>,
  <176 0 1 0 0 0 0>,
  <177 0 1 0 0 0 0>,
  <178 0 1 0 0 0 0>,
  <179 0 0 0 1 0 0>;
};
# 438 "../arch/arm64/boot/dts/mediatek/ot8/cust.dtsi"
&msdc1_ins {
 interrupt-parent = <&pio>;
 interrupts = <1 2 1 0>;
 status = "okay";
};

&smart_pa {
 interrupt-parent = <&pio>;
 interrupts = <7 8 7 0>;
 status = "okay";
};

&accdet {
 interrupt-parent = <&pio>;
 interrupts = <9 8 9 0>;
 deb-gpios = <&pio 9 0>;
 debounce = <256000>;
 status = "okay";
};

&touch {
 interrupt-parent = <&pio>;
 interrupts = <10 2 10 0>;
 status = "okay";
};

&subpmic_pmu_eint {
 interrupt-parent = <&pio>;
 interrupts = <11 2 11 0>;
 status = "okay";
};

&rt9465_slave_chr {
 interrupt-parent = <&pio>;
 interrupts = <23 8 23 0>;
 status = "okay";
};

&tcpc_pd {
 interrupt-parent = <&pio>;
 interrupts = <41 2 41 0>;
 status = "okay";
};

&dsi_te {
 interrupt-parent = <&pio>;
 interrupts = <44 1 44 1>;
 status = "okay";
};

&main_pmic {
 interrupt-parent = <&pio>;
 interrupts = <144 4 144 1>;
 status = "okay";
};







&md1_sim1_hot_plug_eint {
 compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
 interrupts = <0 8>;
 debounce = <0 10000>;
 dedicated = <0 0>;
 src_pin = <0 1>;
 sockettype = <0 0>;
 status = "okay";
};

&md1_sim2_hot_plug_eint {
 compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
 interrupts = <1 8>;
 debounce = <1 10000>;
 dedicated = <1 0>;
 src_pin = <1 2>;
 sockettype = <1 0>;
 status = "okay";
};







&mt_pmic_vcama_ldo_reg {
 regulator-name = "vcama";
 regulator-default-on = <1>;
 status = "okay";
};
&mt_pmic_vsim1_ldo_reg {
 regulator-name = "vsim1";
 regulator-default-on = <1>;
 status = "okay";
};
&mt_pmic_vsim2_ldo_reg {
 regulator-name = "vsim2";
 regulator-default-on = <1>;
 status = "okay";
};
&mt_pmic_vcamd_ldo_reg {
 regulator-name = "vcamd";
 regulator-default-on = <1>;
 status = "okay";
};
&mt_pmic_vcamio_ldo_reg {
 regulator-name = "vcamio";
 regulator-default-on = <1>;
 status = "okay";
};
&mt_pmic_vldo28_ldo_reg {
 regulator-name = "vldo28";
 regulator-default-on = <1>;
 status = "okay";
};

&kd_camera_hw1 {
 vcama-supply = <&mt_pmic_vcama_ldo_reg>;
 vcama_sub-supply = <&mt_pmic_vcama_ldo_reg>;
 vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;
 vcamd_sub-supply = <&mt_pmic_vcamd_ldo_reg>;
 vcamio-supply = <&mt_pmic_vcamio_ldo_reg>;
 vcamio_sub-supply = <&mt_pmic_vcamio_ldo_reg>;
 vcamio_main2-supply = <&mt_pmic_vcamio_ldo_reg>;
 status = "okay";
};

&touch {
 vtouch-supply = <&mt_pmic_vldo28_ldo_reg>;
 status = "okay";
};
# 584 "../arch/arm64/boot/dts/mediatek/ot8/cust.dtsi"
&keypad {
 mediatek,kpd-key-debounce = <1024>;
 mediatek,kpd-sw-pwrkey = <116>;
 mediatek,kpd-hw-pwrkey = <8>;
 mediatek,kpd-sw-rstkey = <114>;
 mediatek,kpd-hw-rstkey = <17>;
 mediatek,kpd-use-extend-type = <0>;

 mediatek,kpd-hw-map-num = <72>;
 mediatek,kpd-hw-init-map = <0 115 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 >;
 mediatek,kpd-pwrkey-eint-gpio = <0>;
 mediatek,kpd-pwkey-gpio-din = <0>;
 mediatek,kpd-hw-dl-key0 = <1>;
 mediatek,kpd-hw-dl-key1 = <17>;
 mediatek,kpd-hw-dl-key2 = <8>;
 mediatek,kpd-hw-recovery-key = <1>;
 mediatek,kpd-hw-factory-key = <17>;
 status = "okay";
};
# 587 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/cust_mt8768_camera.dtsi" 1







&pio {
 camera_pins_default: camdefault {
 };

 camera_pins_cam0_mclk_on: camera_pins_cam0_mclk_on {
  pins_cmd_dat {
   pinmux = <(((99) << 8) | 1)>;
  };
 };

 camera_pins_cam0_mclk_off: camera_pins_cam0_mclk_off {
  pins_cmd_dat {
   pinmux = <(((99) << 8) | 0)>;
  };
 };

 camera_pins_cam1_mclk_on: camera_pins_cam1_mclk_on {
  pins_cmd_dat {
   pinmux = <(((100) << 8) | 1)>;
  };
 };

 camera_pins_cam1_mclk_off: camera_pins_cam1_mclk_off {
  pins_cmd_dat {
   pinmux = <(((100) << 8) | 0)>;
  };
 };
        camera_pins_cam0_rst0: cam0@0 {
  pins_cmd_dat {
   pinmux = <(((101) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
 camera_pins_cam0_rst1: cam0@1 {
  pins_cmd_dat {
   pinmux = <(((101) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 camera_pins_cam1_rst0: cam1@0 {
  pins_cmd_dat {
   pinmux = <(((102) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 camera_pins_cam1_rst1: cam1@1 {
  pins_cmd_dat {
   pinmux = <(((102) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };


 camera_pins_cam0_pnd0: cam0@2 {
  pins_cmd_dat {
   pinmux = <(((108) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 camera_pins_cam0_pnd1: cam0@3 {
  pins_cmd_dat {
   pinmux = <(((108) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 camera_pins_cam1_pnd0: cam1@2 {
  pins_cmd_dat {
   pinmux = <(((108) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 camera_pins_cam1_pnd1: cam1@3 {
  pins_cmd_dat {
   pinmux = <(((108) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

};

&kd_camera_hw1 {
 pinctrl-names = "default",
   "cam0_rst0",
   "cam0_rst1",
   "cam1_rst0",
   "cam1_rst1",
   "cam0_mclk_on",
   "cam0_mclk_off",
   "cam1_mclk_on",
   "cam1_mclk_off",
   "cam0_pnd0",
   "cam0_pnd1",
   "cam1_pnd0",
   "cam1_pnd1";
 cd-gpios=<&pio 107 0>;
 pinctrl-0 = <&camera_pins_default>;
 pinctrl-1 = <&camera_pins_cam0_rst0>;
 pinctrl-2 = <&camera_pins_cam0_rst1>;
 pinctrl-3 = <&camera_pins_cam1_rst0>;
 pinctrl-4 = <&camera_pins_cam1_rst1>;
 pinctrl-5 = <&camera_pins_cam0_mclk_on>;
 pinctrl-6 = <&camera_pins_cam0_mclk_off>;
 pinctrl-7 = <&camera_pins_cam1_mclk_on>;
 pinctrl-8 = <&camera_pins_cam1_mclk_off>;
 pinctrl-9 = <&camera_pins_cam0_pnd0>;
 pinctrl-10 = <&camera_pins_cam0_pnd1>;
 pinctrl-11 = <&camera_pins_cam1_pnd0>;
 pinctrl-12 = <&camera_pins_cam1_pnd1>;

 cam0_vcama-supply = <&mt_pmic_vcama_ldo_reg>;
 cam1_vcama-supply = <&mt_pmic_vcama_ldo_reg>;
 cam0_vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;
 cam1_vcamd-supply = <&mt_pmic_vcamd_ldo_reg>;
 cam0_vcamio-supply = <&mt_pmic_vcamio_ldo_reg>;
 cam1_vcamio-supply = <&mt_pmic_vcamio_ldo_reg>;
 cam0_vcamaf-supply = <&mt_pmic_vldo28_ldo_reg>;

        cam0_enable_sensor = "hi846_sjc_mipi_raw gc8054_hlt_mipi_raw hi846_txd_mipi_raw gc8054_cxt_mipi_raw sc800cs_ly_mipi_raw s5k4h7_hlt_mipi_raw";

 cam1_enable_sensor = "gc02m1_sjc_mipi_raw gc02m1sub_cxt_mipi_raw ov02b10_jk_mipi_raw";
 status = "okay";
};
# 588 "../arch/arm64/boot/dts/mediatek/../mediatek/ot8.dts" 2

&msdc1 {
 cd_level = /bits/ 8 <(1)>;
};


&mt6370_chg {
 bc12_sel = <1>;
};


&mt6370_pmu {
 mt6370,intr_gpio_num = <11>;
 mt6370,intr_gpio = <&pio 11 0x0>;
};

&mt6370_typec {
 mt6370pd,intr_gpio_num = <41>;
 mt6370pd,intr_gpio = <&pio 41 0x0>;
};
# 10 "../arch/arm64/boot/dts/mediatek/mt8768t_gta7litewifi_eur_open_00.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt8768t-gta7lite_common.dtsi" 1






/ {
 fragment@model {
  target-path = "/";
  __overlay__ {
   usb_notifier {
    compatible = "samsung,usb-notifier";
   };
  };
 };
};
# 11 "../arch/arm64/boot/dts/mediatek/mt8768t_gta7litewifi_eur_open_00.dts" 2


/ {
 compatible = "Samsung,Tab-A7-Lite WiFi EUR OPEN 00", "Mediatek,MT8768T";
 dtbo-hw_rev = <0x0>;
 dtbo-hw_rev_end = <0x20>;
};
