V 51
K 14050350590 ml555_pcie
Y 0
D 0 0 2200 1700
Z 2
i 1009
N 999
J 1740 1145 2
J 1600 1145 1
S 2 1
L 1610 1145 10 0 3 0 1 0 EXT_SEN
N 1000
J 1600 1135 1
J 1740 1135 2
S 1 2
L 1610 1135 10 0 3 0 1 0 EXT_SDATA
N 1001
J 1600 1125 1
J 1740 1125 2
S 1 2
L 1610 1125 10 0 3 0 1 0 EXT_SCLK
N 1002
J 1600 1115 1
J 1740 1115 2
S 1 2
L 1610 1115 10 0 3 0 1 0 EXT_RESET
N 995
J 1740 1040 2
J 1700 1070 2
J 1700 1040 3
S 3 1
S 3 2
N 997
J 1740 1030 2
J 1700 990 2
J 1700 1030 3
S 3 1
S 2 3
I 996 ML555_Production_REV01:VCC5 1 1690 1070 0 1 '
|R 18:53_8-1-04
C 995 2 2 0
I 998 ML555_Production_REV01:GND 1 1690 970 0 1 '
|R 20:19_12-11-03
C 997 2 1 0
N 982
J 1790 1465 2
J 2030 1275 1
J 1790 1275 5
J 1580 1275 2
S 3 1
S 3 2
L 1885 1275 10 0 3 0 1 0 USER_SW3_AF14
S 4 3
N 983
J 2030 1345 1
J 1700 1465 2
J 1700 1345 5
J 1580 1345 2
S 3 1
L 1885 1345 10 0 3 0 1 0 USER_SW2_AF20
S 3 2
S 4 3
N 984
J 2030 1415 1
J 1610 1465 2
J 1610 1415 5
J 1580 1415 2
S 3 1
L 1885 1415 10 0 3 0 1 0 USER_SW1_AF21
S 3 2
S 4 3
N 985
J 1490 1275 2
J 1490 1415 2
J 1430 1415 3
J 1490 1345 2
J 1430 1345 5
J 1430 1275 5
J 1430 1245 2
S 6 1
S 3 2
S 5 3
S 5 4
S 6 5
S 7 6
N 986
J 1610 1535 2
J 1700 1535 2
J 1790 1535 2
J 1790 1565 3
J 1700 1565 5
J 1610 1565 5
J 1610 1595 2
S 1 6
S 2 5
S 3 4
S 5 4
S 6 5
S 6 7
I 987 ML555_Production_REV01:SW-PBUTTON 1 1490 1255 0 1 '
|R 19:36_10-31-03
A 1520 1295 10 0 3 3 REFDES=SW3
C 982 4 1 0
A 1560 1275 10 0 3 3 #=1
C 985 1 6 0
A 1495 1275 10 0 3 3 #=2
I 988 ML555_Production_REV01:SW-PBUTTON 1 1490 1325 0 1 '
|R 19:36_10-31-03
A 1520 1365 10 0 3 3 REFDES=SW2
C 983 4 1 0
A 1560 1345 10 0 3 3 #=1
C 985 4 6 0
A 1495 1345 10 0 3 3 #=2
I 989 ML555_Production_REV01:VCC2V5 1 1600 1595 0 1 '
C 986 7 2 0
I 990 ML555_Production_REV01:SW-PBUTTON 1 1490 1395 0 1 '
|R 19:36_10-31-03
A 1520 1435 10 0 3 3 REFDES=SW1
C 984 4 1 0
A 1560 1415 10 0 3 3 #=1
C 985 2 6 0
A 1495 1415 10 0 3 3 #=2
I 994 ML555_Production_REV01:GND 1 1420 1225 0 1 '
|R 20:19_12-11-03
C 985 7 1 0
N 922
J 860 1305 1
J 620 1305 2
S 2 1
L 670 1305 10 0 3 0 1 0 USB_TX
N 923
J 860 1335 1
J 620 1335 2
S 2 1
L 670 1335 10 0 3 0 1 0 USB_CTS_B
N 924
J 860 1355 1
J 620 1355 2
S 2 1
L 670 1355 10 0 3 0 1 0 USB_DSR_B
N 925
J 860 1345 1
J 620 1345 2
S 2 1
L 670 1345 10 0 3 0 1 0 USB_RX
N 926
J 860 1325 1
J 620 1325 2
S 2 1
L 670 1325 10 0 3 0 1 0 USB_SUSPEND_B
N 927
J 860 1315 1
J 620 1315 2
S 2 1
L 670 1315 10 0 3 0 1 0 USB_DTR_B
N 928
J 860 1295 1
J 620 1295 2
S 2 1
L 670 1295 10 0 3 0 1 0 USB_RTS_B
N 929
J 860 1365 1
J 620 1365 2
S 2 1
L 670 1365 10 0 3 0 1 0 USB_RST_B
N 930
J 620 1055 2
J 670 1055 3
J 620 1065 2
J 670 1065 5
J 670 1105 2
S 1 2
S 2 4
S 3 4
S 4 5
I 931 ML555_Production_REV01:VCC2V5 1 660 1105 0 1 '
C 930 5 2 0
I 932 ML555_Production_REV01:5VLX50TFF1136_1_POWER 1 220 945 0 1 '
A 220 935 10 0 3 3 REFDES=U10
C 930 3 2 0
A 575 1065 10 0 3 3 #=G14
C 930 1 1 0
A 575 1055 10 0 3 3 #=D13
I 933 ML555_Production_REV01:5VLX50TFF1136_1 1 220 1195 0 1 '
A 220 1185 10 0 3 3 REFDES=U10
C 919 2 20 0
A 575 1485 10 0 3 3 #=K12
C 935 2 19 0
A 575 1475 10 0 3 3 #=K13
C 936 1 18 0
A 575 1465 10 0 3 3 #=H23
C 937 1 17 0
A 575 1455 10 0 3 3 #=G23
C 920 2 16 0
A 575 1445 10 0 3 3 #=H12
C 921 2 15 0
A 575 1435 10 0 3 3 #=J12
C 939 1 14 0
A 575 1425 10 0 3 3 #=K22
C 938 1 13 0
A 575 1415 10 0 3 3 #=K23
C 960 2 12 0
A 575 1405 10 0 3 3 #=K14
C 961 1 11 0
A 575 1395 10 0 3 3 #=L14
C 962 1 10 0
A 575 1385 10 0 3 3 #=H22
C 963 1 9 0
A 575 1375 10 0 3 3 #=G22
C 929 2 8 0
A 575 1365 10 0 3 3 #=J15
C 924 2 7 0
A 575 1355 10 0 3 3 #=K16
C 925 2 6 0
A 575 1345 10 0 3 3 #=K21
C 923 2 5 0
A 575 1335 10 0 3 3 #=J22
C 926 2 4 0
A 575 1325 10 0 3 3 #=L16
C 927 2 3 0
A 575 1315 10 0 3 3 #=L15
C 922 2 2 0
A 575 1305 10 0 3 3 #=L20
C 928 2 1 0
A 575 1295 10 0 3 3 #=L21
N 648
J 620 425 2
J 670 455 2
J 670 425 5
J 670 415 3
J 620 415 2
S 1 3
S 3 2
S 4 3
S 5 4
I 649 ML555_Production_REV01:VCC2V5 1 660 455 0 1 '
C 648 2 2 0
I 304 ML555_Production_REV01:CSHEET 1 0 0 0 1 '
|R 15:48_8-9-04
A 1827 128 28 0 6 0 @NAME=ML555_PCIE
A 1332 54 10 0 3 3 AUTHOR=DAVID NAYLOR
A 1652 52 10 0 3 3 @SHEET=15
A 1872 52 15 0 3 3 @DATETIME=9-24-2006_11:34
A 1702 52 10 0 3 3 @SHEETTOTAL=37
I 702 ML555_Production_REV01:R0402 1 1660 625 0 1 '
|R 17:16_9-9-04
A 1680 635 10 0 2 3 VALUE=15R
A 1690 655 10 0 5 3 REFDES=R33
C 681 2 2 0
A 1720 646 10 0 3 3 #=2
C 704 5 1 0
A 1674 646 10 0 9 3 #=1
N 681
J 1890 645 1
J 1730 645 2
S 2 1
L 1760 645 10 0 3 0 1 0 PCIE_PERST_B
N 837
J 1590 785 2
J 1590 755 2
S 2 1
N 838
J 1610 525 2
J 1610 545 2
S 1 2
I 845 ML555_Production_REV01:VCC2V5 1 1580 785 0 1 '
C 837 1 2 0
I 650 ML555_Production_REV01:5VLX50TFF1136_2_POWER 1 220 305 0 1 '
A 220 295 10 0 3 3 REFDES=U10
C 648 1 2 0
A 575 425 10 0 3 3 #=AH21
C 648 5 1 0
A 575 415 10 0 3 3 #=AM19
I 651 ML555_Production_REV01:5VLX50TFF1136_2 1 220 465 0 1 '
A 220 455 10 0 3 3 REFDES=U10
C 861 6 20 0
A 575 755 10 0 3 3 #=AD19
C 861 5 19 0
A 575 745 10 0 3 3 #=AE19
C 861 4 18 0
A 575 735 10 0 3 3 #=AE17
C 861 10 17 0
A 575 725 10 0 3 3 #=AF16
C 861 12 16 0
A 575 715 10 0 3 3 #=AD20
C 861 3 15 0
A 575 705 10 0 3 3 #=AE21
C 861 16 14 0
A 575 695 10 0 3 3 #=AE16
C 861 1 13 0
A 575 685 10 0 3 3 #=AF15
C 957 1 12 0
A 575 675 10 0 3 3 #=AF21
C 956 1 11 0
A 575 665 10 0 3 3 #=AF20
C 955 2 10 0
A 575 655 10 0 3 3 #=AF14
C 704 6 9 0
A 575 645 10 0 3 3 #=AE14
C 947 2 8 0
A 575 635 10 0 3 3 #=AE23
C 946 2 7 0
A 575 625 10 0 3 3 #=AE22
C 953 1 6 0
A 575 615 10 0 3 3 #=AG12
C 952 1 5 0
A 575 605 10 0 3 3 #=AF13
C 949 2 4 0
A 575 595 10 0 3 3 #=AG23
C 948 2 3 0
A 575 585 10 0 3 3 #=AF23
C 951 1 2 0
A 575 575 10 0 3 3 #=AE12
C 950 1 1 0
A 575 565 10 0 3 3 #=AE13
N 950
J 620 565 2
J 860 565 1
S 1 2
L 655 565 10 0 3 0 1 0 GPIO2_AE13_IO22_P
N 951
J 620 575 2
J 860 575 1
S 1 2
L 655 575 10 0 3 0 1 0 GPIO2_AE12_IO22_N
N 948
J 860 585 1
J 620 585 2
S 2 1
L 655 585 10 0 3 0 1 0 GPIO2_AF23_IO1_P
N 949
J 860 595 1
J 620 595 2
S 2 1
L 655 595 10 0 3 0 1 0 GPIO2_AG23_IO1_N
N 952
J 620 605 2
J 860 605 1
S 1 2
L 655 605 10 0 3 0 1 0 GPIO2_AF13_IO23_P
N 953
J 620 615 2
J 860 615 1
S 1 2
L 655 615 10 0 3 0 1 0 GPIO2_AG12_IO23_N
N 946
J 860 625 1
J 620 625 2
S 2 1
L 655 625 10 0 3 0 1 0 GPIO2_AE22_IO0_P
N 947
J 860 635 1
J 620 635 2
S 2 1
L 655 635 10 0 3 0 1 0 GPIO2_AE23_IO0_N
N 704
J 1590 685 2
J 1610 615 2
J 1610 645 5
J 1590 645 5
J 1660 645 2
J 620 645 2
S 6 4
L 680 645 10 0 3 0 1 0 PCIE_RST
S 4 1
S 2 3
S 4 3
S 3 5
N 861
J 620 685 2
J 860 685 9
J 620 705 2
J 620 735 2
J 620 745 2
J 620 755 2
J 860 755 11
J 860 745 11
J 860 735 11
J 620 725 2
J 860 725 11
J 620 715 2
J 860 715 11
J 860 705 11
J 860 695 11
J 620 695 2
J 860 785 9
J 830 785 7
B 7 17
S 1 2
L 680 685 10 0 3 0 1 0 FLASH_D7
B 2 15
S 3 14
L 680 705 10 0 3 0 1 0 FLASH_D5
S 4 9
L 680 735 10 0 3 0 1 0 FLASH_D2
S 5 8
L 680 745 10 0 3 0 1 0 FLASH_D1
S 6 7
L 680 755 10 0 3 0 1 0 FLASH_D0
B 8 7
B 9 8
B 11 9
S 10 11
L 680 725 10 0 3 0 1 0 FLASH_D3
B 13 11
S 12 13
L 680 715 10 0 3 0 1 0 FLASH_D4
B 14 13
B 15 14
B 18 17
L 700 785 10 0 2 0 1 0 FLASH_D[7:0]
S 16 15
L 680 695 10 0 3 0 1 0 FLASH_D6
N 938
J 620 1415 2
J 860 1415 1
S 1 2
L 670 1415 10 0 3 0 1 0 GPIO1_K23_IO0_P
N 939
J 620 1425 2
J 860 1425 1
S 1 2
L 670 1425 10 0 3 0 1 0 GPIO1_K22_IO0_N
N 937
J 620 1455 2
J 860 1455 1
S 1 2
L 670 1455 10 0 3 0 1 0 GPIO1_G23_IO1_P
N 936
J 620 1465 2
J 860 1465 1
S 1 2
L 670 1465 10 0 3 0 1 0 GPIO1_H23_IO1_N
N 919
J 860 1485 1
J 620 1485 2
S 2 1
L 670 1485 10 0 3 0 1 0 GPIO1_K12_IO22_N
N 935
J 860 1475 1
J 620 1475 2
S 2 1
L 670 1475 10 0 3 0 1 0 GPIO1_K13_IO22_P
N 920
J 860 1445 1
J 620 1445 2
S 2 1
L 670 1445 10 0 3 0 1 0 GPIO1_H12_IO23_N
N 921
J 860 1435 1
J 620 1435 2
S 2 1
L 670 1435 10 0 3 0 1 0 GPIO1_J12_IO23_P
N 960
J 860 1405 1
J 620 1405 2
S 2 1
L 670 1405 10 0 3 0 1 0 EXT_SEN
N 961
J 620 1395 2
J 860 1395 1
S 1 2
L 670 1395 10 0 3 0 1 0 EXT_SDATA
N 962
J 620 1385 2
J 860 1385 1
S 1 2
L 670 1385 10 0 3 0 1 0 EXT_SCLK
N 963
J 620 1375 2
J 860 1375 1
S 1 2
L 670 1375 10 0 3 0 1 0 EXT_RESET
I 839 ML555_Production_REV01:GND 1 1600 505 0 1 '
|R 20:19_12-11-03
C 838 1 1 0
N 955
J 860 655 1
J 620 655 2
S 2 1
L 680 655 10 0 3 0 1 0 USER_SW3_AF14
N 956
J 620 665 2
J 860 665 1
S 1 2
L 680 665 10 0 3 0 1 0 USER_SW2_AF20
N 957
J 620 675 2
J 860 675 1
S 1 2
L 680 675 10 0 3 0 1 0 USER_SW1_AF21
I 1009 ML555_Production_REV01:HDR_1X4 1 1780 1110 4 1 '
|R 20:15_6-26-06
A 1775 1160 10 4 2 3 REFDES=P47
C 1002 2 153 0
A 1750 1115 10 4 3 3 #=4
C 1001 2 152 0
A 1750 1125 10 4 3 3 #=3
C 1000 2 151 0
A 1750 1135 10 4 3 3 #=2
C 999 1 39 0
A 1750 1145 10 4 3 3 #=1
I 1008 ML555_Production_REV01:HDR_1X2 1 1780 1020 4 1 '
|R 19:24_9-1-04
A 1775 1060 10 4 2 3 REFDES=P48
C 997 1 151 0
A 1750 1030 10 4 3 3 #=2
C 995 1 39 0
A 1750 1040 10 4 3 3 #=1
I 991 ML555_Production_REV01:R0402 1 1630 1465 1 1 '
|R 17:16_9-9-04
A 1620 1485 10 1 2 3 VALUE=4.7K
A 1600 1495 10 1 5 3 REFDES=R22
C 986 1 2 0
A 1609 1525 10 1 3 3 #=2
C 984 2 1 0
A 1609 1479 10 1 9 3 #=1
I 993 ML555_Production_REV01:R0402 1 1720 1465 1 1 '
|R 17:16_9-9-04
A 1710 1485 10 1 2 3 VALUE=4.7K
A 1690 1495 10 1 5 3 REFDES=R24
C 986 2 2 0
A 1699 1525 10 1 3 3 #=2
C 983 2 1 0
A 1699 1479 10 1 9 3 #=1
I 992 ML555_Production_REV01:R0402 1 1810 1465 1 1 '
|R 17:16_9-9-04
A 1800 1485 10 1 2 3 VALUE=4.7K
A 1780 1495 10 1 5 3 REFDES=R25
C 986 3 2 0
A 1789 1525 10 1 3 3 #=2
C 982 1 1 0
A 1789 1479 10 1 9 3 #=1
T 1800 1120 16 0 3 Serial I/O
T 1495 890 24 0 3 Samtec Mezzanine Board Support
Q 5 3 0
T 1800 1030 16 0 3 +5V Power
T 1440 1435 10 0 3 USER 1
T 1440 1365 10 0 3 USER 2
T 1440 1295 10 0 3 USER 3
c 1385 645 2
l 2 1385 645 1385 470
l 2 1385 470 1415 470
T 310 1255 30 0 3 Bank1
T 870 1355 24 0 3 to/from U4
T 870 1325 24 0 3 USB I/F Level
T 870 1295 24 0 3 Translator
T 870 1265 24 0 3 Sheet17
T 870 1395 24 0 3 Sheet10
T 880 1465 24 0 3 GPIO1_[23,22,01,00]
T 880 1440 24 0 3 Samtec P32 Sheet14
T 330 515 30 0 3 Bank2
T 870 725 21 0 3 Platform
Q 5 5 0
T 960 725 21 0 3 Flash U1 I/F
Q 5 5 0
T 1830 665 20 0 3 P13.A11
T 875 605 21 0 3 GPIO2_[23,22,01,00]
Q 5 5 0
T 875 575 24 0 3 Samtec P33 Sheet14
Q 5 5 0
T 1420 460 20 0 3 Also to Sheet13 CPLD U6.37
T 100 120 36 0 3 Bank2 PF U1 I/F,GPIO2,UserPB
T 100 170 36 0 3 Bank1 USB-UART I/F,GPIO1
T 1760 695 24 0 3 From Sheet6
T 870 705 21 0 3 Sheet12
Q 5 5 0
T 870 660 21 0 3 User Push Button I/F
Q 5 5 0
I 841 ML555_Production_REV01:R0402 1 1610 685 1 1 '
|R 17:16_9-9-04
A 1600 705 10 1 2 3 VALUE=DNA
A 1580 715 10 1 5 3 REFDES=R31
C 837 2 2 0
A 1589 745 10 1 3 3 #=2
C 704 1 1 0
A 1589 699 10 1 9 3 #=1
I 842 ML555_Production_REV01:R0402 1 1630 545 1 1 '
|R 17:16_9-9-04
A 1600 575 10 1 5 3 REFDES=R35
A 1620 565 10 1 2 3 VALUE=DNA
C 704 2 2 0
A 1609 605 10 1 3 3 #=2
C 838 2 1 0
A 1609 559 10 1 9 3 #=1
E
