#ifndef __DDR_HWIO_H__
#define __DDR_HWIO_H__
/*
===========================================================================
*/
/**
  @file ddr_hwio.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDM670 (Warlock) [napaliq_v1.0_p3q2r105_MTO]
 
  This file contains HWIO register definitions for the following modules:
    SECURITY_CONTROL_CORE
    TCSR_TCSR_REGS
    AOSS_CC_AOSS_CC_REG
    CABO_BROADCAST_CABO_GLOBAL
    DDRCC_CH01_DDR_CC
    DDRCC_CH23_DDR_CC


  Generation parameters: 
  { u'filename': u'ddr_hwio.h',
    u'module-filter-exclude': { },
    u'module-filter-include': { },
    u'modules': [ u'SECURITY_CONTROL_CORE',
                  u'TCSR_TCSR_REGS',
                  u'AOSS_CC_AOSS_CC_REG',
                  u'CABO_BROADCAST_CABO_GLOBAL',
                  u'DDRCC_CH01_DDR_CC',
                  u'DDRCC_CH23_DDR_CC']}
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/boot.xf/2.1/QcomPkg/SDM670Pkg/Library/DDRTargetLib/ddr_hwio.h#2 $
  $DateTime: 2017/12/06 22:15:36 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                          (SECURITY_CONTROL_BASE      + 0x00000000)

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                            71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                            0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                             0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                    0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000124)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                             0xfffffffe
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                    0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                      0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                      0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000128)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                             0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                    0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000012c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000130)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_SPEED_BIN_BMSK                                             0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_SPEED_BIN_SHFT                                                   0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_BMSK                                             0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_BMSK                                                  0xfffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000134)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                       0xfffffffe
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_LOGIC_RETENTION_BMSK                                       0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_LOGIC_RETENTION_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_REVISION_CONTROL_BMSK                                 0x18000000
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_REVISION_CONTROL_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_MODEM_ACTIVE_BMSK                                      0x7f80000
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_MODEM_ACTIVE_SHFT                                           0x13
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_MX_ACTIVE_BMSK                                           0x7f800
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_MX_ACTIVE_SHFT                                               0xb
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_CX_ACTIVE_BMSK                                             0x7f8
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_CX_ACTIVE_SHFT                                               0x3
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_MULTIPLIER_BMSK                                              0x6
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IDDQ_MULTIPLIER_SHFT                                              0x1

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000138)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000013c)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                       0x3fffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_EBI_RETENTION_BMSK                                         0x30000000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_EBI_RETENTION_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PARTIAL_GOOD_BMSK                                           0xf800000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PARTIAL_GOOD_SHFT                                                0x17
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CPU_GLOBAL_VS_LOCAL_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CPU_GLOBAL_VS_LOCAL_SHFT                                         0x16
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_53_BMSK                                             0x200000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_53_SHFT                                                 0x15
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_52_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_52_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_51_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_51_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_50_BMSK                                              0x40000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_50_SHFT                                                 0x12
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_49_BMSK                                              0x20000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_49_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_48_BMSK                                              0x10000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_SPARE_39_48_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_BMSK                                                   0xffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000140)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC1_XP1_BMSK                                         0xff000000
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC1_XP1_SHFT                                               0x18
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC1_ACTIVE_BMSK                                        0xff0000
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC1_ACTIVE_SHFT                                            0x10
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC1_PERIPH_BMSK                                          0xff00
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC1_PERIPH_SHFT                                             0x8
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC0_ACTIVE_BMSK                                            0xff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IDDQ_APC0_ACTIVE_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000144)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                       0xfffe00ff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_APC1_TOTAL_LEAKAGE_6_0_BMSK                                0xfe000000
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_APC1_TOTAL_LEAKAGE_6_0_SHFT                                      0x19
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_GFX_ACTIVE_BMSK                                        0x1fe0000
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_GFX_ACTIVE_SHFT                                             0x11
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_APC1_XP2_BMSK                                               0xff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IDDQ_APC1_XP2_SHFT                                                0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000148)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_DIE_X_3_0_BMSK                                             0xf0000000
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_DIE_X_3_0_SHFT                                                   0x1c
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_DIE_Y_BMSK                                                  0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_DIE_Y_SHFT                                                       0x14
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_MEM_RETENTION_BMSK                                            0xe0000
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_MEM_RETENTION_SHFT                                               0x11
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_MX_OFF_BMSK                                              0x1f800
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_MX_OFF_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_CX_OFF_BMSK                                                0x7e0
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IDDQ_CX_OFF_SHFT                                                  0x5
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_APC1_IOP_WORST_CORE_ID_BMSK                                      0x18
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_APC1_IOP_WORST_CORE_ID_SHFT                                       0x3
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_APC1_TOTAL_LEAKAGE_9_7_BMSK                                       0x7
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_APC1_TOTAL_LEAKAGE_9_7_SHFT                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000014c)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                       0x3fffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_MINOR_REV_BMSK                                             0x30000000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_MINOR_REV_SHFT                                                   0x1c
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_PWR_WA_BMSK                                              0x8000000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_PWR_WA_SHFT                                                   0x1b
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_PERF_WA_BMSK                                             0x4000000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_PERF_WA_SHFT                                                  0x1a
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_BONE_PILE_BMSK                                              0x3000000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_BONE_PILE_SHFT                                                   0x18
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_CPR_MX_TUR_VBUMP_BMSK                                     0x800000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_CPR_MX_TUR_VBUMP_SHFT                                         0x17
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_DVS_REV_BMSK                                                 0x600000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_DVS_REV_SHFT                                                     0x15
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_2ND_INSERTION_BMSK                                        0x100000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WS_2ND_INSERTION_SHFT                                            0x14
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_MINSVS_FAIL_BMSK                                              0x80000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_MINSVS_FAIL_SHFT                                                 0x13
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_DVS_PREVIOUSLY_RUN_BMSK                                       0x40000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_DVS_PREVIOUSLY_RUN_SHFT                                          0x12
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_APC1_WC_ID_BMSK                                               0x30000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_APC1_WC_ID_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_HV_ONLY_FUNCTIONAL_BMSK                                        0xc000
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_HV_ONLY_FUNCTIONAL_SHFT                                           0xe
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_CPU_VMIN_CORR_BMSK                                             0x3e00
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_CPU_VMIN_CORR_SHFT                                                0x9
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WAFER_ID_BMSK                                                   0x1f0
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_WAFER_ID_SHFT                                                     0x4
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_DIE_X_7_4_BMSK                                                    0xf
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_DIE_X_7_4_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                        0x40000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                              0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                        0x20000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                              0x1d
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                        0x10000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                         0x8000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                              0x1b
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                         0x4000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                              0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH1_BMSK                                                0x2000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH1_SHFT                                                     0x19
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                         0x1000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                              0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                           0x800000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                               0x17
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                       0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                       0x15
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x80000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                           0x13
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                            0x40000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                               0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG17_BMSK                                            0x20000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG17_SHFT                                               0x11
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG16_BMSK                                            0x10000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG16_SHFT                                               0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                             0x8000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                0xf
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_BMSK                                                 0x4000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_SHFT                                                    0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                      0x2000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                         0xd
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_BMSK                                                   0x1000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_SHFT                                                      0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                 0x800
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                   0xb
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x200
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                               0x9
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x100
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                               0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x80
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                               0x7
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x40
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                               0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_BMSK                                                       0x20
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_SHFT                                                        0x5
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                      0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                       0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                       0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                           0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                           0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_BMSK                                                       0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_SHFT                                                       0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                        0x40000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                              0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                        0x20000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                              0x1d
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                        0x10000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                         0x8000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                              0x1b
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                         0x4000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                              0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH1_BMSK                                                0x2000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH1_SHFT                                                     0x19
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                         0x1000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                              0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                           0x800000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                               0x17
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                       0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                       0x15
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x80000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                           0x13
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                            0x40000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                               0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG17_BMSK                                            0x20000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG17_SHFT                                               0x11
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG16_BMSK                                            0x10000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG16_SHFT                                               0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                             0x8000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                0xf
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_BMSK                                                 0x4000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_SHFT                                                    0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                      0x2000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                         0xd
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_BMSK                                                   0x1000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_SHFT                                                      0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                 0x800
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                   0xb
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x200
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                               0x9
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x100
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                               0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x80
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                               0x7
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x40
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                               0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_BMSK                                                       0x20
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_SHFT                                                        0x5
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                      0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                       0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                       0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                           0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                           0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_BMSK                                                       0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_SHFT                                                       0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                         0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                               0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                         0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                          0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                               0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                          0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                          0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                               0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                          0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                               0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                           0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                               0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                           0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                               0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                           0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                               0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                           0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                               0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                            0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                               0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                            0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                               0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                            0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                               0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                            0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                               0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                             0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                             0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                             0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                             0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                              0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                              0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                               0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                 0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                               0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                 0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                 0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                 0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                 0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                 0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                 0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                 0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                 0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                 0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                        0xfe000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                              0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                             0x1fe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                0x1ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RSVD1_BMSK                                          0xc0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RSVD1_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                0x3e000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                      0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                            0x1000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                 0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                              0xffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                   0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                           0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                            0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RSVD1_BMSK                                          0xf0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RSVD1_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                      0xffe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                           0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                      0x1f000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                          0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                          0xfff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                            0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                            0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MBA_BMSK                                                0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MBA_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                        0x80000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                              0x1f
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RSVD0_BMSK                                          0x7fffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RSVD0_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_BMSK                           0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_SHFT                                 0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                              0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                           0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                 0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                      0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                           0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD2_BMSK                                           0x6000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD2_SHFT                                                0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_ENABLE_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_ENABLE_SHFT                      0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                    0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_SHFT                                       0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                            0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                             0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                 0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_BMSK                               0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_SHFT                                  0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                    0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                       0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                            0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                               0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                   0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                      0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPI_CLK_BOOT_FREQ_BMSK                                   0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPI_CLK_BOOT_FREQ_SHFT                                     0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                               0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                 0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                           0x3e0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                             0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                          0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_BMSK                                 0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_SHFT                                       0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                             0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                   0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_BMSK                                  0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_BMSK                                  0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_SHFT                                       0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_BMSK                                  0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_SHFT                                       0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                             0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                             0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                 0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                                0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                    0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SSC_NIDEN_DISABLE_BMSK                                0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SSC_NIDEN_DISABLE_SHFT                                    0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CAM_ICP_NIDEN_DISABLE_BMSK                            0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CAM_ICP_NIDEN_DISABLE_SHFT                                0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_BMSK                            0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_SHFT                               0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_BMSK                                0x40000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_SHFT                                   0x12
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_TURING_NIDEN_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_TURING_NIDEN_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                 0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                    0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                  0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                     0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_BMSK                                      0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_SHFT                                        0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_BMSK                                   0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_SHFT                                     0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_BMSK                               0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_SHFT                                 0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_BMSK                              0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_SHFT                                0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                   0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                    0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_BMSK                           0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_SHFT                            0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                    0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                     0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                   0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                    0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_BMSK                                           0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_SHFT                                           0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_BMSK                                  0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_SHFT                                  0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_BMSK                                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD2_BMSK                                          0xffff8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD2_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                             0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                             0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                             0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                              0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                              0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                               0x3f8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                 0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_SP_NVM_AR_CONFIG_BMSK                                      0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_SP_NVM_AR_CONFIG_SHFT                                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                 0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                       0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                          0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                             0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                     0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                           0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                         0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                            0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                          0xffffff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                             0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                              0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_BMSK                   0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_SHFT                         0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_BMSK                                 0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_SHFT                                       0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                          0x1fe00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                                0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_BMSK                       0x180000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_SHFT                           0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                        0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                           0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                                 0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                    0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_BMSK                               0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_SHFT                                  0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_BMSK                                 0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_BMSK                                        0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_SHFT                                           0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                      0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                         0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                             0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                               0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                     0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                       0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                      0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                        0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_BMSK                                      0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_SHFT                                        0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_BMSK                                          0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_SHFT                                           0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                                0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                                 0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_BMSK                                       0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_SHFT                                        0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_BMSK                                         0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_SHFT                                         0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                               0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                             0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                   0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                             0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                   0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                         0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                     0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                           0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_BMSK                              0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_SHFT                                   0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_BMSK                                    0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_SHFT                                         0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_BMSK                 0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                      0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_BMSK                     0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_SHFT                          0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_BMSK                               0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_SHFT                                   0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_WRLK_EN_FUSE_BMSK                                    0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_WRLK_EN_FUSE_SHFT                                        0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                                0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                    0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_BMSK                          0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_SHFT                             0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                0x7c000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_BMSK                                0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_SHFT                                   0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                         0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                           0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_BMSK                             0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_SHFT                               0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                        0x1e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                          0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                                 0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_BMSK                                       0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_SHFT                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_BMSK                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_SHFT                                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                               0xfff00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                     0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                      0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                         0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_BMSK                         0x38000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_SHFT                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                       0x7fe0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                          0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                         0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_BMSK                           0xc0000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_SHFT                                 0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                        0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                              0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                       0x1fe00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                             0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_BMSK                        0x1f0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_SHFT                            0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                             0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                          0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                                0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                      0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                            0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                      0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                           0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                          0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                               0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_BMSK                  0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_SHFT                       0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                           0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                           0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                               0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                            0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                                0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                       0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                           0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                        0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                            0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                                0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                                   0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_BMSK                             0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_SHFT                                0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                        0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                           0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                             0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                                0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                     0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                        0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                              0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                             0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_BMSK                                     0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_SHFT                                       0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                               0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                                0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                                 0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_BMSK                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_SHFT                                 0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                      0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_BMSK                          0xff000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_SHFT                                0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                           0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                               0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_BMSK                             0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_SHFT                                 0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_BMSK                        0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_SHFT                            0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                              0x1f8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                   0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                             0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                                0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_BMSK                                         0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_SHFT                                            0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_BMSK                                    0xc00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_SHFT                                      0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                   0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                     0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                                  0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                    0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_BMSK                                0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_SHFT                                 0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                                   0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                    0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                    0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK              0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                    0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_BMSK                                0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                        0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                              0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                    0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_BMSK                       0xfe000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_SHFT                             0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_BMSK                         0x1fc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_SHFT                              0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_BMSK                              0x30000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_SHFT                                 0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_BMSK                                    0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_SHFT                                       0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_6_BMSK                     0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_6_SHFT                        0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_BMSK                                0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_SHFT                                   0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_5_BMSK                     0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_5_SHFT                        0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_BMSK                                0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_SHFT                                  0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_4_BMSK                      0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_4_SHFT                        0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_BMSK                                  0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_SHFT                                    0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_BMSK                               0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_SHFT                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_BMSK                                        0xff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_SHFT                                         0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                    0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                          0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_BMSK                          0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_BMSK                                  0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_EMMC_ICE_FORCE_HW_KEY1_BMSK                         0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_EMMC_ICE_FORCE_HW_KEY1_SHFT                              0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_7_BMSK                  0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_7_SHFT                       0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PERIPH_DRV_STRENGTH_SETTING_BMSK                    0x3800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PERIPH_DRV_STRENGTH_SETTING_SHFT                         0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_3_0_BMSK                 0x780000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_3_0_SHFT                     0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_BMSK                                       0x78000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_SHFT                                           0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PLL_CFG_BMSK                                           0x7ff0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PLL_CFG_SHFT                                              0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_BMSK                                    0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_SHFT                                    0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_MAXn                                                           3
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_MAXn                                                           3
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_QUSB_PORT1_HSTX_TRIM_LSB_1_0_BMSK                        0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_QUSB_PORT1_HSTX_TRIM_LSB_1_0_SHFT                              0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_QUSB_PORT0_HS_REFCLK_SEL_BMSK                            0x20000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_QUSB_PORT0_HS_REFCLK_SEL_SHFT                                  0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD0_BMSK                                               0x10000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD0_SHFT                                                     0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_QUSB_PORT0_HSTX_TRIM_LSB_BMSK                             0xe000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_QUSB_PORT0_HSTX_TRIM_LSB_SHFT                                  0x19
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_SPARE0_BMSK                                               0x1fff000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_SPARE0_SHFT                                                     0xc
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_VREF_TRIM_BMSK                                0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_VREF_TRIM_SHFT                                  0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_ENABLE_BMSK                                    0x40
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_ENABLE_SHFT                                     0x6
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_BMSK                                   0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_SHFT                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ISENSE_REV_CONTROL_BMSK                                  0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ISENSE_REV_CONTROL_SHFT                                        0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE0_BMSK                                              0x3ffff800
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_SPARE0_SHFT                                                     0xb
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_MINSVS_BMSK                           0x400
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_MINSVS_SHFT                             0xa
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_LOWSVS_BMSK                           0x200
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_LOWSVS_SHFT                             0x9
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_BMSK                              0x100
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_SHFT                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_L1_BMSK                            0x80
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_L1_SHFT                             0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_MINSVS_BMSK                               0x40
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_MINSVS_SHFT                                0x6
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_LOWSVS_BMSK                               0x20
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_LOWSVS_SHFT                                0x5
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_BMSK                                  0x10
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_L1_BMSK                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_L1_SHFT                                0x3
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_QUSB_PORT1_HS_REFCLK_SEL_BMSK                                   0x4
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_QUSB_PORT1_HS_REFCLK_SEL_SHFT                                   0x2
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RSVD0_BMSK                                                      0x2
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RSVD0_SHFT                                                      0x1
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_QUSB_PORT1_HSTX_TRIM_LSB_2_BMSK                                 0x1
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_QUSB_PORT1_HSTX_TRIM_LSB_2_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE1_BMSK                                              0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE1_SHFT                                                    0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ISENSE_1_INTERCEPT_BMSK                                  0x3ff00000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ISENSE_1_INTERCEPT_SHFT                                        0x14
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE0_BMSK                                                 0xffc00
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_SPARE0_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ISENSE_1_SLOPE_BMSK                                           0x3ff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ISENSE_1_SLOPE_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE2_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE2_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_NORTH_BGV_TRIM_BMSK                               0x7f800000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_NORTH_BGV_TRIM_SHFT                                     0x17
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_SOUTH_BGV_TRIM_BMSK                                 0x7f8000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_SOUTH_BGV_TRIM_SHFT                                      0xf
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_BANDGAP_TRIM_BMSK                                            0x7e00
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_BANDGAP_TRIM_SHFT                                               0x9
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE1_BMSK                                                   0x1ff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE1_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_SVS_BMSK                           0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_SVS_SHFT                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_NOM_BMSK                            0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_NOM_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_TUR_BMSK                             0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_TUR_SHFT                                 0x14
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS2_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS2_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS_BMSK                                      0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS_SHFT                                         0xa
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_NOM_BMSK                                       0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_NOM_SHFT                                         0x5
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_TUR_BMSK                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_CPR0_TARG_VOLT_TUR_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS2_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS2_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_NOM_BMSK                                    0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_NOM_SHFT                                        0x11
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_TUR_BMSK                                     0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR1_TARG_VOLT_TUR_SHFT                                         0xc
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR0_AGING_BMSK                                               0xff0
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR0_AGING_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR0_TARG_VOLT_OFFSET_SVS2_BMSK                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_CPR0_TARG_VOLT_OFFSET_SVS2_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR2_TARG_VOLT_NOM_2_0_BMSK                              0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR2_TARG_VOLT_NOM_2_0_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR2_TARG_VOLT_TUR_BMSK                                  0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR2_TARG_VOLT_TUR_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_AGING_BMSK                                            0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_AGING_SHFT                                                0x10
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS2_BMSK                              0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS2_SHFT                                 0xc
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS_BMSK                                0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS_SHFT                                  0x8
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_NOM_BMSK                                 0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_NOM_SHFT                                  0x4
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_TUR_BMSK                                  0xf
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_TUR_SHFT                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000204)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_AGING_3_0_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_AGING_3_0_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS2_BMSK                           0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS2_SHFT                                0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS_BMSK                             0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS_SHFT                                 0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_NOM_BMSK                              0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_NOM_SHFT                                 0x10
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_TUR_BMSK                               0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_TUR_SHFT                                  0xc
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS2_BMSK                                      0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS2_SHFT                                        0x7
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS_BMSK                                        0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS_SHFT                                         0x2
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_NOM_4_3_BMSK                                     0x3
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR2_TARG_VOLT_NOM_4_3_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000208)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR4_TARG_VOLT_NOM_2_0_BMSK                              0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR4_TARG_VOLT_NOM_2_0_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR4_TARG_VOLT_TUR_BMSK                                  0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR4_TARG_VOLT_TUR_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS2_BMSK                                   0xf80000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS2_SHFT                                       0x13
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS_BMSK                                     0x7c000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS_SHFT                                         0xe
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_TUR_BMSK                                      0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_TUR_SHFT                                         0x9
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_NOM_BMSK                                       0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR3_TARG_VOLT_NOM_SHFT                                         0x4
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_AGING_7_4_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_AGING_7_4_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000020c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE1_BMSK                                              0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE1_SHFT                                                    0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR5_TARG_VOLT_TUR_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR5_TARG_VOLT_TUR_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR5_TARG_VOLT_NOM_BMSK                                    0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR5_TARG_VOLT_NOM_SHFT                                        0x11
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_NOM_BMSK                              0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_NOM_SHFT                                  0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_TUR_BMSK                                0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_TUR_SHFT                                  0x7
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE0_BMSK                                                    0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_SPARE0_SHFT                                                     0x2
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR4_TARG_VOLT_NOM_4_3_BMSK                                     0x3
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR4_TARG_VOLT_NOM_4_3_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000210)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_1_0_BMSK                   0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_1_0_SHFT                         0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS2_BMSK                      0x3e000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS2_SHFT                            0x19
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS_BMSK                        0x1f00000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS_SHFT                             0x14
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS2_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS2_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS_BMSK                                      0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS_SHFT                                         0xa
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_NOM_BMSK                                       0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_NOM_SHFT                                         0x5
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_TUR_BMSK                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR6_TARG_VOLT_TUR_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000214)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_TARG_VOLT_NOM_1_0_BMSK                             0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_TARG_VOLT_NOM_1_0_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_TARG_VOLT_TUR_BMSK                                 0x3f000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_TARG_VOLT_TUR_SHFT                                       0x18
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_SVS2_ROSEL_BMSK                                      0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_SVS2_ROSEL_SHFT                                          0x14
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_SVS_ROSEL_BMSK                                        0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_SVS_ROSEL_SHFT                                           0x10
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_NOMINAL_ROSEL_BMSK                                     0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_NOMINAL_ROSEL_SHFT                                        0xc
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_TURBO_ROSEL_BMSK                                        0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR10_TURBO_ROSEL_SHFT                                          0x8
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS2_BMSK                            0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS2_SHFT                             0x3
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_4_2_BMSK                          0x7
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_4_2_SHFT                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000218)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_NOMINAL_QUOT_VMIN_3_0_BMSK                         0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_NOMINAL_QUOT_VMIN_3_0_SHFT                               0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TURBO_QUOT_VMIN_BMSK                                0xfff0000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TURBO_QUOT_VMIN_SHFT                                     0x10
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS2_BMSK                                    0xfc00
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS2_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS_BMSK                                      0x3f0
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS_SHFT                                        0x4
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TARG_VOLT_NOM_5_2_BMSK                                    0xf
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR10_TARG_VOLT_NOM_5_2_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000021c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR10_SVS2_QUOT_VMIN_BMSK                                0xfff00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR10_SVS2_QUOT_VMIN_SHFT                                      0x14
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR10_SVS_QUOT_VMIN_BMSK                                    0xfff00
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR10_SVS_QUOT_VMIN_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR10_NOMINAL_QUOT_VMIN_11_4_BMSK                              0xff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR10_NOMINAL_QUOT_VMIN_11_4_SHFT                               0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000220)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_AGING_BMSK                                         0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_AGING_SHFT                                               0x18
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_SVS_BMSK                                 0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_SVS_SHFT                                     0x10
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_NOM_BMSK                                   0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_NOM_SHFT                                      0x8
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_TUR_BMSK                                     0xff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_TUR_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000224)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TURBO_QUOT_VMIN_7_0_BMSK                           0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TURBO_QUOT_VMIN_7_0_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS2_BMSK                                  0xfc0000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS2_SHFT                                      0x12
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS_BMSK                                    0x3f000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS_SHFT                                        0xc
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_NOM_BMSK                                      0xfc0
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_NOM_SHFT                                        0x6
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_TUR_BMSK                                       0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR11_TARG_VOLT_TUR_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000228)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_SVS2_QUOT_VMIN_3_0_BMSK                            0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_SVS2_QUOT_VMIN_3_0_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_SVS_QUOT_VMIN_BMSK                                  0xfff0000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_SVS_QUOT_VMIN_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_NOMINAL_QUOT_VMIN_BMSK                                 0xfff0
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_NOMINAL_QUOT_VMIN_SHFT                                    0x4
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_TURBO_QUOT_VMIN_11_8_BMSK                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR11_TURBO_QUOT_VMIN_11_8_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000022c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_SVS_BMSK                               0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_SVS_SHFT                                     0x18
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_NOM_BMSK                                 0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_NOM_SHFT                                     0x10
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_TUR_BMSK                                   0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_TUR_SHFT                                      0x8
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_SVS2_QUOT_VMIN_11_4_BMSK                                 0xff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR11_SVS2_QUOT_VMIN_11_4_SHFT                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000230)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TARG_VOLT_NOM_3_0_BMSK                             0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TARG_VOLT_NOM_3_0_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TARG_VOLT_TUR_BMSK                                  0xfc00000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TARG_VOLT_TUR_SHFT                                       0x16
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TARG_VOLT_BOOST_BMSK                                 0x3f0000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TARG_VOLT_BOOST_SHFT                                     0x10
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_SVS_ROSEL_BMSK                                         0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_SVS_ROSEL_SHFT                                            0xc
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_NOMINAL_ROSEL_BMSK                                      0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_NOMINAL_ROSEL_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TURBO_ROSEL_BMSK                                         0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_TURBO_ROSEL_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_BOOST_ROSEL_BMSK                                          0xf
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR12_BOOST_ROSEL_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000234)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_NOMINAL_QUOT_VMIN_5_0_BMSK                         0xfff00000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_NOMINAL_QUOT_VMIN_5_0_SHFT                               0x14
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_BOOST_QUOT_VMIN_BMSK                                  0xfff00
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_BOOST_QUOT_VMIN_SHFT                                      0x8
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_BMSK                                       0xfc
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_SHFT                                        0x2
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_5_4_BMSK                                    0x3
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_5_4_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR12_QUOT_OFFSET_BOOST_BMSK                            0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR12_QUOT_OFFSET_BOOST_SHFT                                  0x18
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR12_SVS_QUOT_VMIN_BMSK                                  0xfff000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR12_SVS_QUOT_VMIN_SHFT                                       0xc
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR12_NOMINAL_QUOT_VMIN_BMSK                                 0xfff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR12_NOMINAL_QUOT_VMIN_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_GFX_MODE_DISABLE_1_0_BMSK                           0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_GFX_MODE_DISABLE_1_0_SHFT                                 0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_MSS_MODE_DISABLE_BMSK                               0x38000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_MSS_MODE_DISABLE_SHFT                                     0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_CX_MODE_DISABLE_BMSK                                 0x7000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_CX_MODE_DISABLE_SHFT                                      0x18
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR12_AGING_BMSK                                          0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR12_AGING_SHFT                                              0x10
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_NOM_BMSK                                  0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_NOM_SHFT                                     0x8
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_TUR_BMSK                                    0xff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_TUR_SHFT                                     0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR12_QUOT_OFFSET_SVS_3_0_BMSK                          0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR12_QUOT_OFFSET_SVS_3_0_SHFT                                0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR12_SVS2_QUOT_VMIN_BMSK                                0xfff0000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR12_SVS2_QUOT_VMIN_SHFT                                     0x10
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR12_TARG_VOLT_SVS2_BMSK                                   0xfc00
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR12_TARG_VOLT_SVS2_SHFT                                      0xa
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_LDO_RC_BMSK                                              0x380
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_LDO_RC_SHFT                                                0x7
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_SSC_CX_MODE_DISABLE_BMSK                                  0x70
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_SSC_CX_MODE_DISABLE_SHFT                                   0x4
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_DDR_MODE_DISABLE_BMSK                                      0xe
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_DDR_MODE_DISABLE_SHFT                                      0x1
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_GFX_MODE_DISABLE_2_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_CPR_GFX_MODE_DISABLE_2_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_AON_AGING_BMSK                                          0xff000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_AON_AGING_SHFT                                                0x18
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_NOMP_BMSK                           0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_NOMP_SHFT                               0x14
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_SUT_BMSK                             0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_SUT_SHFT                                0x10
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_MSVS_BMSK                             0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_MSVS_SHFT                                0xc
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR1_TARG_VOLT_OFFSET_MSVS_BMSK                              0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR1_TARG_VOLT_OFFSET_MSVS_SHFT                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR0_TARG_VOLT_OFFSET_MSVS_BMSK                               0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR0_TARG_VOLT_OFFSET_MSVS_SHFT                                0x4
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR12_QUOT_OFFSET_SVS_7_4_BMSK                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_CPR12_QUOT_OFFSET_SVS_7_4_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ISENSE_PMOS_COMP_BMSK                                   0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ISENSE_PMOS_COMP_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_SPARE0_BMSK                                              0xe000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_SPARE0_SHFT                                                   0x19
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_1_BMSK                                 0x1fe0000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_1_SHFT                                      0x11
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_0_BMSK                                   0x1fe00
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_0_SHFT                                       0x9
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_CPR12_SVS2_ROSEL_BMSK                                        0x1e0
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_CPR12_SVS2_ROSEL_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_CPR9_TARG_VOLT_NOM_BMSK                                       0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_CPR9_TARG_VOLT_NOM_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS1_BASE1_1_0_BMSK                                   0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS1_BASE1_1_0_SHFT                                         0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS1_BASE0_BMSK                                       0x3ff00000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS1_BASE0_SHFT                                             0x14
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS0_BASE1_BMSK                                          0xffc00
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS0_BASE1_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS0_BASE0_BMSK                                            0x3ff
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS0_BASE0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS5_OFFSET_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS5_OFFSET_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS4_OFFSET_BMSK                                       0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS4_OFFSET_SHFT                                            0x18
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS3_OFFSET_BMSK                                        0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS3_OFFSET_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS2_OFFSET_BMSK                                         0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS2_OFFSET_SHFT                                            0x10
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS1_OFFSET_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS1_OFFSET_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS0_OFFSET_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS0_OFFSET_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS1_BASE1_9_2_BMSK                                         0xff
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_TSENS1_BASE1_9_2_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS13_OFFSET_BMSK                                     0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS13_OFFSET_SHFT                                           0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS12_OFFSET_BMSK                                      0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS12_OFFSET_SHFT                                           0x18
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS11_OFFSET_BMSK                                       0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS11_OFFSET_SHFT                                           0x14
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS10_OFFSET_BMSK                                        0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS10_OFFSET_SHFT                                           0x10
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS9_OFFSET_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS9_OFFSET_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS8_OFFSET_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS8_OFFSET_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS7_OFFSET_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS7_OFFSET_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS6_OFFSET_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_TSENS6_OFFSET_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_SPARE0_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_SPARE0_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS_CAL_SEL_BMSK                                      0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS_CAL_SEL_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS20_OFFSET_BMSK                                      0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS20_OFFSET_SHFT                                           0x18
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS19_OFFSET_BMSK                                       0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS19_OFFSET_SHFT                                           0x14
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS18_OFFSET_BMSK                                        0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS18_OFFSET_SHFT                                           0x10
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS17_OFFSET_BMSK                                         0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS17_OFFSET_SHFT                                            0xc
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS16_OFFSET_BMSK                                          0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS16_OFFSET_SHFT                                            0x8
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS15_OFFSET_BMSK                                           0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS15_OFFSET_SHFT                                            0x4
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS14_OFFSET_BMSK                                            0xf
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_TSENS14_OFFSET_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_SPARE1_BMSK                                             0xffffffe0
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_SPARE1_SHFT                                                    0x5
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_CPR_LOCAL_RC_BMSK                                             0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_CPR_LOCAL_RC_SHFT                                              0x2
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_CPR_GLOBAL_RC_2_1_BMSK                                         0x3
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_CPR_GLOBAL_RC_2_1_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S5_0_BMSK                                  0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S5_0_SHFT                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S4_BMSK                                    0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S4_SHFT                                          0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S3_BMSK                                     0xe000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S3_SHFT                                          0x19
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S2_BMSK                                     0x1c00000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S2_SHFT                                          0x16
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S1_BMSK                                      0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S1_SHFT                                          0x13
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S0_BMSK                                       0x70000
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_S0_SHFT                                          0x10
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE2_BMSK                                           0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE2_SHFT                                              0x8
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_BMSK                                             0xff
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_VSENSE_FUSE1_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S5_BMSK                                    0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S5_SHFT                                          0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S4_BMSK                                    0x30000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S4_SHFT                                          0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S3_BMSK                                     0xc000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S3_SHFT                                          0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S2_BMSK                                     0x3000000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S2_SHFT                                          0x18
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S1_BMSK                                      0xc00000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S1_SHFT                                          0x16
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S0_BMSK                                      0x300000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE2_S0_SHFT                                          0x14
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S11_BMSK                                      0xe0000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S11_SHFT                                         0x11
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S10_BMSK                                      0x1c000
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S10_SHFT                                          0xe
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S9_BMSK                                        0x3800
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S9_SHFT                                           0xb
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S8_BMSK                                         0x700
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S8_SHFT                                           0x8
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S7_BMSK                                          0xe0
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S7_SHFT                                           0x5
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S6_BMSK                                          0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S6_SHFT                                           0x2
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S5_2_1_BMSK                                       0x3
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_VSENSE_FUSE1_S5_2_1_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_CX_OFFSET2_BMSK                                  0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_CX_OFFSET2_SHFT                                        0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_CX_OFFSET1_BMSK                                   0x3f00000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_CX_OFFSET1_SHFT                                        0x14
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_CX_BASE_BMSK                                        0xff000
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_CX_BASE_SHFT                                            0xc
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S11_BMSK                                        0xc00
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S11_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S10_BMSK                                        0x300
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S10_SHFT                                          0x8
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S9_BMSK                                          0xc0
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S9_SHFT                                           0x6
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S8_BMSK                                          0x30
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S8_SHFT                                           0x4
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S7_BMSK                                           0xc
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S7_SHFT                                           0x2
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S6_BMSK                                           0x3
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_VSENSE_FUSE2_S6_SHFT                                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_SPARE0_BMSK                                             0xfff00000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_SPARE0_SHFT                                                   0x14
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_VSENSE_APC_OFFSET2_BMSK                                    0xfc000
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_VSENSE_APC_OFFSET2_SHFT                                        0xe
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_VSENSE_APC_OFFSET1_BMSK                                     0x3f00
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_VSENSE_APC_OFFSET1_SHFT                                        0x8
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_VSENSE_APC_BASE_BMSK                                          0xff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_VSENSE_APC_BASE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000270 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                        18
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                            0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000274 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                        18
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000308)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_BMSK                0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_SHFT                      0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_BMSK                    0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_SHFT                          0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_BMSK                              0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                       0x1fe00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                             0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_BMSK                    0x180000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_SHFT                        0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                     0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                        0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_BMSK                            0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_SHFT                               0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_BMSK                              0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_SHFT                                 0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_BMSK                                     0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_SHFT                                        0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                   0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                      0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                          0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                            0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                  0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                    0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_BMSK                                   0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_SHFT                                     0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_BMSK                                       0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_SHFT                                        0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_BMSK                                    0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_BMSK                                      0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_SHFT                                      0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000030c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                          0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                          0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                      0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                  0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                        0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_BMSK                           0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_SHFT                                0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_BMSK                                 0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_SHFT                                      0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_BMSK              0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                   0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_BMSK                  0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_SHFT                       0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_BMSK                            0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_SHFT                                0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                            0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_WRLK_EN_FUSE_BMSK                                 0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_WRLK_EN_FUSE_SHFT                                     0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_BMSK                       0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_SHFT                          0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                             0x7c000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                 0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                          0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_BMSK                             0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_SHFT                                0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                      0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                        0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_BMSK                          0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_SHFT                            0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_BMSK                                0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_SHFT                                  0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                     0x1e0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                       0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                           0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                            0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                              0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                              0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000310)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                            0xfff00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                  0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                        0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                           0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                   0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                      0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_BMSK                      0x38000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_SHFT                          0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                    0x7fe0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                       0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                      0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                       0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000314)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_BMSK                        0xc0000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_SHFT                              0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                     0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                           0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                    0x1fe00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                          0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_BMSK                     0x1f0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_SHFT                         0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                               0xffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                  0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                    0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                          0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                             0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                   0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                         0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                   0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                        0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                       0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                            0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_BMSK               0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_SHFT                    0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                             0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                        0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                            0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                         0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                             0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                    0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                        0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                     0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                         0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                             0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                                0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_BMSK                          0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_SHFT                             0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                     0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                        0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                          0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                             0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                  0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                     0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                           0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                         0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                           0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_BMSK                                  0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_SHFT                                    0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_BMSK                         0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_SHFT                           0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_BMSK                              0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_SHFT                              0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_BMSK                       0xff000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_SHFT                             0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                        0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_BMSK                          0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_SHFT                              0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_BMSK                     0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_SHFT                         0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                           0x1f8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                          0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                             0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_BMSK                                      0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_SHFT                                         0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_BMSK                            0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_SHFT                               0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_BMSK                                 0xc00
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_SHFT                                   0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                  0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                               0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                 0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                                0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                 0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                           0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                            0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                 0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                            0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000320)
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_16_LSB_ADDR, HWIO_QFPROM_RAW_QC_SPARE_16_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_QC_SPARE_16_LSB_IN)
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_SPARE0_BMSK                                             0xffffffe0
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_SPARE0_SHFT                                                    0x5
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_AON_TARG_VOLT_BMSK                                            0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_16_LSB_AON_TARG_VOLT_SHFT                                             0x0

#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000324)
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_16_MSB_ADDR, HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_QC_SPARE_16_MSB_IN)
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RSVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RSVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_FEC_VALUE_BMSK                                          0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_FEC_VALUE_SHFT                                                0x18
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_SUBBINB_BMSK                                              0xf00000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_SUBBINB_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_SUBBINA_BMSK                                               0xf0000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_SUBBINA_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_XO_SHUTDOWN_DISABLE_BMSK                                    0x8000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_XO_SHUTDOWN_DISABLE_SHFT                                       0xf
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RETENTION_FAIL_BMSK                                         0x4000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RETENTION_FAIL_SHFT                                            0xe
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_TURBO_MODE_ONLY_BMSK                                        0x2000
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_TURBO_MODE_ONLY_SHFT                                           0xd
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_CPU_ACC_BMSK                                                0x1f00
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_CPU_ACC_SHFT                                                   0x8
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RBSC_MX_RET_BMSK                                              0xfe
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_RBSC_MX_RET_SHFT                                               0x1
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_SPARE_100_32_BMSK                                              0x1
#define HWIO_QFPROM_RAW_QC_SPARE_16_MSB_SPARE_100_32_SHFT                                              0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_MAXn                                                          18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_MAXn                                                          18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000338 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                 1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000033c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                 1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_SHFT                                        0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000348)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                  0xffff0000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                        0x10
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000034c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_SHFT                                        0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                    0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                       1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                    0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                          0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                      0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                        0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                           0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                          0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                       1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_BMSK                                        0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_SHFT                                              0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                    0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                          0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                      0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                        0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                           0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                          0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                           0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000360 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                             3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000364 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                             3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                            0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000380)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000384)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000388 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                             3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000038c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                             3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                            0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a8)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003ac)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                         55
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                         55
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_BMSK                                           0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_SHFT                                                 0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                       0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                             0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                             0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                         0x1fffe
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                             0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                               0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                               0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000570 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                    1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                        0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000574 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                    1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_BMSK                                     0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_SHFT                                           0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                 0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                       0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                   0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                        0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000580)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                     0xffff0000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                           0x10
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                     0xffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                        0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000584)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_BMSK                                     0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_SHFT                                           0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_BMSK                                 0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_SHFT                                       0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                       0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                            0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000588 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_MAXn                                                           3
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000058c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_MAXn                                                           3
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RSVD1_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RSVD1_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_HASH_DATA1_BMSK                                         0xffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_HASH_DATA1_SHFT                                              0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005a8)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005ac)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD1_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD1_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD0_BMSK                                              0xfffffc
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD0_SHFT                                                   0x2
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_BMSK                                    0x2
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_SHFT                                    0x1
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_BMSK                                     0x1
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000410 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000414 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000418 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000041c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                  0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, HWIO_QFPROM_BLOW_TIMER_RMSK)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                       0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                         0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                     0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, HWIO_QFPROM_TEST_CTRL_RMSK)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                         0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                         0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                          0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                          0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                          0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                          0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                    0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                    0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                       0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, HWIO_QFPROM_ACCEL_RMSK)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                       0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                         0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                     0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                       0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                           0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                            0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                   0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, HWIO_QFPROM_BLOW_STATUS_RMSK)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                     0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                     0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                       0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                       0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                     0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, HWIO_QFPROM_ROM_ERROR_RMSK)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                               0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                               0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                          0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, HWIO_QFPROM0_MATCH_STATUS_RMSK)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                     0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                            0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                          0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, HWIO_QFPROM1_MATCH_STATUS_RMSK)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                     0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                            0x0

#define HWIO_FEC_ESR_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002058)
#define HWIO_FEC_ESR_RMSK                                                                           0x2fdf
#define HWIO_FEC_ESR_IN          \
        in_dword_masked(HWIO_FEC_ESR_ADDR, HWIO_FEC_ESR_RMSK)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                               0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                  0xd
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                        0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                          0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                              0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                            0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                              0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                  0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                    0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                   0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                    0x7
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                  0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                   0x6
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                          0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                           0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                 0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                 0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                               0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                               0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                     0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                     0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                     0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                     0x0

#define HWIO_FEC_EAR_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000205c)
#define HWIO_FEC_EAR_RMSK                                                                       0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword_masked(HWIO_FEC_EAR_ADDR, HWIO_FEC_EAR_RMSK)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                             0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                   0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                  0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                     0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                    0xff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, HWIO_QFPROM_BIST_CTRL_RMSK)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                        0xfc
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                         0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                          0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                          0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                               0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                               0x0

#define HWIO_QFPROM_BIST_ERROR0_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_RMSK                                                            0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, HWIO_QFPROM_BIST_ERROR0_RMSK)
#define HWIO_QFPROM_BIST_ERROR0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR0_ERROR_BMSK                                                      0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_ERROR_SHFT                                                             0x0

#define HWIO_QFPROM_BIST_ERROR1_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_RMSK                                                            0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, HWIO_QFPROM_BIST_ERROR1_RMSK)
#define HWIO_QFPROM_BIST_ERROR1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR1_ERROR_BMSK                                                      0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_ERROR_SHFT                                                             0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                        0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                 7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                             0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                    0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000208c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                      0x7ff
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, HWIO_HW_KEY_STATUS_RMSK)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_MSA_SECURE_BMSK                                                           0x400
#define HWIO_HW_KEY_STATUS_MSA_SECURE_SHFT                                                             0xa
#define HWIO_HW_KEY_STATUS_APPS_SECURE_BMSK                                                          0x200
#define HWIO_HW_KEY_STATUS_APPS_SECURE_SHFT                                                            0x9
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_BMSK                                            0x100
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_SHFT                                              0x8
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_BMSK                                                     0x80
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_SHFT                                                      0x7
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                       0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                        0x6
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                      0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                       0x5
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                              0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                               0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                       0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                       0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                      0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                      0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                           0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                           0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                           0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                           0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                     0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, HWIO_RESET_JDR_STATUS_RMSK)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                         0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                         0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                0x0

#define HWIO_ATPG_JDR_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_RMSK                                                                      0x1
#define HWIO_ATPG_JDR_STATUS_IN          \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, HWIO_ATPG_JDR_STATUS_RMSK)
#define HWIO_ATPG_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, m)
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_BMSK                                                  0x1
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_SHFT                                                  0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                         3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                            0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                   0x0

#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK                                                  0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_MAXn                                                           3
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INI(n)        \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), mask)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_BMSK                0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_SHFT                       0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                           71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                           0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                            0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                   0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                               0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                               0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004124)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                            0xfffffffe
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                   0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                     0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                     0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004128)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                            0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                   0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                               0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                               0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000412c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004130)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_SPEED_BIN_BMSK                                            0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_SPEED_BIN_SHFT                                                  0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_BMSK                                            0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_BMSK                                                 0xfffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004134)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                      0xfffffffe
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_LOGIC_RETENTION_BMSK                                      0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_LOGIC_RETENTION_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_REVISION_CONTROL_BMSK                                0x18000000
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_REVISION_CONTROL_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_MODEM_ACTIVE_BMSK                                     0x7f80000
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_MODEM_ACTIVE_SHFT                                          0x13
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_MX_ACTIVE_BMSK                                          0x7f800
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_MX_ACTIVE_SHFT                                              0xb
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_CX_ACTIVE_BMSK                                            0x7f8
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_CX_ACTIVE_SHFT                                              0x3
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_MULTIPLIER_BMSK                                             0x6
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IDDQ_MULTIPLIER_SHFT                                             0x1

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004138)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000413c)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RSVD0_BMSK                                                0xc0000000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RSVD0_SHFT                                                      0x1e
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_EBI_RETENTION_BMSK                                        0x30000000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_EBI_RETENTION_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PARTIAL_GOOD_BMSK                                          0xf800000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PARTIAL_GOOD_SHFT                                               0x17
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CPU_GLOBAL_VS_LOCAL_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CPU_GLOBAL_VS_LOCAL_SHFT                                        0x16
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_SPARE0_BMSK                                                 0x3f0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_SPARE0_SHFT                                                     0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_BMSK                                                  0xffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004140)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC1_XP1_BMSK                                        0xff000000
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC1_XP1_SHFT                                              0x18
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC1_ACTIVE_BMSK                                       0xff0000
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC1_ACTIVE_SHFT                                           0x10
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC1_PERIPH_BMSK                                         0xff00
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC1_PERIPH_SHFT                                            0x8
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC0_ACTIVE_BMSK                                           0xff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IDDQ_APC0_ACTIVE_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004144)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_APC1_TOTAL_LEAKAGE_6_0_BMSK                               0xfe000000
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_APC1_TOTAL_LEAKAGE_6_0_SHFT                                     0x19
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_GFX_ACTIVE_BMSK                                       0x1fe0000
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_GFX_ACTIVE_SHFT                                            0x11
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RSVD0_BMSK                                                   0x1ff00
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RSVD0_SHFT                                                       0x8
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_APC1_XP2_BMSK                                              0xff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IDDQ_APC1_XP2_SHFT                                               0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004148)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_DIE_X_3_0_BMSK                                            0xf0000000
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_DIE_X_3_0_SHFT                                                  0x1c
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_DIE_Y_BMSK                                                 0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_DIE_Y_SHFT                                                      0x14
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_MEM_RETENTION_BMSK                                           0xe0000
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_MEM_RETENTION_SHFT                                              0x11
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_MX_OFF_BMSK                                             0x1f800
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_MX_OFF_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_CX_OFF_BMSK                                               0x7e0
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IDDQ_CX_OFF_SHFT                                                 0x5
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_APC1_IOP_WORST_CORE_ID_BMSK                                     0x18
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_APC1_IOP_WORST_CORE_ID_SHFT                                      0x3
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_APC1_TOTAL_LEAKAGE_9_7_BMSK                                      0x7
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_APC1_TOTAL_LEAKAGE_9_7_SHFT                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000414c)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RSVD0_BMSK                                                0xc0000000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RSVD0_SHFT                                                      0x1e
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_MINOR_REV_BMSK                                            0x30000000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_MINOR_REV_SHFT                                                  0x1c
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_PWR_WA_BMSK                                             0x8000000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_PWR_WA_SHFT                                                  0x1b
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_PERF_WA_BMSK                                            0x4000000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_PERF_WA_SHFT                                                 0x1a
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_BONE_PILE_BMSK                                             0x3000000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_BONE_PILE_SHFT                                                  0x18
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_CPR_MX_TUR_VBUMP_BMSK                                    0x800000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_CPR_MX_TUR_VBUMP_SHFT                                        0x17
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_DVS_REV_BMSK                                                0x600000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_DVS_REV_SHFT                                                    0x15
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_2ND_INSERTION_BMSK                                       0x100000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WS_2ND_INSERTION_SHFT                                           0x14
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_MINSVS_FAIL_BMSK                                             0x80000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_MINSVS_FAIL_SHFT                                                0x13
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_DVS_PREVIOUSLY_RUN_BMSK                                      0x40000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_DVS_PREVIOUSLY_RUN_SHFT                                         0x12
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_APC1_WC_ID_BMSK                                              0x30000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_APC1_WC_ID_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_HV_ONLY_FUNCTIONAL_BMSK                                       0xc000
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_HV_ONLY_FUNCTIONAL_SHFT                                          0xe
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_CPU_VMIN_CORR_BMSK                                            0x3e00
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_CPU_VMIN_CORR_SHFT                                               0x9
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WAFER_ID_BMSK                                                  0x1f0
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_WAFER_ID_SHFT                                                    0x4
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_DIE_X_7_4_BMSK                                                   0xf
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_DIE_X_7_4_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_BMSK                                                 0x80000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_SHFT                                                       0x1f
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                       0x40000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                             0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                       0x20000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                             0x1d
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                       0x10000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                        0x8000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                             0x1b
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                        0x4000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                             0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH1_BMSK                                               0x2000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH1_SHFT                                                    0x19
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                        0x1000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                             0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                          0x800000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                              0x17
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                      0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                      0x15
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                       0x80000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                          0x13
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                           0x40000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                              0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG17_BMSK                                           0x20000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG17_SHFT                                              0x11
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG16_BMSK                                           0x10000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG16_SHFT                                              0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                            0x8000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                               0xf
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_BMSK                                                0x4000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_SHFT                                                   0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                     0x2000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                        0xd
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_BMSK                                                  0x1000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_SHFT                                                     0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                0x800
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                  0xb
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                 0x400
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                   0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                            0x200
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                              0x9
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                            0x100
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                              0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x80
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                              0x7
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                             0x40
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                              0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_BMSK                                                      0x20
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_SHFT                                                       0x5
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                     0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                      0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                      0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                          0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                          0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_BMSK                                                      0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_SHFT                                                      0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                               0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_BMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_BMSK                                                 0x80000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_SHFT                                                       0x1f
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                       0x40000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                             0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                       0x20000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                             0x1d
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                       0x10000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                        0x8000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                             0x1b
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                        0x4000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                             0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH1_BMSK                                               0x2000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH1_SHFT                                                    0x19
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                        0x1000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                             0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                          0x800000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                              0x17
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                      0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                      0x15
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                       0x80000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                          0x13
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                           0x40000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                              0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG17_BMSK                                           0x20000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG17_SHFT                                              0x11
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG16_BMSK                                           0x10000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG16_SHFT                                              0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                            0x8000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                               0xf
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_BMSK                                                0x4000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_SHFT                                                   0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                     0x2000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                        0xd
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_BMSK                                                  0x1000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_SHFT                                                     0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                0x800
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                  0xb
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                 0x400
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                   0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                            0x200
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                              0x9
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                            0x100
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                              0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x80
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                              0x7
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                             0x40
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                              0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_BMSK                                                      0x20
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_SHFT                                                       0x5
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                     0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                      0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                      0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                          0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                          0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_BMSK                                                      0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_SHFT                                                      0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                               0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_BMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                        0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                              0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                        0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                         0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                              0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                         0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                         0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                              0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                         0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                              0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                          0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                              0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                          0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                              0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                          0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                              0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                          0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                              0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                           0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                              0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                           0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                              0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                           0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                              0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                           0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                              0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                            0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                               0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                            0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                               0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                            0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                               0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                            0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                               0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                             0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                               0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                             0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                               0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                              0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                              0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                               0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                               0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                               0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                               0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                       0xfe000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                             0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                            0x1fe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                               0x1ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_BMSK                                    0xc0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_XBL_CONFIG_SHFT                                          0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                               0x3e000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                     0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                           0x1000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                             0xffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                  0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                          0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                           0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_BMSK                                    0xf0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_XBL_CONFIG_SHFT                                          0x1c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                     0xffe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                          0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                     0x1f000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                         0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                         0xfff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                           0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                           0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MBA_BMSK                                               0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MBA_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                       0x80000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                             0x1f
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RSVD0_BMSK                                         0x7fffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RSVD0_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                             0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                          0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                     0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                          0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD2_BMSK                                          0x6000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD2_SHFT                                               0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_ENABLE_BMSK                0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_ENABLE_SHFT                     0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK               0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                   0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_SHFT                                      0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                           0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                               0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                            0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_BMSK                              0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_SHFT                                 0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                   0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                      0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                           0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                              0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                  0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                     0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPI_CLK_BOOT_FREQ_BMSK                                  0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPI_CLK_BOOT_FREQ_SHFT                                    0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                              0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                          0x3e0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                            0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                               0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                               0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                         0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_BMSK                                0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_SHFT                                      0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                            0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                  0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                           0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_BMSK                                 0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_SHFT                                      0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_BMSK                                 0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_SHFT                                      0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                            0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                 0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                            0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SSC_NIDEN_DISABLE_BMSK                               0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SSC_NIDEN_DISABLE_SHFT                                   0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CAM_ICP_NIDEN_DISABLE_BMSK                           0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CAM_ICP_NIDEN_DISABLE_SHFT                               0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_BMSK                               0x40000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_SHFT                                  0x12
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_TURING_NIDEN_DISABLE_BMSK                       0x20000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_TURING_NIDEN_DISABLE_SHFT                          0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                   0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                   0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                 0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                    0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_BMSK                            0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_SHFT                               0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_BMSK                             0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_SHFT                                0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_BMSK                                     0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_SHFT                                       0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_BMSK                                  0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_SHFT                                    0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_BMSK                              0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_SHFT                                0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                  0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                   0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                   0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                    0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                  0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                   0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_BMSK                                          0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_SHFT                                          0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_BMSK                                 0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_SHFT                                 0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_BMSK                                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD2_BMSK                                         0xffff8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD2_SHFT                                                0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                            0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                               0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                            0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                               0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                            0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                               0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                             0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                               0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                             0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                               0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                              0x3f8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_SP_NVM_AR_CONFIG_BMSK                                     0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_SP_NVM_AR_CONFIG_SHFT                                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                      0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                         0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                            0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                    0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                          0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                        0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                           0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                         0xffffff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                            0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                             0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_BMSK                  0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_SHFT                        0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_SHFT                            0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_BMSK                                0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_SHFT                                      0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                         0x1fe00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                               0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_BMSK                      0x180000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_SHFT                          0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                       0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                          0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                       0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                          0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                                0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                   0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_BMSK                              0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_SHFT                                 0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_BMSK                                0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_BMSK                                       0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_SHFT                                          0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                     0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                        0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                    0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                      0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                     0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                       0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_BMSK                                     0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_SHFT                                       0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_BMSK                                         0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_SHFT                                          0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                               0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                                0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_BMSK                                      0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_SHFT                                       0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_BMSK                                        0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_SHFT                                        0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                              0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                            0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                  0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                            0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                  0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                        0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                    0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                          0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_BMSK                             0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_SHFT                                  0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_BMSK                                   0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_SHFT                                        0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_BMSK                0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                     0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_BMSK                    0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_SHFT                         0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_BMSK                              0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_SHFT                                  0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                              0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                  0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_WRLK_EN_FUSE_BMSK                                   0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_WRLK_EN_FUSE_SHFT                                       0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                               0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                   0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_BMSK                         0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_SHFT                            0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                               0x7c000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                            0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                               0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_BMSK                               0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_SHFT                                  0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                        0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                          0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_BMSK                            0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_SHFT                              0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_BMSK                                  0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_SHFT                                    0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                       0x1e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                         0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                                0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_BMSK                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_SHFT                                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                              0xfff00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                    0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                     0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                        0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_BMSK                        0x38000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_SHFT                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                      0x7fe0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                         0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                        0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_BMSK                          0xc0000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_SHFT                                0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                       0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                             0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                      0x1fe00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                            0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_BMSK                       0x1f0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_SHFT                           0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                         0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                               0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                     0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                           0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                     0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                          0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                         0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                              0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_BMSK                 0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_SHFT                      0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                          0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                               0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                          0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                              0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                           0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                               0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                      0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                          0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                       0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                           0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                               0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                                  0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_BMSK                            0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_SHFT                               0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                       0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                          0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                            0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                               0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                    0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                       0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                            0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                               0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                           0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                             0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_BMSK                                    0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_SHFT                                      0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                              0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                               0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                                0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                            0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                             0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                     0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_BMSK                         0xff000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_SHFT                               0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                          0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                              0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_BMSK                            0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_SHFT                                0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_BMSK                       0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_SHFT                           0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                             0x1f8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                  0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                            0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                               0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_BMSK                                        0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_SHFT                                           0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_BMSK                                   0xc00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_SHFT                                     0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                  0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                    0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                                 0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                   0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_BMSK                               0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_SHFT                                0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                                  0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                   0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                              0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                               0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                   0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                              0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK             0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                   0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_BMSK                               0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                       0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                             0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK               0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                   0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_BMSK                      0xfe000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_SHFT                            0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_BMSK                        0x1fc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_SHFT                             0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_BMSK                             0x30000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_SHFT                                0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_BMSK                                   0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_SHFT                                      0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_6_BMSK                    0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_6_SHFT                       0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_BMSK                               0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_SHFT                                  0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_5_BMSK                    0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_5_SHFT                       0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_BMSK                               0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_SHFT                                 0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_4_BMSK                     0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_EFUSE_TURING_Q6SS_PLL_L_MAX_4_SHFT                       0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_BMSK                                 0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_SHFT                                   0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_BMSK                              0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_SHFT                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_BMSK                                       0xff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_SHFT                                        0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_BMSK                    0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_SHFT                          0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                   0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                         0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_BMSK                         0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_SHFT                               0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_BMSK                                 0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_EMMC_ICE_FORCE_HW_KEY1_BMSK                        0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_EMMC_ICE_FORCE_HW_KEY1_SHFT                             0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_7_BMSK                 0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_7_SHFT                      0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PERIPH_DRV_STRENGTH_SETTING_BMSK                   0x3800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PERIPH_DRV_STRENGTH_SETTING_SHFT                        0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_3_0_BMSK                0x780000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_EFUSE_TURING_Q6SS_PLL_L_MAX_3_0_SHFT                    0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_BMSK                                      0x78000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_SHFT                                          0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PLL_CFG_BMSK                                          0x7ff0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PLL_CFG_SHFT                                             0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_BMSK                                   0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_SHFT                                   0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_MAXn                                                          3
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_MAXn                                                          3
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_QUSB_PORT1_HSTX_TRIM_LSB_1_0_BMSK                       0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_QUSB_PORT1_HSTX_TRIM_LSB_1_0_SHFT                             0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_QUSB_PORT0_HS_REFCLK_SEL_BMSK                           0x20000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_QUSB_PORT0_HS_REFCLK_SEL_SHFT                                 0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD_BMSK                                               0x10000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD_SHFT                                                     0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_QUSB_PORT0_HSTX_TRIM_LSB_BMSK                            0xe000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_QUSB_PORT0_HSTX_TRIM_LSB_SHFT                                 0x19
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_SPARE0_BMSK                                              0x1fff000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_SPARE0_SHFT                                                    0xc
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_VREF_TRIM_BMSK                               0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_VREF_TRIM_SHFT                                 0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_ENABLE_BMSK                                   0x40
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LPASS_Q6SS1_LDO_ENABLE_SHFT                                    0x6
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_BMSK                                  0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_SHFT                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ISENSE_REV_CONTROL_BMSK                                 0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ISENSE_REV_CONTROL_SHFT                                       0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE0_BMSK                                             0x3ffff800
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_SPARE0_SHFT                                                    0xb
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_MINSVS_BMSK                          0x400
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_MINSVS_SHFT                            0xa
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_LOWSVS_BMSK                          0x200
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_LOWSVS_SHFT                            0x9
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_BMSK                             0x100
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_SHFT                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_L1_BMSK                           0x80
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_TURING_Q6SS1_LDO_ENABLE_SVS_L1_SHFT                            0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_MINSVS_BMSK                              0x40
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_MINSVS_SHFT                               0x6
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_LOWSVS_BMSK                              0x20
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_LOWSVS_SHFT                               0x5
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_BMSK                                 0x10
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_L1_BMSK                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_MSS_Q6SS0_LDO_ENABLE_SVS_L1_SHFT                               0x3
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_QUSB_PORT1_HS_REFCLK_SEL_BMSK                                  0x4
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_QUSB_PORT1_HS_REFCLK_SEL_SHFT                                  0x2
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RSVD0_BMSK                                                     0x2
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RSVD0_SHFT                                                     0x1
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_QUSB_PORT1_HSTX_TRIM_LSB_2_BMSK                                0x1
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_QUSB_PORT1_HSTX_TRIM_LSB_2_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE1_BMSK                                             0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE1_SHFT                                                   0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ISENSE_1_INTERCEPT_BMSK                                 0x3ff00000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ISENSE_1_INTERCEPT_SHFT                                       0x14
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE0_BMSK                                                0xffc00
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_SPARE0_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ISENSE_1_SLOPE_BMSK                                          0x3ff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ISENSE_1_SLOPE_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE2_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE2_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_NORTH_BGV_TRIM_BMSK                              0x7f800000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_NORTH_BGV_TRIM_SHFT                                    0x17
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_SOUTH_BGV_TRIM_BMSK                                0x7f8000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_SOUTH_BGV_TRIM_SHFT                                     0xf
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_BANDGAP_TRIM_BMSK                                           0x7e00
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_BANDGAP_TRIM_SHFT                                              0x9
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE1_BMSK                                                  0x1ff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE1_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_SVS_BMSK                          0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_SVS_SHFT                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_NOM_BMSK                           0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_NOM_SHFT                                0x18
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_TUR_BMSK                            0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_OFFSET_TUR_SHFT                                0x14
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS2_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS2_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS_BMSK                                     0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_SVS_SHFT                                        0xa
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_NOM_BMSK                                      0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_NOM_SHFT                                        0x5
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_TUR_BMSK                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_CPR0_TARG_VOLT_TUR_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS2_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS2_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_SVS_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_NOM_BMSK                                   0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_NOM_SHFT                                       0x11
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_TUR_BMSK                                    0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR1_TARG_VOLT_TUR_SHFT                                        0xc
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR0_AGING_BMSK                                              0xff0
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR0_AGING_SHFT                                                0x4
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR0_TARG_VOLT_OFFSET_SVS2_BMSK                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_CPR0_TARG_VOLT_OFFSET_SVS2_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR2_TARG_VOLT_NOM_2_0_BMSK                             0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR2_TARG_VOLT_NOM_2_0_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR2_TARG_VOLT_TUR_BMSK                                 0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR2_TARG_VOLT_TUR_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_AGING_BMSK                                           0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_AGING_SHFT                                               0x10
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS2_BMSK                             0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS2_SHFT                                0xc
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS_BMSK                               0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_SVS_SHFT                                 0x8
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_NOM_BMSK                                0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_NOM_SHFT                                 0x4
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_TUR_BMSK                                 0xf
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR1_TARG_VOLT_OFFSET_TUR_SHFT                                 0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004204)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_AGING_3_0_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_AGING_3_0_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS2_BMSK                          0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS2_SHFT                               0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS_BMSK                            0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_SVS_SHFT                                0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_NOM_BMSK                             0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_NOM_SHFT                                0x10
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_TUR_BMSK                              0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_OFFSET_TUR_SHFT                                 0xc
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS2_BMSK                                     0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS2_SHFT                                       0x7
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS_BMSK                                       0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_SVS_SHFT                                        0x2
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_NOM_4_3_BMSK                                    0x3
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR2_TARG_VOLT_NOM_4_3_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004208)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR4_TARG_VOLT_NOM_2_0_BMSK                             0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR4_TARG_VOLT_NOM_2_0_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR4_TARG_VOLT_TUR_BMSK                                 0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR4_TARG_VOLT_TUR_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS2_BMSK                                  0xf80000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS2_SHFT                                      0x13
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS_BMSK                                    0x7c000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_SVS_SHFT                                        0xe
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_TUR_BMSK                                     0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_TUR_SHFT                                        0x9
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_NOM_BMSK                                      0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR3_TARG_VOLT_NOM_SHFT                                        0x4
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_AGING_7_4_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_AGING_7_4_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000420c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE2_BMSK                                             0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE2_SHFT                                                   0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR5_TARG_VOLT_TUR_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR5_TARG_VOLT_TUR_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR5_TARG_VOLT_NOM_BMSK                                   0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR5_TARG_VOLT_NOM_SHFT                                       0x11
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_NOM_BMSK                             0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_NOM_SHFT                                 0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_TUR_BMSK                               0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR4_TARG_VOLT_OFFSET_TUR_SHFT                                 0x7
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE1_BMSK                                                   0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_SPARE1_SHFT                                                    0x2
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR4_TARG_VOLT_NOM_4_3_BMSK                                    0x3
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR4_TARG_VOLT_NOM_4_3_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004210)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_1_0_BMSK                  0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_1_0_SHFT                        0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS2_BMSK                     0x3e000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS2_SHFT                           0x19
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS_BMSK                       0x1f00000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR7_LDO_TARG_VOLT_OFFSET_SVS_SHFT                            0x14
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS2_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS2_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS_BMSK                                     0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_SVS_SHFT                                        0xa
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_NOM_BMSK                                      0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_NOM_SHFT                                        0x5
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_TUR_BMSK                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR6_TARG_VOLT_TUR_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004214)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_TARG_VOLT_NOM_1_0_BMSK                            0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_TARG_VOLT_NOM_1_0_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_TARG_VOLT_TUR_BMSK                                0x3f000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_TARG_VOLT_TUR_SHFT                                      0x18
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_SVS2_ROSEL_BMSK                                     0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_SVS2_ROSEL_SHFT                                         0x14
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_SVS_ROSEL_BMSK                                       0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_SVS_ROSEL_SHFT                                          0x10
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_NOMINAL_ROSEL_BMSK                                    0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_NOMINAL_ROSEL_SHFT                                       0xc
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_TURBO_ROSEL_BMSK                                       0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR10_TURBO_ROSEL_SHFT                                         0x8
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS2_BMSK                           0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS2_SHFT                            0x3
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_4_2_BMSK                         0x7
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR8_LDO_TARG_VOLT_OFFSET_SVS_4_2_SHFT                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004218)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_NOMINAL_QUOT_VMIN_3_0_BMSK                        0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_NOMINAL_QUOT_VMIN_3_0_SHFT                              0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TURBO_QUOT_VMIN_BMSK                               0xfff0000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TURBO_QUOT_VMIN_SHFT                                    0x10
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS2_BMSK                                   0xfc00
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS2_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS_BMSK                                     0x3f0
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TARG_VOLT_SVS_SHFT                                       0x4
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TARG_VOLT_NOM_5_2_BMSK                                   0xf
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR10_TARG_VOLT_NOM_5_2_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000421c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR10_SVS2_QUOT_VMIN_BMSK                               0xfff00000
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR10_SVS2_QUOT_VMIN_SHFT                                     0x14
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR10_SVS_QUOT_VMIN_BMSK                                   0xfff00
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR10_SVS_QUOT_VMIN_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR10_NOMINAL_QUOT_VMIN_11_4_BMSK                             0xff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR10_NOMINAL_QUOT_VMIN_11_4_SHFT                              0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004220)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_AGING_BMSK                                        0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_AGING_SHFT                                              0x18
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_SVS_BMSK                                0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_SVS_SHFT                                    0x10
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_NOM_BMSK                                  0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_NOM_SHFT                                     0x8
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_TUR_BMSK                                    0xff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR10_QUOT_OFFSET_TUR_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004224)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TURBO_QUOT_VMIN_7_0_BMSK                          0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TURBO_QUOT_VMIN_7_0_SHFT                                0x18
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS2_BMSK                                 0xfc0000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS2_SHFT                                     0x12
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS_BMSK                                   0x3f000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_SVS_SHFT                                       0xc
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_NOM_BMSK                                     0xfc0
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_NOM_SHFT                                       0x6
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_TUR_BMSK                                      0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR11_TARG_VOLT_TUR_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004228)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_SVS2_QUOT_VMIN_3_0_BMSK                           0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_SVS2_QUOT_VMIN_3_0_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_SVS_QUOT_VMIN_BMSK                                 0xfff0000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_SVS_QUOT_VMIN_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_NOMINAL_QUOT_VMIN_BMSK                                0xfff0
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_NOMINAL_QUOT_VMIN_SHFT                                   0x4
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_TURBO_QUOT_VMIN_11_8_BMSK                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR11_TURBO_QUOT_VMIN_11_8_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000422c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_SVS_BMSK                              0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_SVS_SHFT                                    0x18
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_NOM_BMSK                                0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_NOM_SHFT                                    0x10
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_TUR_BMSK                                  0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_QUOT_OFFSET_TUR_SHFT                                     0x8
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_SVS2_QUOT_VMIN_11_4_BMSK                                0xff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR11_SVS2_QUOT_VMIN_11_4_SHFT                                 0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004230)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TARG_VOLT_NOM_3_0_BMSK                            0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TARG_VOLT_NOM_3_0_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TARG_VOLT_TUR_BMSK                                 0xfc00000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TARG_VOLT_TUR_SHFT                                      0x16
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TARG_VOLT_BOOST_BMSK                                0x3f0000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TARG_VOLT_BOOST_SHFT                                    0x10
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_SVS_ROSEL_BMSK                                        0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_SVS_ROSEL_SHFT                                           0xc
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_NOMINAL_ROSEL_BMSK                                     0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_NOMINAL_ROSEL_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TURBO_ROSEL_BMSK                                        0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_TURBO_ROSEL_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_BOOST_ROSEL_BMSK                                         0xf
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR12_BOOST_ROSEL_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004234)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_TURBO_QUOT_VMIN_BMSK                              0xfff00000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_TURBO_QUOT_VMIN_SHFT                                    0x14
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_BOOST_QUOT_VMIN_BMSK                                 0xfff00
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_BOOST_QUOT_VMIN_SHFT                                     0x8
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_BMSK                                      0xfc
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_SHFT                                       0x2
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_5_4_BMSK                                   0x3
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR12_TARG_VOLT_SVS_5_4_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR12_QUOT_OFFSET_BOOST_BMSK                           0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR12_QUOT_OFFSET_BOOST_SHFT                                 0x18
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR12_SVS_QUOT_VMIN_BMSK                                 0xfff000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR12_SVS_QUOT_VMIN_SHFT                                      0xc
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR12_NOMINAL_QUOT_VMIN_BMSK                                0xfff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR12_NOMINAL_QUOT_VMIN_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_GFX_MODE_DISABLE_1_0_BMSK                          0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_GFX_MODE_DISABLE_1_0_SHFT                                0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_MSS_MODE_DISABLE_BMSK                              0x38000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_MSS_MODE_DISABLE_SHFT                                    0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_CX_MODE_DISABLE_BMSK                                0x7000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_CX_MODE_DISABLE_SHFT                                     0x18
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR12_AGING_BMSK                                         0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR12_AGING_SHFT                                             0x10
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_NOM_BMSK                                 0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_NOM_SHFT                                    0x8
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_TUR_BMSK                                   0xff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR12_QUOT_OFFSET_TUR_SHFT                                    0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR12_QUOT_OFFSET_SVS_3_0_BMSK                         0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR12_QUOT_OFFSET_SVS_3_0_SHFT                               0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR12_SVS2_QUOT_VMIN_BMSK                               0xfff0000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR12_SVS2_QUOT_VMIN_SHFT                                    0x10
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR12_TARG_VOLT_SVS2_BMSK                                  0xfc00
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR12_TARG_VOLT_SVS2_SHFT                                     0xa
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_LDO_RC_BMSK                                             0x380
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_LDO_RC_SHFT                                               0x7
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_SSC_CX_MODE_DISABLE_BMSK                                 0x70
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_SSC_CX_MODE_DISABLE_SHFT                                  0x4
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_DDR_MODE_DISABLE_BMSK                                     0xe
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_DDR_MODE_DISABLE_SHFT                                     0x1
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_GFX_MODE_DISABLE_2_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_CPR_GFX_MODE_DISABLE_2_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_AON_AGING_BMSK                                         0xff000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_AON_AGING_SHFT                                               0x18
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_NOMP_BMSK                          0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_NOMP_SHFT                              0x14
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_SUT_BMSK                            0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_SUT_SHFT                               0x10
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_MSVS_BMSK                            0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR2_TARG_VOLT_OFFSET_MSVS_SHFT                               0xc
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR1_TARG_VOLT_OFFSET_MSVS_BMSK                             0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR1_TARG_VOLT_OFFSET_MSVS_SHFT                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR0_TARG_VOLT_OFFSET_MSVS_BMSK                              0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR0_TARG_VOLT_OFFSET_MSVS_SHFT                               0x4
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR12_QUOT_OFFSET_SVS_7_4_BMSK                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_CPR12_QUOT_OFFSET_SVS_7_4_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ISENSE_PMOS_COMP_BMSK                                  0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ISENSE_PMOS_COMP_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_SPARE0_BMSK                                             0xe000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_SPARE0_SHFT                                                  0x19
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_1_BMSK                                0x1fe0000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_1_SHFT                                     0x11
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_0_BMSK                                  0x1fe00
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_SRAM_AGING_SENSOR_0_SHFT                                      0x9
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_CPR12_SVS2_ROSEL_BMSK                                       0x1e0
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_CPR12_SVS2_ROSEL_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_CPR9_TARG_VOLT_NOM_BMSK                                      0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_CPR9_TARG_VOLT_NOM_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS1_BASE1_1_0_BMSK                                  0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS1_BASE1_1_0_SHFT                                        0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS1_BASE0_BMSK                                      0x3ff00000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS1_BASE0_SHFT                                            0x14
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS0_BASE1_BMSK                                         0xffc00
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS0_BASE1_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS0_BASE0_BMSK                                           0x3ff
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS0_BASE0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS5_OFFSET_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS5_OFFSET_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS4_OFFSET_BMSK                                      0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS4_OFFSET_SHFT                                           0x18
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS3_OFFSET_BMSK                                       0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS3_OFFSET_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS2_OFFSET_BMSK                                        0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS2_OFFSET_SHFT                                           0x10
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS1_OFFSET_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS1_OFFSET_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS0_OFFSET_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS0_OFFSET_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS1_BASE1_9_2_BMSK                                        0xff
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_TSENS1_BASE1_9_2_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS13_OFFSET_BMSK                                    0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS13_OFFSET_SHFT                                          0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS12_OFFSET_BMSK                                     0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS12_OFFSET_SHFT                                          0x18
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS11_OFFSET_BMSK                                      0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS11_OFFSET_SHFT                                          0x14
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS10_OFFSET_BMSK                                       0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS10_OFFSET_SHFT                                          0x10
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS9_OFFSET_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS9_OFFSET_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS8_OFFSET_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS8_OFFSET_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS7_OFFSET_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS7_OFFSET_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS6_OFFSET_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_TSENS6_OFFSET_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_SPARE0_BMSK                                            0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_SPARE0_SHFT                                                  0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS_CAL_SEL_BMSK                                     0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS_CAL_SEL_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS20_OFFSET_BMSK                                     0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS20_OFFSET_SHFT                                          0x18
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS19_OFFSET_BMSK                                      0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS19_OFFSET_SHFT                                          0x14
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS18_OFFSET_BMSK                                       0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS18_OFFSET_SHFT                                          0x10
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS17_OFFSET_BMSK                                        0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS17_OFFSET_SHFT                                           0xc
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS16_OFFSET_BMSK                                         0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS16_OFFSET_SHFT                                           0x8
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS15_OFFSET_BMSK                                          0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS15_OFFSET_SHFT                                           0x4
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS14_OFFSET_BMSK                                           0xf
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_TSENS14_OFFSET_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_SPARE1_BMSK                                            0xffffffe0
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_SPARE1_SHFT                                                   0x5
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_CPR_LOCAL_RC_BMSK                                            0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_CPR_LOCAL_RC_SHFT                                             0x2
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_CPR_GLOBAL_RC_2_1_BMSK                                        0x3
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_CPR_GLOBAL_RC_2_1_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S5_0_BMSK                                 0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S5_0_SHFT                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S4_BMSK                                   0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S4_SHFT                                         0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S3_BMSK                                    0xe000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S3_SHFT                                         0x19
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S2_BMSK                                    0x1c00000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S2_SHFT                                         0x16
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S1_BMSK                                     0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S1_SHFT                                         0x13
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S0_BMSK                                      0x70000
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_S0_SHFT                                         0x10
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE2_BMSK                                          0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE2_SHFT                                             0x8
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_BMSK                                            0xff
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_VSENSE_FUSE1_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S5_BMSK                                   0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S5_SHFT                                         0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S4_BMSK                                   0x30000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S4_SHFT                                         0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S3_BMSK                                    0xc000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S3_SHFT                                         0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S2_BMSK                                    0x3000000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S2_SHFT                                         0x18
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S1_BMSK                                     0xc00000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S1_SHFT                                         0x16
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S0_BMSK                                     0x300000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE2_S0_SHFT                                         0x14
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S11_BMSK                                     0xe0000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S11_SHFT                                        0x11
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S10_BMSK                                     0x1c000
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S10_SHFT                                         0xe
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S9_BMSK                                       0x3800
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S9_SHFT                                          0xb
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S8_BMSK                                        0x700
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S8_SHFT                                          0x8
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S7_BMSK                                         0xe0
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S7_SHFT                                          0x5
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S6_BMSK                                         0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S6_SHFT                                          0x2
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S5_2_1_BMSK                                      0x3
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_VSENSE_FUSE1_S5_2_1_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_CX_OFFSET2_BMSK                                 0xfc000000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_CX_OFFSET2_SHFT                                       0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_CX_OFFSET1_BMSK                                  0x3f00000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_CX_OFFSET1_SHFT                                       0x14
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_CX_BASE_BMSK                                       0xff000
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_CX_BASE_SHFT                                           0xc
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S11_BMSK                                       0xc00
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S11_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S10_BMSK                                       0x300
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S10_SHFT                                         0x8
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S9_BMSK                                         0xc0
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S9_SHFT                                          0x6
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S8_BMSK                                         0x30
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S8_SHFT                                          0x4
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S7_BMSK                                          0xc
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S7_SHFT                                          0x2
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S6_BMSK                                          0x3
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_VSENSE_FUSE2_S6_SHFT                                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_SPARE0_BMSK                                            0xfff00000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_SPARE0_SHFT                                                  0x14
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_VSENSE_APC_OFFSET2_BMSK                                   0xfc000
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_VSENSE_APC_OFFSET2_SHFT                                       0xe
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_VSENSE_APC_OFFSET1_BMSK                                    0x3f00
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_VSENSE_APC_OFFSET1_SHFT                                       0x8
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_VSENSE_APC_BASE_BMSK                                         0xff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_VSENSE_APC_BASE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004270 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                       18
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                           0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004274 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                       18
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004308)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_BMSK               0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PCIE_PHY_DISABLE_UPPER_LANE_SHFT                     0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_BMSK                   0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_TURING_Q6SS_HVX_DISABLE_SHFT                         0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_BMSK                             0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_QC_SP_DISABLE_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                      0x1fe00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                            0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_BMSK                   0x180000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_1_0_SHFT                       0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                    0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                       0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                    0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                       0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                             0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_BMSK                           0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_CORE1_SHFT                              0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_BMSK                             0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_DISABLE_VPX_SHFT                                0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_BMSK                                    0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DP_DISABLE_SHFT                                       0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                  0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                     0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                         0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                           0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                 0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                   0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                  0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                    0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_BMSK                                  0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DSI_0_DISABLE_SHFT                                    0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_BMSK                                      0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_FD_DISABLE_SHFT                                       0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                            0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                             0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CAM_IPE_1_DISABLE_IF_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_BMSK                                   0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EUD_PORT1_SEL_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_BMSK                                     0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_EUD_IGNR_CSR_SHFT                                     0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                           0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                           0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000430c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                         0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                               0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                         0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                               0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                               0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                     0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                 0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                       0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_BMSK                          0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_WARLOCK_AR50_FUSE_SHFT                               0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_BMSK                                0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SSC_DISABLE_SHFT                                     0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_BMSK             0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SSC_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                  0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_BMSK                 0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SSC_SW_ISLAND_MODE_DISABLE_SHFT                      0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_BMSK                           0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EFUSE_CAM_8BPP_IF_SHFT                               0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                           0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                               0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_WLRK_EN_FUSE_BMSK                                0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_WLRK_EN_FUSE_SHFT                                    0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                            0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_BMSK                      0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MDSS_RESOLUTION_LIMIT_2_SHFT                         0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                            0x7c000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                         0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                            0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_BMSK                            0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MDSS_Q_CONFIG_FUSE_SHFT                               0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                     0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                       0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_BMSK                         0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_FORCE_HW_KEY0_SHFT                           0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_BMSK                               0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EMMC_ICE_DISABLE_SHFT                                 0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                    0x1e0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                      0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                             0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                             0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_2_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_1_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004310)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                           0xfff00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                       0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                          0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                  0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                     0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_BMSK                     0x38000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SYS_CFG_APC0PLL_LVAL_2_0_SHFT                         0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                   0x7fe0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                      0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                     0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                      0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004314)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_BMSK                       0xc0000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APSS_PDXWRPNTRDELAY_SHFT                             0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                    0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                          0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                   0x1fe00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                         0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_BMSK                    0x1f0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_CFG_APC0PLL_LVAL_7_3_SHFT                        0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                              0xffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                 0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                   0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                         0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                            0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                  0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                        0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                  0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                       0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                      0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                           0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_BMSK              0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_NIDEN_DISABLE_SHFT                   0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                            0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                       0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                           0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                        0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                            0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                   0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                       0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                    0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                        0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                            0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                               0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_BMSK                         0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_DBGEN_DISABLE_SHFT                            0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_DBGEN_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                    0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                       0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                         0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                            0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                 0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                    0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                          0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                         0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                            0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                        0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                          0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_BMSK                                 0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_EUD_DISABLE_SHFT                                   0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_BMSK                        0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DFD_DISABLE_SHFT                          0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                           0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                             0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                            0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                             0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                         0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                          0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_NIDEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_BMSK                            0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DBGEN_DISABLE_SHFT                             0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_BMSK                             0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPU_DAPEN_DISABLE_SHFT                             0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                  0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                  0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_BMSK                      0xff000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_APC1PLL_LVAL_SHFT                            0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                       0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_BMSK                         0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_CFG_L3_SIZE_RED_SHFT                             0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_BMSK                    0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_AUTO_CCI_RCG_CFG_DISABLE_SHFT                        0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                          0x1f8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                               0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                         0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                            0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_BMSK                                     0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_DOLBY_BIT_SHFT                                        0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_BMSK                           0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SSC_SDC_CCD_DISABLE_SHFT                              0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_BMSK                                0xc00
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_NQ_WRLK_RD_FUSE_SHFT                                  0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK               0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                 0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                              0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_BMSK                            0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_SHFT                             0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                               0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                           0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                            0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                           0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                           0x0

#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004320)
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_16_LSB_ADDR, HWIO_QFPROM_CORR_QC_SPARE_16_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_SPARE0_BMSK                                            0xffffffe0
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_SPARE0_SHFT                                                   0x5
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_AON_TARG_VOLT_BMSK                                           0x1f
#define HWIO_QFPROM_CORR_QC_SPARE_16_LSB_AON_TARG_VOLT_SHFT                                            0x0

#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004324)
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_RMSK                                                     0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_16_MSB_ADDR, HWIO_QFPROM_CORR_QC_SPARE_16_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_SUBBINB_BMSK                                             0xf00000
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_SUBBINB_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_SUBBINA_BMSK                                              0xf0000
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_SUBBINA_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_XO_SHUTDOWN_DISABLE_BMSK                                   0x8000
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_XO_SHUTDOWN_DISABLE_SHFT                                      0xf
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_RETENTION_FAIL_BMSK                                        0x4000
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_RETENTION_FAIL_SHFT                                           0xe
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_TURBO_MODE_ONLY_BMSK                                       0x2000
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_TURBO_MODE_ONLY_SHFT                                          0xd
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_CPU_ACC_BMSK                                               0x1f00
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_CPU_ACC_SHFT                                                  0x8
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_RBSC_MX_RET_BMSK                                             0xfe
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_RBSC_MX_RET_SHFT                                              0x1
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_SPARE0_BMSK                                                   0x1
#define HWIO_QFPROM_CORR_QC_SPARE_16_MSB_SPARE0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_MAXn                                                         18
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK                                                   0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_MAXn                                                         18
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004338 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000433c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                         0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004348)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                 0xffff0000
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                       0x10
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000434c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                         0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                   0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                      1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                   0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                         0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                     0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                       0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                          0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                         0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                               0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                      1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                     0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                       0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                          0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                         0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                          0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004360 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                            3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004364 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                            3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                           0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004380)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004384)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004388 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                            3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000438c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                            3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                           0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a8)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043ac)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                        55
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                  0xffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                        55
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                            0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                        0x1fffe
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                            0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                              0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                              0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004570 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                   1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004574 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                            0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                   1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004580)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                    0xffff0000
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                          0x10
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                    0xffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004584)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                            0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                           0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004588 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_MAXn                                                          3
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_HASH_DATA0_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_HASH_DATA0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000458c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_RMSK                                                   0xffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_MAXn                                                          3
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_HASH_DATA1_BMSK                                        0xffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_HASH_DATA1_SHFT                                             0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045a8)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_HASH_DATA0_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_HASH_DATA0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045ac)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RMSK                                                   0xffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RSVD0_BMSK                                             0xfffffc
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RSVD0_SHFT                                                  0x2
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_BMSK                                   0x2
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_SHFT                                   0x1
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_BMSK                                    0x1
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004410 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004414 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004418 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000441c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                           0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, HWIO_SEC_CTRL_HW_VERSION_RMSK)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                     0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                           0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                      0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                           0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                          0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                             0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, HWIO_FEATURE_CONFIG0_RMSK)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_PCIE_PHY_DISABLE_UPPER_LANE_BMSK                                   0x80000000
#define HWIO_FEATURE_CONFIG0_PCIE_PHY_DISABLE_UPPER_LANE_SHFT                                         0x1f
#define HWIO_FEATURE_CONFIG0_TURING_Q6SS_HVX_DISABLE_BMSK                                       0x40000000
#define HWIO_FEATURE_CONFIG0_TURING_Q6SS_HVX_DISABLE_SHFT                                             0x1e
#define HWIO_FEATURE_CONFIG0_QC_SP_DISABLE_BMSK                                                 0x20000000
#define HWIO_FEATURE_CONFIG0_QC_SP_DISABLE_SHFT                                                       0x1d
#define HWIO_FEATURE_CONFIG0_GFX3D_FREQ_LIMIT_VAL_BMSK                                          0x1fe00000
#define HWIO_FEATURE_CONFIG0_GFX3D_FREQ_LIMIT_VAL_SHFT                                                0x15
#define HWIO_FEATURE_CONFIG0_MDSS_RESOLUTION_LIMIT_1_0_BMSK                                       0x180000
#define HWIO_FEATURE_CONFIG0_MDSS_RESOLUTION_LIMIT_1_0_SHFT                                           0x13
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_ENCODE_DISABLE_BMSK                                        0x40000
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_ENCODE_DISABLE_SHFT                                           0x12
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_DECODE_DISABLE_BMSK                                        0x20000
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_DECODE_DISABLE_SHFT                                           0x11
#define HWIO_FEATURE_CONFIG0_VENUS_4K_DISABLE_BMSK                                                 0x10000
#define HWIO_FEATURE_CONFIG0_VENUS_4K_DISABLE_SHFT                                                    0x10
#define HWIO_FEATURE_CONFIG0_VENUS_DISABLE_CORE1_BMSK                                               0x8000
#define HWIO_FEATURE_CONFIG0_VENUS_DISABLE_CORE1_SHFT                                                  0xf
#define HWIO_FEATURE_CONFIG0_VENUS_DISABLE_VPX_BMSK                                                 0x4000
#define HWIO_FEATURE_CONFIG0_VENUS_DISABLE_VPX_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG0_DP_DISABLE_BMSK                                                        0x2000
#define HWIO_FEATURE_CONFIG0_DP_DISABLE_SHFT                                                           0xd
#define HWIO_FEATURE_CONFIG0_HDCP_DISABLE_BMSK                                                      0x1000
#define HWIO_FEATURE_CONFIG0_HDCP_DISABLE_SHFT                                                         0xc
#define HWIO_FEATURE_CONFIG0_MDP_APICAL_LTC_DISABLE_BMSK                                             0x800
#define HWIO_FEATURE_CONFIG0_MDP_APICAL_LTC_DISABLE_SHFT                                               0xb
#define HWIO_FEATURE_CONFIG0_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                                     0x400
#define HWIO_FEATURE_CONFIG0_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                                       0xa
#define HWIO_FEATURE_CONFIG0_DSI_1_DISABLE_BMSK                                                      0x200
#define HWIO_FEATURE_CONFIG0_DSI_1_DISABLE_SHFT                                                        0x9
#define HWIO_FEATURE_CONFIG0_DSI_0_DISABLE_BMSK                                                      0x100
#define HWIO_FEATURE_CONFIG0_DSI_0_DISABLE_SHFT                                                        0x8
#define HWIO_FEATURE_CONFIG0_FD_DISABLE_BMSK                                                          0x80
#define HWIO_FEATURE_CONFIG0_FD_DISABLE_SHFT                                                           0x7
#define HWIO_FEATURE_CONFIG0_CSID_DPCM_14_DISABLE_BMSK                                                0x40
#define HWIO_FEATURE_CONFIG0_CSID_DPCM_14_DISABLE_SHFT                                                 0x6
#define HWIO_FEATURE_CONFIG0_CAM_IPE_1_DISABLE_IF_BMSK                                                0x20
#define HWIO_FEATURE_CONFIG0_CAM_IPE_1_DISABLE_IF_SHFT                                                 0x5
#define HWIO_FEATURE_CONFIG0_EUD_PORT1_SEL_BMSK                                                       0x10
#define HWIO_FEATURE_CONFIG0_EUD_PORT1_SEL_SHFT                                                        0x4
#define HWIO_FEATURE_CONFIG0_EUD_IGNR_CSR_BMSK                                                         0x8
#define HWIO_FEATURE_CONFIG0_EUD_IGNR_CSR_SHFT                                                         0x3
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_BMSK                                               0x7
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_SHFT                                               0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, HWIO_FEATURE_CONFIG1_RMSK)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY1_BMSK                                             0x80000000
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY1_SHFT                                                   0x1f
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY0_BMSK                                             0x40000000
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY0_SHFT                                                   0x1e
#define HWIO_FEATURE_CONFIG1_ICE_DISABLE_BMSK                                                   0x20000000
#define HWIO_FEATURE_CONFIG1_ICE_DISABLE_SHFT                                                         0x1d
#define HWIO_FEATURE_CONFIG1_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                                     0x10000000
#define HWIO_FEATURE_CONFIG1_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                                           0x1c
#define HWIO_FEATURE_CONFIG1_WARLOCK_AR50_FUSE_BMSK                                              0x8000000
#define HWIO_FEATURE_CONFIG1_WARLOCK_AR50_FUSE_SHFT                                                   0x1b
#define HWIO_FEATURE_CONFIG1_SSC_DISABLE_BMSK                                                    0x4000000
#define HWIO_FEATURE_CONFIG1_SSC_DISABLE_SHFT                                                         0x1a
#define HWIO_FEATURE_CONFIG1_SSC_ISLAND_MODE_Q6_CLK_DISABLE_BMSK                                 0x2000000
#define HWIO_FEATURE_CONFIG1_SSC_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                                      0x19
#define HWIO_FEATURE_CONFIG1_SSC_SW_ISLAND_MODE_DISABLE_BMSK                                     0x1000000
#define HWIO_FEATURE_CONFIG1_SSC_SW_ISLAND_MODE_DISABLE_SHFT                                          0x18
#define HWIO_FEATURE_CONFIG1_EFUSE_CAM_8BPP_IF_BMSK                                               0x800000
#define HWIO_FEATURE_CONFIG1_EFUSE_CAM_8BPP_IF_SHFT                                                   0x17
#define HWIO_FEATURE_CONFIG1_APS_RESET_DISABLE_BMSK                                               0x400000
#define HWIO_FEATURE_CONFIG1_APS_RESET_DISABLE_SHFT                                                   0x16
#define HWIO_FEATURE_CONFIG1_WRLK_EN_FUSE_BMSK                                                    0x200000
#define HWIO_FEATURE_CONFIG1_WRLK_EN_FUSE_SHFT                                                        0x15
#define HWIO_FEATURE_CONFIG1_APB2JTAG_DISABLE_BMSK                                                0x100000
#define HWIO_FEATURE_CONFIG1_APB2JTAG_DISABLE_SHFT                                                    0x14
#define HWIO_FEATURE_CONFIG1_MDSS_RESOLUTION_LIMIT_2_BMSK                                          0x80000
#define HWIO_FEATURE_CONFIG1_MDSS_RESOLUTION_LIMIT_2_SHFT                                             0x13
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_BMSK                                                0x7c000
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG1_PRNG_TESTMODE_DISABLE_BMSK                                             0x2000
#define HWIO_FEATURE_CONFIG1_PRNG_TESTMODE_DISABLE_SHFT                                                0xd
#define HWIO_FEATURE_CONFIG1_MDSS_Q_CONFIG_FUSE_BMSK                                                0x1000
#define HWIO_FEATURE_CONFIG1_MDSS_Q_CONFIG_FUSE_SHFT                                                   0xc
#define HWIO_FEATURE_CONFIG1_MOCHA_PART_BMSK                                                         0x800
#define HWIO_FEATURE_CONFIG1_MOCHA_PART_SHFT                                                           0xb
#define HWIO_FEATURE_CONFIG1_EMMC_ICE_FORCE_HW_KEY0_BMSK                                             0x400
#define HWIO_FEATURE_CONFIG1_EMMC_ICE_FORCE_HW_KEY0_SHFT                                               0xa
#define HWIO_FEATURE_CONFIG1_EMMC_ICE_DISABLE_BMSK                                                   0x200
#define HWIO_FEATURE_CONFIG1_EMMC_ICE_DISABLE_SHFT                                                     0x9
#define HWIO_FEATURE_CONFIG1_VENDOR_LOCK_BMSK                                                        0x1e0
#define HWIO_FEATURE_CONFIG1_VENDOR_LOCK_SHFT                                                          0x5
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_BMSK                                              0x10
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_SHFT                                               0x4
#define HWIO_FEATURE_CONFIG1_VFE_RESOLUTION_LIMIT_BMSK                                                 0x8
#define HWIO_FEATURE_CONFIG1_VFE_RESOLUTION_LIMIT_SHFT                                                 0x3
#define HWIO_FEATURE_CONFIG1_PCIE_2_DISABLE_BMSK                                                       0x4
#define HWIO_FEATURE_CONFIG1_PCIE_2_DISABLE_SHFT                                                       0x2
#define HWIO_FEATURE_CONFIG1_PCIE_1_DISABLE_BMSK                                                       0x2
#define HWIO_FEATURE_CONFIG1_PCIE_1_DISABLE_SHFT                                                       0x1
#define HWIO_FEATURE_CONFIG1_PCIE_0_DISABLE_BMSK                                                       0x1
#define HWIO_FEATURE_CONFIG1_PCIE_0_DISABLE_SHFT                                                       0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, HWIO_FEATURE_CONFIG2_RMSK)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_MDSP_FW_DISABLE_BMSK                                               0xfff00000
#define HWIO_FEATURE_CONFIG2_MDSP_FW_DISABLE_SHFT                                                     0x14
#define HWIO_FEATURE_CONFIG2_MODEM_TCM_BOOT_DISABLE_BMSK                                           0x80000
#define HWIO_FEATURE_CONFIG2_MODEM_TCM_BOOT_DISABLE_SHFT                                              0x13
#define HWIO_FEATURE_CONFIG2_NAV_DISABLE_BMSK                                                      0x40000
#define HWIO_FEATURE_CONFIG2_NAV_DISABLE_SHFT                                                         0x12
#define HWIO_FEATURE_CONFIG2_SYS_CFG_APC0PLL_LVAL_2_0_BMSK                                         0x38000
#define HWIO_FEATURE_CONFIG2_SYS_CFG_APC0PLL_LVAL_2_0_SHFT                                             0xf
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SPARE_BMSK                                       0x7fe0
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SPARE_SHFT                                          0x5
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SLICE_BMSK                                         0x1f
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SLICE_SHFT                                          0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, HWIO_FEATURE_CONFIG3_RMSK)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_APSS_PDXWRPNTRDELAY_BMSK                                           0xc0000000
#define HWIO_FEATURE_CONFIG3_APSS_PDXWRPNTRDELAY_SHFT                                                 0x1e
#define HWIO_FEATURE_CONFIG3_SYS_APCSCFGAPMBOOTONMX_BMSK                                        0x20000000
#define HWIO_FEATURE_CONFIG3_SYS_APCSCFGAPMBOOTONMX_SHFT                                              0x1d
#define HWIO_FEATURE_CONFIG3_SYS_APCCCFGCPUPRESENT_N_BMSK                                       0x1fe00000
#define HWIO_FEATURE_CONFIG3_SYS_APCCCFGCPUPRESENT_N_SHFT                                             0x15
#define HWIO_FEATURE_CONFIG3_SYS_CFG_APC0PLL_LVAL_7_3_BMSK                                        0x1f0000
#define HWIO_FEATURE_CONFIG3_SYS_CFG_APC0PLL_LVAL_7_3_SHFT                                            0x10
#define HWIO_FEATURE_CONFIG3_MODEM_VU_DISABLE_BMSK                                                  0xffff
#define HWIO_FEATURE_CONFIG3_MODEM_VU_DISABLE_SHFT                                                     0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, HWIO_FEATURE_CONFIG4_RMSK)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_QC_APPS_SPNIDEN_DISABLE_BMSK                                       0x80000000
#define HWIO_FEATURE_CONFIG4_QC_APPS_SPNIDEN_DISABLE_SHFT                                             0x1f
#define HWIO_FEATURE_CONFIG4_QC_MSS_NIDEN_DISABLE_BMSK                                          0x40000000
#define HWIO_FEATURE_CONFIG4_QC_MSS_NIDEN_DISABLE_SHFT                                                0x1e
#define HWIO_FEATURE_CONFIG4_QC_SSC_NIDEN_DISABLE_BMSK                                          0x20000000
#define HWIO_FEATURE_CONFIG4_QC_SSC_NIDEN_DISABLE_SHFT                                                0x1d
#define HWIO_FEATURE_CONFIG4_QC_CAM_ICP_NIDEN_DISABLE_BMSK                                      0x10000000
#define HWIO_FEATURE_CONFIG4_QC_CAM_ICP_NIDEN_DISABLE_SHFT                                            0x1c
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                                      0x8000000
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                                           0x1b
#define HWIO_FEATURE_CONFIG4_QC_WCSS_NIDEN_DISABLE_BMSK                                          0x4000000
#define HWIO_FEATURE_CONFIG4_QC_WCSS_NIDEN_DISABLE_SHFT                                               0x1a
#define HWIO_FEATURE_CONFIG4_QC_LPASS_TURING_NIDEN_DISABLE_BMSK                                  0x2000000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_TURING_NIDEN_DISABLE_SHFT                                       0x19
#define HWIO_FEATURE_CONFIG4_QC_DAP_NIDEN_DISABLE_BMSK                                           0x1000000
#define HWIO_FEATURE_CONFIG4_QC_DAP_NIDEN_DISABLE_SHFT                                                0x18
#define HWIO_FEATURE_CONFIG4_QC_APPS_NIDEN_DISABLE_BMSK                                           0x800000
#define HWIO_FEATURE_CONFIG4_QC_APPS_NIDEN_DISABLE_SHFT                                               0x17
#define HWIO_FEATURE_CONFIG4_QC_MSS_DBGEN_DISABLE_BMSK                                            0x400000
#define HWIO_FEATURE_CONFIG4_QC_MSS_DBGEN_DISABLE_SHFT                                                0x16
#define HWIO_FEATURE_CONFIG4_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                                       0x200000
#define HWIO_FEATURE_CONFIG4_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                                           0x15
#define HWIO_FEATURE_CONFIG4_QC_VENUS_0_DBGEN_DISABLE_BMSK                                        0x100000
#define HWIO_FEATURE_CONFIG4_QC_VENUS_0_DBGEN_DISABLE_SHFT                                            0x14
#define HWIO_FEATURE_CONFIG4_QC_SPARE1_DISABLE_BMSK                                                0x80000
#define HWIO_FEATURE_CONFIG4_QC_SPARE1_DISABLE_SHFT                                                   0x13
#define HWIO_FEATURE_CONFIG4_QC_SSC_DBGEN_DISABLE_BMSK                                             0x40000
#define HWIO_FEATURE_CONFIG4_QC_SSC_DBGEN_DISABLE_SHFT                                                0x12
#define HWIO_FEATURE_CONFIG4_QC_CAM_ICP_DBGEN_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG4_QC_CAM_ICP_DBGEN_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                                        0x10000
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                                           0x10
#define HWIO_FEATURE_CONFIG4_QC_WCSS_DBGEN_DISABLE_BMSK                                             0x8000
#define HWIO_FEATURE_CONFIG4_QC_WCSS_DBGEN_DISABLE_SHFT                                                0xf
#define HWIO_FEATURE_CONFIG4_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                                     0x4000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                                        0xe
#define HWIO_FEATURE_CONFIG4_QC_DAP_DBGEN_DISABLE_BMSK                                              0x2000
#define HWIO_FEATURE_CONFIG4_QC_DAP_DBGEN_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG4_QC_APPS_DBGEN_DISABLE_BMSK                                             0x1000
#define HWIO_FEATURE_CONFIG4_QC_APPS_DBGEN_DISABLE_SHFT                                                0xc
#define HWIO_FEATURE_CONFIG4_QC_DAP_DEVICEEN_DISABLE_BMSK                                            0x800
#define HWIO_FEATURE_CONFIG4_QC_DAP_DEVICEEN_DISABLE_SHFT                                              0xb
#define HWIO_FEATURE_CONFIG4_QC_EUD_DISABLE_BMSK                                                     0x400
#define HWIO_FEATURE_CONFIG4_QC_EUD_DISABLE_SHFT                                                       0xa
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_DFD_DISABLE_BMSK                                            0x200
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_DFD_DISABLE_SHFT                                              0x9
#define HWIO_FEATURE_CONFIG4_QC_DEBUG_BUS_DISABLE_BMSK                                               0x100
#define HWIO_FEATURE_CONFIG4_QC_DEBUG_BUS_DISABLE_SHFT                                                 0x8
#define HWIO_FEATURE_CONFIG4_QC_DCC_DEBUG_DISABLE_BMSK                                                0x80
#define HWIO_FEATURE_CONFIG4_QC_DCC_DEBUG_DISABLE_SHFT                                                 0x7
#define HWIO_FEATURE_CONFIG4_QC_APPS_APB_DFD_DISABLE_BMSK                                             0x40
#define HWIO_FEATURE_CONFIG4_QC_APPS_APB_DFD_DISABLE_SHFT                                              0x6
#define HWIO_FEATURE_CONFIG4_QC_GPU_NIDEN_DISABLE_BMSK                                                0x20
#define HWIO_FEATURE_CONFIG4_QC_GPU_NIDEN_DISABLE_SHFT                                                 0x5
#define HWIO_FEATURE_CONFIG4_QC_GPU_DBGEN_DISABLE_BMSK                                                0x10
#define HWIO_FEATURE_CONFIG4_QC_GPU_DBGEN_DISABLE_SHFT                                                 0x4
#define HWIO_FEATURE_CONFIG4_QC_GPU_DAPEN_DISABLE_BMSK                                                 0x8
#define HWIO_FEATURE_CONFIG4_QC_GPU_DAPEN_DISABLE_SHFT                                                 0x3
#define HWIO_FEATURE_CONFIG4_QDI_SPMI_DISABLE_BMSK                                                     0x4
#define HWIO_FEATURE_CONFIG4_QDI_SPMI_DISABLE_SHFT                                                     0x2
#define HWIO_FEATURE_CONFIG4_SM_BIST_DISABLE_BMSK                                                      0x2
#define HWIO_FEATURE_CONFIG4_SM_BIST_DISABLE_SHFT                                                      0x1
#define HWIO_FEATURE_CONFIG4_TIC_DISABLE_BMSK                                                          0x1
#define HWIO_FEATURE_CONFIG4_TIC_DISABLE_SHFT                                                          0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, HWIO_FEATURE_CONFIG5_RMSK)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SYS_CFG_APC1PLL_LVAL_BMSK                                          0xff000000
#define HWIO_FEATURE_CONFIG5_SYS_CFG_APC1PLL_LVAL_SHFT                                                0x18
#define HWIO_FEATURE_CONFIG5_RSVD1_BMSK                                                           0x800000
#define HWIO_FEATURE_CONFIG5_RSVD1_SHFT                                                               0x17
#define HWIO_FEATURE_CONFIG5_SYS_CFG_L3_SIZE_RED_BMSK                                             0x400000
#define HWIO_FEATURE_CONFIG5_SYS_CFG_L3_SIZE_RED_SHFT                                                 0x16
#define HWIO_FEATURE_CONFIG5_AUTO_CCI_RCG_CFG_DISABLE_BMSK                                        0x200000
#define HWIO_FEATURE_CONFIG5_AUTO_CCI_RCG_CFG_DISABLE_SHFT                                            0x15
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FSM_FUSE_BMSK                                              0x1f8000
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FSM_FUSE_SHFT                                                   0xf
#define HWIO_FEATURE_CONFIG5_RSVD0_BMSK                                                             0x4000
#define HWIO_FEATURE_CONFIG5_RSVD0_SHFT                                                                0xe
#define HWIO_FEATURE_CONFIG5_DOLBY_BIT_BMSK                                                         0x2000
#define HWIO_FEATURE_CONFIG5_DOLBY_BIT_SHFT                                                            0xd
#define HWIO_FEATURE_CONFIG5_SSC_SDC_CCD_DISABLE_BMSK                                               0x1000
#define HWIO_FEATURE_CONFIG5_SSC_SDC_CCD_DISABLE_SHFT                                                  0xc
#define HWIO_FEATURE_CONFIG5_NQ_WRLK_RD_FUSE_BMSK                                                    0xc00
#define HWIO_FEATURE_CONFIG5_NQ_WRLK_RD_FUSE_SHFT                                                      0xa
#define HWIO_FEATURE_CONFIG5_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                                   0x200
#define HWIO_FEATURE_CONFIG5_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                                     0x9
#define HWIO_FEATURE_CONFIG5_QC_SPARE0_DISABLE_BMSK                                                  0x100
#define HWIO_FEATURE_CONFIG5_QC_SPARE0_DISABLE_SHFT                                                    0x8
#define HWIO_FEATURE_CONFIG5_QC_LLCC_DSRW_DISABLE_BMSK                                                0x80
#define HWIO_FEATURE_CONFIG5_QC_LLCC_DSRW_DISABLE_SHFT                                                 0x7
#define HWIO_FEATURE_CONFIG5_QC_SPARE5_DISABLE_BMSK                                                   0x40
#define HWIO_FEATURE_CONFIG5_QC_SPARE5_DISABLE_SHFT                                                    0x6
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPIDEN_DISABLE_BMSK                                               0x20
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPIDEN_DISABLE_SHFT                                                0x5
#define HWIO_FEATURE_CONFIG5_QC_APPS_SPIDEN_DISABLE_BMSK                                              0x10
#define HWIO_FEATURE_CONFIG5_QC_APPS_SPIDEN_DISABLE_SHFT                                               0x4
#define HWIO_FEATURE_CONFIG5_QC_SPARE4_DISABLE_BMSK                                                    0x8
#define HWIO_FEATURE_CONFIG5_QC_SPARE4_DISABLE_SHFT                                                    0x3
#define HWIO_FEATURE_CONFIG5_QC_SPARE3_DISABLE_BMSK                                                    0x4
#define HWIO_FEATURE_CONFIG5_QC_SPARE3_DISABLE_SHFT                                                    0x2
#define HWIO_FEATURE_CONFIG5_QC_SPARE2_DISABLE_BMSK                                                    0x2
#define HWIO_FEATURE_CONFIG5_QC_SPARE2_DISABLE_SHFT                                                    0x1
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPNIDEN_DISABLE_BMSK                                               0x1
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPNIDEN_DISABLE_SHFT                                               0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, HWIO_FEATURE_CONFIG6_RMSK)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK                              0xfffc0000
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                                    0x12
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_BMSK                                                0x3ffff
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_SHFT                                                    0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, HWIO_FEATURE_CONFIG7_RMSK)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_BMSK                                        0xfffc0000
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_SHFT                                              0x12
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                                0x3ffff
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                                    0x0

#define HWIO_FEATURE_CONFIG8_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_FEATURE_CONFIG8_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG8_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, HWIO_FEATURE_CONFIG8_RMSK)
#define HWIO_FEATURE_CONFIG8_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, m)
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_PATCH_VERSION_BMSK                                       0xfe000000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_PATCH_VERSION_SHFT                                             0x19
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_BMSK                                         0x1fc0000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_SHFT                                              0x12
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_BMSK                                              0x30000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_SHFT                                                 0x10
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_BMSK                                                    0x8000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_SHFT                                                       0xf
#define HWIO_FEATURE_CONFIG8_EFUSE_TURING_Q6SS_PLL_L_MAX_6_BMSK                                     0x4000
#define HWIO_FEATURE_CONFIG8_EFUSE_TURING_Q6SS_PLL_L_MAX_6_SHFT                                        0xe
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_BMSK                                                0x2000
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_SHFT                                                   0xd
#define HWIO_FEATURE_CONFIG8_EFUSE_TURING_Q6SS_PLL_L_MAX_5_BMSK                                     0x1000
#define HWIO_FEATURE_CONFIG8_EFUSE_TURING_Q6SS_PLL_L_MAX_5_SHFT                                        0xc
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_BMSK                                                0x800
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_SHFT                                                  0xb
#define HWIO_FEATURE_CONFIG8_EFUSE_TURING_Q6SS_PLL_L_MAX_4_BMSK                                      0x400
#define HWIO_FEATURE_CONFIG8_EFUSE_TURING_Q6SS_PLL_L_MAX_4_SHFT                                        0xa
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_BMSK                                                  0x200
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_SHFT                                                    0x9
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_BMSK                                               0x100
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_SHFT                                                 0x8
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_BMSK                                                        0xff
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_SHFT                                                         0x0

#define HWIO_FEATURE_CONFIG9_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_FEATURE_CONFIG9_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG9_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, HWIO_FEATURE_CONFIG9_RMSK)
#define HWIO_FEATURE_CONFIG9_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, m)
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_BMSK                                     0x80000000
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_SHFT                                           0x1f
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                    0x40000000
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                          0x1e
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_BMSK                                          0x20000000
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_SHFT                                                0x1d
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_BMSK                                                  0x10000000
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_SHFT                                                        0x1c
#define HWIO_FEATURE_CONFIG9_EMMC_ICE_FORCE_HW_KEY1_BMSK                                         0x8000000
#define HWIO_FEATURE_CONFIG9_EMMC_ICE_FORCE_HW_KEY1_SHFT                                              0x1b
#define HWIO_FEATURE_CONFIG9_EFUSE_TURING_Q6SS_PLL_L_MAX_7_BMSK                                  0x4000000
#define HWIO_FEATURE_CONFIG9_EFUSE_TURING_Q6SS_PLL_L_MAX_7_SHFT                                       0x1a
#define HWIO_FEATURE_CONFIG9_PERIPH_DRV_STRENGTH_SETTING_BMSK                                    0x3800000
#define HWIO_FEATURE_CONFIG9_PERIPH_DRV_STRENGTH_SETTING_SHFT                                         0x17
#define HWIO_FEATURE_CONFIG9_EFUSE_TURING_Q6SS_PLL_L_MAX_3_0_BMSK                                 0x780000
#define HWIO_FEATURE_CONFIG9_EFUSE_TURING_Q6SS_PLL_L_MAX_3_0_SHFT                                     0x13
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_BMSK                                                       0x78000
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SHFT                                                           0xf
#define HWIO_FEATURE_CONFIG9_PLL_CFG_BMSK                                                           0x7ff0
#define HWIO_FEATURE_CONFIG9_PLL_CFG_SHFT                                                              0x4
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_BMSK                                                    0xf
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_SHFT                                                    0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006040)
#define HWIO_OEM_CONFIG0_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, HWIO_OEM_CONFIG0_RMSK)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_DCC_DEBUG_DISABLE_BMSK                                                 0x80000000
#define HWIO_OEM_CONFIG0_DCC_DEBUG_DISABLE_SHFT                                                       0x1f
#define HWIO_OEM_CONFIG0_APPS_APB_DFD_DISABLE_BMSK                                              0x40000000
#define HWIO_OEM_CONFIG0_APPS_APB_DFD_DISABLE_SHFT                                                    0x1e
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                 0x20000000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                       0x1d
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_BMSK                                              0x10000000
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_SHFT                                                    0x1c
#define HWIO_OEM_CONFIG0_SP_DISABLE_BMSK                                                         0x8000000
#define HWIO_OEM_CONFIG0_SP_DISABLE_SHFT                                                              0x1b
#define HWIO_OEM_CONFIG0_RSVD2_BMSK                                                              0x6000000
#define HWIO_OEM_CONFIG0_RSVD2_SHFT                                                                   0x19
#define HWIO_OEM_CONFIG0_MSS_HASH_INTEGRITY_CHECK_ENABLE_BMSK                                    0x1000000
#define HWIO_OEM_CONFIG0_MSS_HASH_INTEGRITY_CHECK_ENABLE_SHFT                                         0x18
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                   0x800000
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                       0x17
#define HWIO_OEM_CONFIG0_USB_SS_DISABLE_BMSK                                                      0x400000
#define HWIO_OEM_CONFIG0_USB_SS_DISABLE_SHFT                                                          0x16
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_BMSK                                               0x200000
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_SHFT                                                   0x15
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_BMSK                                                0x100000
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_SHFT                                                    0x14
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_BMSK                                              0x80000
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_SHFT                                                 0x13
#define HWIO_OEM_CONFIG0_ROOT_CERT_TOTAL_NUM_BMSK                                                  0x60000
#define HWIO_OEM_CONFIG0_ROOT_CERT_TOTAL_NUM_SHFT                                                     0x11
#define HWIO_OEM_CONFIG0_PBL_USB_TYPE_C_DISABLE_BMSK                                               0x10000
#define HWIO_OEM_CONFIG0_PBL_USB_TYPE_C_DISABLE_SHFT                                                  0x10
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                       0x8000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                          0xf
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                               0x4000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                  0xe
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                      0x2000
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                         0xd
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_BMSK                                                  0x1000
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_SHFT                                                     0xc
#define HWIO_OEM_CONFIG0_SPI_CLK_BOOT_FREQ_BMSK                                                      0x800
#define HWIO_OEM_CONFIG0_SPI_CLK_BOOT_FREQ_SHFT                                                        0xb
#define HWIO_OEM_CONFIG0_RSVD0_BMSK                                                                  0x400
#define HWIO_OEM_CONFIG0_RSVD0_SHFT                                                                    0xa
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                              0x3e0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                0x5
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_BMSK                                                     0x10
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_SHFT                                                      0x4
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                   0x8
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                   0x3
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                      0x4
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                      0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                             0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                             0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                          0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                          0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006044)
#define HWIO_OEM_CONFIG1_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, HWIO_OEM_CONFIG1_RMSK)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_BMSK                                                 0x80000000
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_SHFT                                                       0x1f
#define HWIO_OEM_CONFIG1_SPARE5_DISABLE_BMSK                                                    0x40000000
#define HWIO_OEM_CONFIG1_SPARE5_DISABLE_SHFT                                                          0x1e
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_BMSK                                                0x20000000
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_SHFT                                                      0x1d
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_BMSK                                               0x10000000
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_SHFT                                                     0x1c
#define HWIO_OEM_CONFIG1_SPARE4_DISABLE_BMSK                                                     0x8000000
#define HWIO_OEM_CONFIG1_SPARE4_DISABLE_SHFT                                                          0x1b
#define HWIO_OEM_CONFIG1_SPARE3_DISABLE_BMSK                                                     0x4000000
#define HWIO_OEM_CONFIG1_SPARE3_DISABLE_SHFT                                                          0x1a
#define HWIO_OEM_CONFIG1_SPARE2_DISABLE_BMSK                                                     0x2000000
#define HWIO_OEM_CONFIG1_SPARE2_DISABLE_SHFT                                                          0x19
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_BMSK                                                0x1000000
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_SHFT                                                     0x18
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_BMSK                                                0x800000
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_SHFT                                                    0x17
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_BMSK                                                   0x400000
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_SHFT                                                       0x16
#define HWIO_OEM_CONFIG1_SSC_NIDEN_DISABLE_BMSK                                                   0x200000
#define HWIO_OEM_CONFIG1_SSC_NIDEN_DISABLE_SHFT                                                       0x15
#define HWIO_OEM_CONFIG1_CAM_ICP_NIDEN_DISABLE_BMSK                                               0x100000
#define HWIO_OEM_CONFIG1_CAM_ICP_NIDEN_DISABLE_SHFT                                                   0x14
#define HWIO_OEM_CONFIG1_AOSS_AOP_NIDEN_DISABLE_BMSK                                               0x80000
#define HWIO_OEM_CONFIG1_AOSS_AOP_NIDEN_DISABLE_SHFT                                                  0x13
#define HWIO_OEM_CONFIG1_WCSS_NIDEN_DISABLE_BMSK                                                   0x40000
#define HWIO_OEM_CONFIG1_WCSS_NIDEN_DISABLE_SHFT                                                      0x12
#define HWIO_OEM_CONFIG1_LPASS_TURING_NIDEN_DISABLE_BMSK                                           0x20000
#define HWIO_OEM_CONFIG1_LPASS_TURING_NIDEN_DISABLE_SHFT                                              0x11
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_BMSK                                                    0x10000
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_SHFT                                                       0x10
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                    0x8000
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                       0xf
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_BMSK                                                     0x4000
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_SHFT                                                        0xe
#define HWIO_OEM_CONFIG1_A5X_ISDB_DBGEN_DISABLE_BMSK                                                0x2000
#define HWIO_OEM_CONFIG1_A5X_ISDB_DBGEN_DISABLE_SHFT                                                   0xd
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_BMSK                                                 0x1000
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_SHFT                                                    0xc
#define HWIO_OEM_CONFIG1_SPARE1_DISABLE_BMSK                                                         0x800
#define HWIO_OEM_CONFIG1_SPARE1_DISABLE_SHFT                                                           0xb
#define HWIO_OEM_CONFIG1_SSC_DBGEN_DISABLE_BMSK                                                      0x400
#define HWIO_OEM_CONFIG1_SSC_DBGEN_DISABLE_SHFT                                                        0xa
#define HWIO_OEM_CONFIG1_CAM_ICP_DBGEN_DISABLE_BMSK                                                  0x200
#define HWIO_OEM_CONFIG1_CAM_ICP_DBGEN_DISABLE_SHFT                                                    0x9
#define HWIO_OEM_CONFIG1_AOSS_AOP_DBGEN_DISABLE_BMSK                                                 0x100
#define HWIO_OEM_CONFIG1_AOSS_AOP_DBGEN_DISABLE_SHFT                                                   0x8
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_BMSK                                                      0x80
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_SHFT                                                       0x7
#define HWIO_OEM_CONFIG1_LPASS_TURING_DBGEN_DISABLE_BMSK                                              0x40
#define HWIO_OEM_CONFIG1_LPASS_TURING_DBGEN_DISABLE_SHFT                                               0x6
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_BMSK                                                       0x20
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_SHFT                                                        0x5
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                      0x10
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                       0x4
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_BMSK                                                     0x8
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_SHFT                                                     0x3
#define HWIO_OEM_CONFIG1_EUD_DISABLE_BMSK                                                              0x4
#define HWIO_OEM_CONFIG1_EUD_DISABLE_SHFT                                                              0x2
#define HWIO_OEM_CONFIG1_AOSS_AOP_DFD_DISABLE_BMSK                                                     0x2
#define HWIO_OEM_CONFIG1_AOSS_AOP_DFD_DISABLE_SHFT                                                     0x1
#define HWIO_OEM_CONFIG1_DEBUG_BUS_DISABLE_BMSK                                                        0x1
#define HWIO_OEM_CONFIG1_DEBUG_BUS_DISABLE_SHFT                                                        0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006048)
#define HWIO_OEM_CONFIG2_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, HWIO_OEM_CONFIG2_RMSK)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_RSVD1_BMSK                                                             0xffff8000
#define HWIO_OEM_CONFIG2_RSVD1_SHFT                                                                    0xf
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_BMSK                                                0x4000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SHFT                                                   0xe
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_BMSK                                                0x2000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SHFT                                                   0xd
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_BMSK                                                0x1000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SHFT                                                   0xc
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_BMSK                                                 0x800
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SHFT                                                   0xb
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_BMSK                                                 0x400
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SHFT                                                   0xa
#define HWIO_OEM_CONFIG2_RSVD0_BMSK                                                                  0x3ff
#define HWIO_OEM_CONFIG2_RSVD0_SHFT                                                                    0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000604c)
#define HWIO_OEM_CONFIG3_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, HWIO_OEM_CONFIG3_RMSK)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                    0xffff0000
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                          0x10
#define HWIO_OEM_CONFIG3_OEM_HW_ID_BMSK                                                             0xffff
#define HWIO_OEM_CONFIG3_OEM_HW_ID_SHFT                                                                0x0

#define HWIO_OEM_CONFIG4_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006050)
#define HWIO_OEM_CONFIG4_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG4_IN          \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, HWIO_OEM_CONFIG4_RMSK)
#define HWIO_OEM_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, m)
#define HWIO_OEM_CONFIG4_PERIPH_VID_BMSK                                                        0xffff0000
#define HWIO_OEM_CONFIG4_PERIPH_VID_SHFT                                                              0x10
#define HWIO_OEM_CONFIG4_PERIPH_PID_BMSK                                                            0xffff
#define HWIO_OEM_CONFIG4_PERIPH_PID_SHFT                                                               0x0

#define HWIO_OEM_CONFIG5_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006054)
#define HWIO_OEM_CONFIG5_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG5_IN          \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, HWIO_OEM_CONFIG5_RMSK)
#define HWIO_OEM_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, m)
#define HWIO_OEM_CONFIG5_RSVD0_BMSK                                                             0xffffff00
#define HWIO_OEM_CONFIG5_RSVD0_SHFT                                                                    0x8
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                0xff
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                 0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_BOOT_CONFIG_RMSK                                                                        0x7ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, HWIO_BOOT_CONFIG_RMSK)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_BMSK                                                      0x400
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_SHFT                                                        0xa
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                    0x300
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                      0x8
#define HWIO_BOOT_CONFIG_MODEM_BOOT_FROM_ROM_BMSK                                                     0x80
#define HWIO_BOOT_CONFIG_MODEM_BOOT_FROM_ROM_SHFT                                                      0x7
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                      0x40
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                       0x6
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                               0x3e
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                  0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                  0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                       0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                          14
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                              0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                0x8
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                 0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                  0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                         0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                          0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                 0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                        0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                         0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                       0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                       0x0

#define HWIO_OVERRIDE_0_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_OVERRIDE_0_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_0_IN          \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, HWIO_OVERRIDE_0_RMSK)
#define HWIO_OVERRIDE_0_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, m)
#define HWIO_OVERRIDE_0_OUT(v)      \
        out_dword(HWIO_OVERRIDE_0_ADDR,v)
#define HWIO_OVERRIDE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_0_ADDR,m,v,HWIO_OVERRIDE_0_IN)
#define HWIO_OVERRIDE_0_RSVD_31_3_BMSK                                                          0xfffffff8
#define HWIO_OVERRIDE_0_RSVD_31_3_SHFT                                                                 0x3
#define HWIO_OVERRIDE_0_TX_DISABLE_BMSK                                                                0x4
#define HWIO_OVERRIDE_0_TX_DISABLE_SHFT                                                                0x2
#define HWIO_OVERRIDE_0_RSVD_1_0_BMSK                                                                  0x3
#define HWIO_OVERRIDE_0_RSVD_1_0_SHFT                                                                  0x0

#define HWIO_OVERRIDE_1_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_OVERRIDE_1_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_1_IN          \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, HWIO_OVERRIDE_1_RMSK)
#define HWIO_OVERRIDE_1_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, m)
#define HWIO_OVERRIDE_1_OUT(v)      \
        out_dword(HWIO_OVERRIDE_1_ADDR,v)
#define HWIO_OVERRIDE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_1_ADDR,m,v,HWIO_OVERRIDE_1_IN)
#define HWIO_OVERRIDE_1_RSVD_31_7_BMSK                                                          0xffffff80
#define HWIO_OVERRIDE_1_RSVD_31_7_SHFT                                                                 0x7
#define HWIO_OVERRIDE_1_OVRID_LLCC_DSRW_DISABLE_BMSK                                                  0x40
#define HWIO_OVERRIDE_1_OVRID_LLCC_DSRW_DISABLE_SHFT                                                   0x6
#define HWIO_OVERRIDE_1_OVRID_DAP_DEVICEEN_DISABLE_BMSK                                               0x20
#define HWIO_OVERRIDE_1_OVRID_DAP_DEVICEEN_DISABLE_SHFT                                                0x5
#define HWIO_OVERRIDE_1_OVRID_EUD_DISABLE_BMSK                                                        0x10
#define HWIO_OVERRIDE_1_OVRID_EUD_DISABLE_SHFT                                                         0x4
#define HWIO_OVERRIDE_1_OVRID_AOSS_AOP_DFD_DISABLE_BMSK                                                0x8
#define HWIO_OVERRIDE_1_OVRID_AOSS_AOP_DFD_DISABLE_SHFT                                                0x3
#define HWIO_OVERRIDE_1_OVRID_DEBUG_BUS_DISABLE_BMSK                                                   0x4
#define HWIO_OVERRIDE_1_OVRID_DEBUG_BUS_DISABLE_SHFT                                                   0x2
#define HWIO_OVERRIDE_1_OVRID_DCC_DEBUG_DISABLE_BMSK                                                   0x2
#define HWIO_OVERRIDE_1_OVRID_DCC_DEBUG_DISABLE_SHFT                                                   0x1
#define HWIO_OVERRIDE_1_OVRID_APPS_APB_DFD_DISABLE_BMSK                                                0x1
#define HWIO_OVERRIDE_1_OVRID_APPS_APB_DFD_DISABLE_SHFT                                                0x0

#define HWIO_OVERRIDE_2_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_OVERRIDE_2_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_2_IN          \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, HWIO_OVERRIDE_2_RMSK)
#define HWIO_OVERRIDE_2_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, m)
#define HWIO_OVERRIDE_2_OUT(v)      \
        out_dword(HWIO_OVERRIDE_2_ADDR,v)
#define HWIO_OVERRIDE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_2_ADDR,m,v,HWIO_OVERRIDE_2_IN)
#define HWIO_OVERRIDE_2_RSVD_31_18_BMSK                                                         0xfffc0000
#define HWIO_OVERRIDE_2_RSVD_31_18_SHFT                                                               0x12
#define HWIO_OVERRIDE_2_OVRID_SPARE5_DISABLE_BMSK                                                  0x20000
#define HWIO_OVERRIDE_2_OVRID_SPARE5_DISABLE_SHFT                                                     0x11
#define HWIO_OVERRIDE_2_OVRID_SSC_NIDEN_DISABLE_BMSK                                               0x10000
#define HWIO_OVERRIDE_2_OVRID_SSC_NIDEN_DISABLE_SHFT                                                  0x10
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_NIDEN_DISABLE_BMSK                                            0x8000
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_NIDEN_DISABLE_SHFT                                               0xf
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_NIDEN_DISABLE_BMSK                                           0x4000
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_NIDEN_DISABLE_SHFT                                              0xe
#define HWIO_OVERRIDE_2_OVRID_WCSS_NIDEN_DISABLE_BMSK                                               0x2000
#define HWIO_OVERRIDE_2_OVRID_WCSS_NIDEN_DISABLE_SHFT                                                  0xd
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_NIDEN_DISABLE_BMSK                                       0x1000
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_NIDEN_DISABLE_SHFT                                          0xc
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_BMSK                                                 0x800
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_SHFT                                                   0xb
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_BMSK                                                0x400
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_SHFT                                                  0xa
#define HWIO_OVERRIDE_2_OVRID_A5X_ISDB_DBGEN_DISABLE_BMSK                                            0x200
#define HWIO_OVERRIDE_2_OVRID_A5X_ISDB_DBGEN_DISABLE_SHFT                                              0x9
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_BMSK                                             0x100
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_SHFT                                               0x8
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_BMSK                                                     0x80
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_SHFT                                                      0x7
#define HWIO_OVERRIDE_2_OVRID_SSC_DBGEN_DISABLE_BMSK                                                  0x40
#define HWIO_OVERRIDE_2_OVRID_SSC_DBGEN_DISABLE_SHFT                                                   0x6
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_DBGEN_DISABLE_BMSK                                              0x20
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_DBGEN_DISABLE_SHFT                                               0x5
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_DBGEN_DISABLE_BMSK                                             0x10
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_DBGEN_DISABLE_SHFT                                              0x4
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_BMSK                                                  0x8
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_SHFT                                                  0x3
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_DBGEN_DISABLE_BMSK                                          0x4
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_DBGEN_DISABLE_SHFT                                          0x2
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_BMSK                                                   0x2
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_SHFT                                                   0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_BMSK                                                  0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_SHFT                                                  0x0

#define HWIO_OVERRIDE_3_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_OVERRIDE_3_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_3_IN          \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, HWIO_OVERRIDE_3_RMSK)
#define HWIO_OVERRIDE_3_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, m)
#define HWIO_OVERRIDE_3_OUT(v)      \
        out_dword(HWIO_OVERRIDE_3_ADDR,v)
#define HWIO_OVERRIDE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_3_ADDR,m,v,HWIO_OVERRIDE_3_IN)
#define HWIO_OVERRIDE_3_RSVD_31_8_BMSK                                                          0xffffff00
#define HWIO_OVERRIDE_3_RSVD_31_8_SHFT                                                                 0x8
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_BMSK                                                   0x80
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_SHFT                                                    0x7
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_BMSK                                                 0x40
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_SHFT                                                  0x6
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_BMSK                                                0x20
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_SHFT                                                 0x5
#define HWIO_OVERRIDE_3_OVRID_SPARE4_DISABLE_BMSK                                                     0x10
#define HWIO_OVERRIDE_3_OVRID_SPARE4_DISABLE_SHFT                                                      0x4
#define HWIO_OVERRIDE_3_OVRID_SPARE3_DISABLE_BMSK                                                      0x8
#define HWIO_OVERRIDE_3_OVRID_SPARE3_DISABLE_SHFT                                                      0x3
#define HWIO_OVERRIDE_3_OVRID_SPARE2_DISABLE_BMSK                                                      0x4
#define HWIO_OVERRIDE_3_OVRID_SPARE2_DISABLE_SHFT                                                      0x2
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_BMSK                                                 0x2
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_SHFT                                                 0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_BMSK                                                0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_SHFT                                                0x0

#define HWIO_OVERRIDE_4_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_OVERRIDE_4_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_4_IN          \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, HWIO_OVERRIDE_4_RMSK)
#define HWIO_OVERRIDE_4_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, m)
#define HWIO_OVERRIDE_4_OUT(v)      \
        out_dword(HWIO_OVERRIDE_4_ADDR,v)
#define HWIO_OVERRIDE_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_4_ADDR,m,v,HWIO_OVERRIDE_4_IN)
#define HWIO_OVERRIDE_4_RSVD_31_2_BMSK                                                          0xfffffffc
#define HWIO_OVERRIDE_4_RSVD_31_2_SHFT                                                                 0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_BMSK                                                   0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_SHFT                                                   0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_SHFT                                                   0x0

#define HWIO_OVERRIDE_5_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_OVERRIDE_5_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_5_IN          \
        in_dword_masked(HWIO_OVERRIDE_5_ADDR, HWIO_OVERRIDE_5_RMSK)
#define HWIO_OVERRIDE_5_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_5_ADDR, m)
#define HWIO_OVERRIDE_5_OUT(v)      \
        out_dword(HWIO_OVERRIDE_5_ADDR,v)
#define HWIO_OVERRIDE_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_5_ADDR,m,v,HWIO_OVERRIDE_5_IN)
#define HWIO_OVERRIDE_5_RSVD_31_0_BMSK                                                          0xffffffff
#define HWIO_OVERRIDE_5_RSVD_31_0_SHFT                                                                 0x0

#define HWIO_OVERRIDE_6_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_OVERRIDE_6_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_6_IN          \
        in_dword_masked(HWIO_OVERRIDE_6_ADDR, HWIO_OVERRIDE_6_RMSK)
#define HWIO_OVERRIDE_6_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_6_ADDR, m)
#define HWIO_OVERRIDE_6_OUT(v)      \
        out_dword(HWIO_OVERRIDE_6_ADDR,v)
#define HWIO_OVERRIDE_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_6_ADDR,m,v,HWIO_OVERRIDE_6_IN)
#define HWIO_OVERRIDE_6_RSVD_31_0_BMSK                                                          0xffffffff
#define HWIO_OVERRIDE_6_RSVD_31_0_SHFT                                                                 0x0

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                    0x1ffff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, HWIO_CAPT_SEC_GPIO_RMSK)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                0x10000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                   0x10
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FORCE_MSA_AUTH_EN_BMSK                                  0x8000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FORCE_MSA_AUTH_EN_SHFT                                     0xf
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_BMSK                                         0x4000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_SHFT                                            0xe
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_BMSK                                 0x2000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_SHFT                                    0xd
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_AUTH_EN_BMSK                                        0x1000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_AUTH_EN_SHFT                                           0xc
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_PK_HASH_IN_FUSE_BMSK                                 0x800
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_PK_HASH_IN_FUSE_SHFT                                   0xb
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_BMSK                                  0x400
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_SHFT                                    0xa
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_BMSK                                   0x200
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_SHFT                                     0x9
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_BMSK                                 0x180
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_SHFT                                   0x7
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MODEM_BOOT_FROM_ROM_BMSK                                  0x40
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MODEM_BOOT_FROM_ROM_SHFT                                   0x6
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_BMSK                                   0x20
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_SHFT                                    0x5
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_BMSK                                            0x1e
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_SHFT                                             0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_BMSK                                          0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_SHFT                                          0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006110)
#define HWIO_APP_PROC_CFG_RMSK                                                                       0xfff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, HWIO_APP_PROC_CFG_RMSK)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_SPARE4_DBG_BMSK                                                            0x800
#define HWIO_APP_PROC_CFG_SPARE4_DBG_SHFT                                                              0xb
#define HWIO_APP_PROC_CFG_SPARE3_DBG_BMSK                                                            0x400
#define HWIO_APP_PROC_CFG_SPARE3_DBG_SHFT                                                              0xa
#define HWIO_APP_PROC_CFG_SPARE2_DBG_BMSK                                                            0x200
#define HWIO_APP_PROC_CFG_SPARE2_DBG_SHFT                                                              0x9
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_BMSK                                                       0x100
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_SHFT                                                         0x8
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_BMSK                                                       0x80
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_SHFT                                                        0x7
#define HWIO_APP_PROC_CFG_SSC_DBG_NIDEN_BMSK                                                          0x40
#define HWIO_APP_PROC_CFG_SSC_DBG_NIDEN_SHFT                                                           0x6
#define HWIO_APP_PROC_CFG_CAM_ICP_DBG_NIDEN_BMSK                                                      0x20
#define HWIO_APP_PROC_CFG_CAM_ICP_DBG_NIDEN_SHFT                                                       0x5
#define HWIO_APP_PROC_CFG_AOSS_AOP_DBG_NIDEN_BMSK                                                     0x10
#define HWIO_APP_PROC_CFG_AOSS_AOP_DBG_NIDEN_SHFT                                                      0x4
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_BMSK                                                          0x8
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_SHFT                                                          0x3
#define HWIO_APP_PROC_CFG_LPASS_TURING_DBG_NIDEN_BMSK                                                  0x4
#define HWIO_APP_PROC_CFG_LPASS_TURING_DBG_NIDEN_SHFT                                                  0x2
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_BMSK                                                           0x2
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_SHFT                                                           0x1
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_BMSK                                                          0x1
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_SHFT                                                          0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006114)
#define HWIO_MSS_PROC_CFG_RMSK                                                                         0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, HWIO_MSS_PROC_CFG_RMSK)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_BMSK                                                           0x1
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_SHFT                                                           0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                       0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, HWIO_QFPROM_CLK_CTL_RMSK)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                              0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                              0x0

#define HWIO_JTAG_ID_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006130)
#define HWIO_JTAG_ID_RMSK                                                                       0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword_masked(HWIO_JTAG_ID_ADDR, HWIO_JTAG_ID_RMSK)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                               0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                      0x0

#define HWIO_SERIAL_NUM_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006134)
#define HWIO_SERIAL_NUM_RMSK                                                                    0xffffffff
#define HWIO_SERIAL_NUM_IN          \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, HWIO_SERIAL_NUM_RMSK)
#define HWIO_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, m)
#define HWIO_SERIAL_NUM_SERIAL_NUM_BMSK                                                         0xffffffff
#define HWIO_SERIAL_NUM_SERIAL_NUM_SHFT                                                                0x0

#define HWIO_OEM_ID_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006138)
#define HWIO_OEM_ID_RMSK                                                                        0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword_masked(HWIO_OEM_ID_ADDR, HWIO_OEM_ID_RMSK)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                 0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                       0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                             0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000613c)
#define HWIO_TEST_BUS_SEL_RMSK                                                                         0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, HWIO_TEST_BUS_SEL_RMSK)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                 0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                 0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                             0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                             0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                 0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, HWIO_SPDM_DYN_SECURE_MODE_RMSK)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                     0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                     0x0

#define HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n)                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_RMSK                                                           0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_MAXn                                                                    3
#define HWIO_OEM_IMAGE_ENCR_KEYn_INI(n)        \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), HWIO_OEM_IMAGE_ENCR_KEYn_RMSK)
#define HWIO_OEM_IMAGE_ENCR_KEYn_INMI(n,mask)    \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), mask)
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_BMSK                                                 0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_SHFT                                                        0x0

#define HWIO_IMAGE_ENCR_KEY1_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, HWIO_IMAGE_ENCR_KEY1_0_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_0_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, HWIO_IMAGE_ENCR_KEY1_1_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_1_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_2_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, HWIO_IMAGE_ENCR_KEY1_2_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_2_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_3_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, HWIO_IMAGE_ENCR_KEY1_3_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_3_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_SHFT                                                          0x0

#define HWIO_PK_HASH0_0_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_PK_HASH0_0_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_0_IN          \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, HWIO_PK_HASH0_0_RMSK)
#define HWIO_PK_HASH0_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, m)
#define HWIO_PK_HASH0_0_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_0_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_1_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_PK_HASH0_1_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_1_IN          \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, HWIO_PK_HASH0_1_RMSK)
#define HWIO_PK_HASH0_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, m)
#define HWIO_PK_HASH0_1_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_1_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_2_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198)
#define HWIO_PK_HASH0_2_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_2_IN          \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, HWIO_PK_HASH0_2_RMSK)
#define HWIO_PK_HASH0_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, m)
#define HWIO_PK_HASH0_2_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_2_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_3_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c)
#define HWIO_PK_HASH0_3_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_3_IN          \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, HWIO_PK_HASH0_3_RMSK)
#define HWIO_PK_HASH0_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, m)
#define HWIO_PK_HASH0_3_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_3_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_4_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a0)
#define HWIO_PK_HASH0_4_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_4_IN          \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, HWIO_PK_HASH0_4_RMSK)
#define HWIO_PK_HASH0_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, m)
#define HWIO_PK_HASH0_4_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_4_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_5_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a4)
#define HWIO_PK_HASH0_5_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_5_IN          \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, HWIO_PK_HASH0_5_RMSK)
#define HWIO_PK_HASH0_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, m)
#define HWIO_PK_HASH0_5_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_5_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_6_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a8)
#define HWIO_PK_HASH0_6_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_6_IN          \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, HWIO_PK_HASH0_6_RMSK)
#define HWIO_PK_HASH0_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, m)
#define HWIO_PK_HASH0_6_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_6_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_7_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061ac)
#define HWIO_PK_HASH0_7_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_7_IN          \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, HWIO_PK_HASH0_7_RMSK)
#define HWIO_PK_HASH0_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, m)
#define HWIO_PK_HASH0_7_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_7_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_0_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b0)
#define HWIO_PK_HASH1_0_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_0_IN          \
        in_dword_masked(HWIO_PK_HASH1_0_ADDR, HWIO_PK_HASH1_0_RMSK)
#define HWIO_PK_HASH1_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_0_ADDR, m)
#define HWIO_PK_HASH1_0_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_0_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_1_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b4)
#define HWIO_PK_HASH1_1_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_1_IN          \
        in_dword_masked(HWIO_PK_HASH1_1_ADDR, HWIO_PK_HASH1_1_RMSK)
#define HWIO_PK_HASH1_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_1_ADDR, m)
#define HWIO_PK_HASH1_1_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_1_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_2_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8)
#define HWIO_PK_HASH1_2_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_2_IN          \
        in_dword_masked(HWIO_PK_HASH1_2_ADDR, HWIO_PK_HASH1_2_RMSK)
#define HWIO_PK_HASH1_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_2_ADDR, m)
#define HWIO_PK_HASH1_2_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_2_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_3_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc)
#define HWIO_PK_HASH1_3_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_3_IN          \
        in_dword_masked(HWIO_PK_HASH1_3_ADDR, HWIO_PK_HASH1_3_RMSK)
#define HWIO_PK_HASH1_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_3_ADDR, m)
#define HWIO_PK_HASH1_3_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_3_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_4_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061c0)
#define HWIO_PK_HASH1_4_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_4_IN          \
        in_dword_masked(HWIO_PK_HASH1_4_ADDR, HWIO_PK_HASH1_4_RMSK)
#define HWIO_PK_HASH1_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_4_ADDR, m)
#define HWIO_PK_HASH1_4_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_4_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_5_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061c4)
#define HWIO_PK_HASH1_5_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_5_IN          \
        in_dword_masked(HWIO_PK_HASH1_5_ADDR, HWIO_PK_HASH1_5_RMSK)
#define HWIO_PK_HASH1_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_5_ADDR, m)
#define HWIO_PK_HASH1_5_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_5_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_6_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061c8)
#define HWIO_PK_HASH1_6_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_6_IN          \
        in_dword_masked(HWIO_PK_HASH1_6_ADDR, HWIO_PK_HASH1_6_RMSK)
#define HWIO_PK_HASH1_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_6_ADDR, m)
#define HWIO_PK_HASH1_6_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_6_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH1_7_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061cc)
#define HWIO_PK_HASH1_7_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH1_7_IN          \
        in_dword_masked(HWIO_PK_HASH1_7_ADDR, HWIO_PK_HASH1_7_RMSK)
#define HWIO_PK_HASH1_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_7_ADDR, m)
#define HWIO_PK_HASH1_7_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH1_7_HASH_DATA0_SHFT                                                                0x0

#define HWIO_SW_ROT_STICKY_BIT_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061e0)
#define HWIO_SW_ROT_STICKY_BIT_RMSK                                                                    0x1
#define HWIO_SW_ROT_STICKY_BIT_IN          \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, HWIO_SW_ROT_STICKY_BIT_RMSK)
#define HWIO_SW_ROT_STICKY_BIT_INM(m)      \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, m)
#define HWIO_SW_ROT_STICKY_BIT_OUT(v)      \
        out_dword(HWIO_SW_ROT_STICKY_BIT_ADDR,v)
#define HWIO_SW_ROT_STICKY_BIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SW_ROT_STICKY_BIT_ADDR,m,v,HWIO_SW_ROT_STICKY_BIT_IN)
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_BMSK                                                0x1
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_SHFT                                                0x0

#define HWIO_SW_ROT_CONFIG_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061e4)
#define HWIO_SW_ROT_CONFIG_RMSK                                                                        0x3
#define HWIO_SW_ROT_CONFIG_IN          \
        in_dword_masked(HWIO_SW_ROT_CONFIG_ADDR, HWIO_SW_ROT_CONFIG_RMSK)
#define HWIO_SW_ROT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SW_ROT_CONFIG_ADDR, m)
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_MODEM_BMSK                                                   0x2
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_MODEM_SHFT                                                   0x1
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_APPS_BMSK                                                    0x1
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_APPS_SHFT                                                    0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK                                              0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD0_BMSK                                        0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD0_SHFT                                              0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_BMSK                          0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_SHFT                                0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_BMSK                          0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_SHFT                                0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_BMSK                          0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_SHFT                                0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_BMSK                           0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_SHFT                                0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_BMSK                           0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_SHFT                                0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_BMSK                           0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_SHFT                                0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_BMSK                           0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_SHFT                                0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_BMSK                            0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_SHFT                                0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_BMSK                            0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_SHFT                                0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_BMSK                            0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_SHFT                                0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_BMSK                            0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_SHFT                                0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_BMSK                             0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_SHFT                                0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_BMSK                             0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_SHFT                                0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_BMSK                             0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_SHFT                                0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_BMSK                             0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_SHFT                                0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_BMSK                              0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_SHFT                                 0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_BMSK                              0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_SHFT                                 0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_BMSK                              0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_SHFT                                 0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_BMSK                              0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_SHFT                                 0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_BMSK                               0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_SHFT                                 0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_BMSK                               0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_SHFT                                 0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_BMSK                                0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_SHFT                                  0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_BMSK                                0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_SHFT                                  0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_BMSK                                 0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_SHFT                                  0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_BMSK                                 0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_SHFT                                  0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_BMSK                                 0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_SHFT                                  0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_BMSK                                 0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_SHFT                                  0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_BMSK                                  0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_SHFT                                  0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_BMSK                                  0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_SHFT                                  0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_BMSK                                  0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_SHFT                                  0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_BMSK                                  0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_SHFT                                  0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK                                              0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_BMSK                                        0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_SHFT                                               0x0

#define HWIO_ANTI_ROLLBACK_1_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, HWIO_ANTI_ROLLBACK_1_0_RMSK)
#define HWIO_ANTI_ROLLBACK_1_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_BMSK                                                        0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_SHFT                                                               0x0

#define HWIO_ANTI_ROLLBACK_1_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, HWIO_ANTI_ROLLBACK_1_1_RMSK)
#define HWIO_ANTI_ROLLBACK_1_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_BMSK                                                        0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_SHFT                                                               0x0

#define HWIO_ANTI_ROLLBACK_2_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, HWIO_ANTI_ROLLBACK_2_0_RMSK)
#define HWIO_ANTI_ROLLBACK_2_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_BMSK                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_SHFT                                                 0x0

#define HWIO_ANTI_ROLLBACK_2_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_2_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, HWIO_ANTI_ROLLBACK_2_1_RMSK)
#define HWIO_ANTI_ROLLBACK_2_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_BMSK                                                     0xfe000000
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_SHFT                                                           0x19
#define HWIO_ANTI_ROLLBACK_2_1_RPM_BMSK                                                          0x1fe0000
#define HWIO_ANTI_ROLLBACK_2_1_RPM_SHFT                                                               0x11
#define HWIO_ANTI_ROLLBACK_2_1_TZ_BMSK                                                             0x1ffff
#define HWIO_ANTI_ROLLBACK_2_1_TZ_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_3_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_3_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, HWIO_ANTI_ROLLBACK_3_0_RMSK)
#define HWIO_ANTI_ROLLBACK_3_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_BMSK                                                       0xc0000000
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_SHFT                                                             0x1e
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_BMSK                                             0x3e000000
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_SHFT                                                   0x19
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_BMSK                                         0x1000000
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_SHFT                                              0x18
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_BMSK                                           0xffff00
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_SHFT                                                0x8
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_BMSK                                                        0xff
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_SHFT                                                         0x0

#define HWIO_ANTI_ROLLBACK_3_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_3_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, HWIO_ANTI_ROLLBACK_3_1_RMSK)
#define HWIO_ANTI_ROLLBACK_3_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_BMSK                                                       0xf0000000
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_SHFT                                                             0x1c
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_BMSK                                                   0xffe0000
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_SHFT                                                        0x11
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_BMSK                                                   0x1f000
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_SHFT                                                       0xc
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_BMSK                                                       0xfff
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_SHFT                                                         0x0

#define HWIO_ANTI_ROLLBACK_4_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_4_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, HWIO_ANTI_ROLLBACK_4_0_RMSK)
#define HWIO_ANTI_ROLLBACK_4_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_0_MSS_BMSK                                                         0xffff0000
#define HWIO_ANTI_ROLLBACK_4_0_MSS_SHFT                                                               0x10
#define HWIO_ANTI_ROLLBACK_4_0_MBA_BMSK                                                             0xffff
#define HWIO_ANTI_ROLLBACK_4_0_MBA_SHFT                                                                0x0

#define HWIO_ANTI_ROLLBACK_4_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_4_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, HWIO_ANTI_ROLLBACK_4_1_RMSK)
#define HWIO_ANTI_ROLLBACK_4_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_BMSK                                                     0x80000000
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_SHFT                                                           0x1f
#define HWIO_ANTI_ROLLBACK_4_1_RSVD0_BMSK                                                       0x7fffffff
#define HWIO_ANTI_ROLLBACK_4_1_RSVD0_SHFT                                                              0x0

#define HWIO_MRC_2_0_0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006250)
#define HWIO_MRC_2_0_0_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_0_IN          \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, HWIO_MRC_2_0_0_RMSK)
#define HWIO_MRC_2_0_0_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, m)
#define HWIO_MRC_2_0_0_RSVD0_BMSK                                                               0xfffffff0
#define HWIO_MRC_2_0_0_RSVD0_SHFT                                                                      0x4
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_BMSK                                                  0xf
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_SHFT                                                  0x0

#define HWIO_MRC_2_0_1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006254)
#define HWIO_MRC_2_0_1_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_1_IN          \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, HWIO_MRC_2_0_1_RMSK)
#define HWIO_MRC_2_0_1_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, m)
#define HWIO_MRC_2_0_1_RSVD1_BMSK                                                               0xfffffffe
#define HWIO_MRC_2_0_1_RSVD1_SHFT                                                                      0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_BMSK                                                        0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_SHFT                                                        0x0

#define HWIO_MRC_2_0_2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006258)
#define HWIO_MRC_2_0_2_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_2_IN          \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, HWIO_MRC_2_0_2_RMSK)
#define HWIO_MRC_2_0_2_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, m)
#define HWIO_MRC_2_0_2_RSVD0_BMSK                                                               0xfffffff0
#define HWIO_MRC_2_0_2_RSVD0_SHFT                                                                      0x4
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_BMSK                                                  0xf
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_SHFT                                                  0x0

#define HWIO_MRC_2_0_3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000625c)
#define HWIO_MRC_2_0_3_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_3_IN          \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, HWIO_MRC_2_0_3_RMSK)
#define HWIO_MRC_2_0_3_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, m)
#define HWIO_MRC_2_0_3_RSVD0_BMSK                                                               0xffffffff
#define HWIO_MRC_2_0_3_RSVD0_SHFT                                                                      0x0

#define HWIO_CRYPTO_LIB_VERSION_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_RMSK                                                            0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_IN          \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, HWIO_CRYPTO_LIB_VERSION_RMSK)
#define HWIO_CRYPTO_LIB_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, m)
#define HWIO_CRYPTO_LIB_VERSION_VERSION_BMSK                                                    0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_VERSION_SHFT                                                           0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                      (CORE_TOP_CSR_BASE      + 0x000c0000)

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                 0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                            0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                            0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                      0x3
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, HWIO_TCSR_XPU_NSEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_BMSK                                                                 0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_SHFT                                                                 0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_BMSK                                                                0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_SHFT                                                                0x0

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                    0x3
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_BMSK                                                             0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_SHFT                                                             0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_BMSK                                                            0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_SHFT                                                            0x0

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                     0x3
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, HWIO_TCSR_XPU_MSAEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_BMSK                                                               0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_SHFT                                                               0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_BMSK                                                              0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK                                                                          0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_BMSK                        0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_SHFT                              0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_XPU_NON_SEC_INTR0_BMSK                                               0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_XPU_NON_SEC_INTR0_SHFT                                                     0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_BMSK                            0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_SHFT                                  0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC3_XPU_NON_SEC_INTR0_BMSK                                                  0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC3_XPU_NON_SEC_INTR0_SHFT                                                        0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC2_XPU_NON_SEC_INTR0_BMSK                                                   0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC2_XPU_NON_SEC_INTR0_SHFT                                                        0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC1_XPU_NON_SEC_INTR0_BMSK                                                   0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC1_XPU_NON_SEC_INTR0_SHFT                                                        0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC0_XPU_NON_SEC_INTR0_BMSK                                                   0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC0_XPU_NON_SEC_INTR0_SHFT                                                        0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_XPU_NON_SEC_INTR0_BMSK                                                     0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_XPU_NON_SEC_INTR0_SHFT                                                          0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_23_BMSK                                                                 0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_23_SHFT                                                                     0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_SDC_XPU_NON_SEC_INTR0_BMSK                                                  0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_SDC_XPU_NON_SEC_INTR0_SHFT                                                      0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_XPU_NON_SEC_INTR0_BMSK                                                      0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_XPU_NON_SEC_INTR0_SHFT                                                          0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_XPU_NON_SEC_INTR0_BMSK                                                   0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_XPU_NON_SEC_INTR0_SHFT                                                       0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QM_XPU_NON_SEC_INTR0_BMSK                                                        0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QM_XPU_NON_SEC_INTR0_SHFT                                                           0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_SNOC_XPU_NON_SEC_INTR0_BMSK                                                  0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_SNOC_XPU_NON_SEC_INTR0_SHFT                                                     0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_CNOC_XPU_NON_SEC_INTR0_BMSK                                                  0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_CNOC_XPU_NON_SEC_INTR0_SHFT                                                     0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHM_AOSS_XPU_NON_SEC_INTR0_BMSK                                                  0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHM_AOSS_XPU_NON_SEC_INTR0_SHFT                                                     0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SP_XPU_NON_SEC_INTR0_BMSK                                                         0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SP_XPU_NON_SEC_INTR0_SHFT                                                            0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_BMSK                                                  0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_SHFT                                                     0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_Q6_XPU_NON_SEC_INTR0_BMSK                                                     0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_Q6_XPU_NON_SEC_INTR0_SHFT                                                        0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_XPU_NON_SEC_INTR0_BMSK                                                         0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_XPU_NON_SEC_INTR0_SHFT                                                           0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_QUP_XPU_NON_SEC_INTR0_BMSK                                                     0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SSC_QUP_XPU_NON_SEC_INTR0_SHFT                                                       0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_XPU_NON_SEC_INTR0_BMSK                                                    0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_XPU_NON_SEC_INTR0_SHFT                                                      0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_BMSK                                                         0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_SHFT                                                           0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_XPU_NON_SEC_INTR0_BMSK                                                      0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_XPU_NON_SEC_INTR0_SHFT                                                       0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_MUTEX_XPU_NON_SEC_INTR0_BMSK                                                   0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_MUTEX_XPU_NON_SEC_INTR0_SHFT                                                    0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_NORTH_XPU_NON_SEC_INTR0_BMSK                                                  0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_NORTH_XPU_NON_SEC_INTR0_SHFT                                                   0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_REGS_XPU_NON_SEC_INTR0_BMSK                                                     0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_REGS_XPU_NON_SEC_INTR0_SHFT                                                     0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_SOUTH_XPU_NON_SEC_INTR0_BMSK                                                   0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QUPV3_SOUTH_XPU_NON_SEC_INTR0_SHFT                                                   0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RPM_MPU_XPU_NON_SEC_INTR0_BMSK                                                       0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RPM_MPU_XPU_NON_SEC_INTR0_SHFT                                                       0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_BMSK                                                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_SHFT                                                      0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK                                                                             0x7ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_50_BMSK                                                                  0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_50_SHFT                                                                     0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_49_BMSK                                                                  0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_49_SHFT                                                                     0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SDC1_ICE_XPU_NON_SEC_INTR1_BMSK                                                  0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SDC1_ICE_XPU_NON_SEC_INTR1_SHFT                                                     0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_BMSK                                                 0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_SHFT                                                    0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_46_BMSK                                                                   0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_46_SHFT                                                                      0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_45_BMSK                                                                   0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_45_SHFT                                                                      0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_44_BMSK                                                                   0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_44_SHFT                                                                      0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_XPU_NON_SEC_INTR1_BMSK                                                         0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_XPU_NON_SEC_INTR1_SHFT                                                           0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_EAST_XPU_NON_SEC_INTR1_BMSK                                                   0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_EAST_XPU_NON_SEC_INTR1_SHFT                                                     0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_BMSK                                                  0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_SHFT                                                    0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_WEST_XPU_SEC_INTR1_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_WEST_XPU_SEC_INTR1_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_NON_SEC_INTR1_BMSK                                                         0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_NON_SEC_INTR1_SHFT                                                          0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_UFS_CARD_ICE_XPU_NON_SEC_INTR1_BMSK                                                 0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_UFS_CARD_ICE_XPU_NON_SEC_INTR1_SHFT                                                  0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TITAN_XPU_NON_SEC_INTR1_BMSK                                                        0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TITAN_XPU_NON_SEC_INTR1_SHFT                                                         0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SPDM_XPU_NON_SEC_INTR1_BMSK                                                         0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SPDM_XPU_NON_SEC_INTR1_SHFT                                                          0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QXM_MSS_NAV_XPU_NON_SEC_INTR1_BMSK                                                   0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QXM_MSS_NAV_XPU_NON_SEC_INTR1_SHFT                                                   0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE2_XPU_NON_SEC_INTR1_BMSK                                                    0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE2_XPU_NON_SEC_INTR1_SHFT                                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE1_XPU_NON_SEC_INTR1_BMSK                                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QNM_AGGRE1_XPU_NON_SEC_INTR1_SHFT                                                    0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_XPU3_XPU_NON_SEC_INTR1_BMSK                                                   0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_XPU3_XPU_NON_SEC_INTR1_SHFT                                                   0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK                                                                   0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_BMSK          0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_SHFT                0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_BMSK              0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_NON_SEC_INTR0_ENABLE_SHFT                    0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC3_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC3_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC2_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC2_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC1_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC1_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                            0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_23_BMSK                                                          0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_23_SHFT                                                              0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_SDC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_SDC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                            0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                          0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_SNOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_SNOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_CNOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_CNOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHM_AOSS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHM_AOSS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SP_XPU_NON_SEC_INTR0_ENABLE_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SP_XPU_NON_SEC_INTR0_ENABLE_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_Q6_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_Q6_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_QUP_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SSC_QUP_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU_NON_SEC_INTR0_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                           0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_NORTH_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_NORTH_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_SOUTH_XPU_NON_SEC_INTR0_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QUPV3_SOUTH_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RPM_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RPM_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK                                                                      0x7ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_50_BMSK                                                           0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_50_SHFT                                                              0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_49_BMSK                                                           0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_49_SHFT                                                              0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SDC1_ICE_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SDC1_ICE_XPU_NON_SEC_INTR1_ENABLE_SHFT                                       0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_46_BMSK                                                            0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_46_SHFT                                                               0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_45_BMSK                                                            0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_45_SHFT                                                               0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_44_BMSK                                                            0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_44_SHFT                                                               0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_XPU_NON_SEC_INTR1_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_XPU_NON_SEC_INTR1_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_EAST_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_EAST_XPU_NON_SEC_INTR1_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_NON_SEC_INTR1_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_NON_SEC_INTR1_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_NON_SEC_INTR1_ENABLE_BMSK                                   0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TITAN_XPU_NON_SEC_INTR1_ENABLE_BMSK                                          0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TITAN_XPU_NON_SEC_INTR1_ENABLE_SHFT                                           0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SPDM_XPU_NON_SEC_INTR1_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SPDM_XPU_NON_SEC_INTR1_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_NON_SEC_INTR1_ENABLE_BMSK                                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_NON_SEC_INTR1_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_BMSK                                0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_SHFT                                      0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_XPU_SEC_INTR0_BMSK                                                       0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_XPU_SEC_INTR0_SHFT                                                             0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_BMSK                                    0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_SHFT                                          0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC3_XPU_SEC_INTR0_BMSK                                                          0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC3_XPU_SEC_INTR0_SHFT                                                                0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC2_XPU_SEC_INTR0_BMSK                                                           0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC2_XPU_SEC_INTR0_SHFT                                                                0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC1_XPU_SEC_INTR0_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC1_XPU_SEC_INTR0_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC0_XPU_SEC_INTR0_BMSK                                                           0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC0_XPU_SEC_INTR0_SHFT                                                                0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_XPU_SEC_INTR0_BMSK                                                             0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_XPU_SEC_INTR0_SHFT                                                                  0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_23_BMSK                                                                     0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_23_SHFT                                                                         0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_SDC_XPU_SEC_INTR0_BMSK                                                          0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_SDC_XPU_SEC_INTR0_SHFT                                                              0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_XPU_SEC_INTR0_BMSK                                                              0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_XPU_SEC_INTR0_SHFT                                                                  0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_XPU_SEC_INTR0_BMSK                                                           0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_XPU_SEC_INTR0_SHFT                                                               0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QM_XPU_SEC_INTR0_BMSK                                                                0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QM_XPU_SEC_INTR0_SHFT                                                                   0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_SNOC_XPU_SEC_INTR0_BMSK                                                          0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_SNOC_XPU_SEC_INTR0_SHFT                                                             0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_CNOC_XPU_SEC_INTR0_BMSK                                                          0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_CNOC_XPU_SEC_INTR0_SHFT                                                             0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHM_AOSS_XPU_SEC_INTR0_BMSK                                                          0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHM_AOSS_XPU_SEC_INTR0_SHFT                                                             0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SP_XPU_SEC_INTR0_BMSK                                                                 0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SP_XPU_SEC_INTR0_SHFT                                                                    0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_BMSK                                                          0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_SHFT                                                             0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_BMSK                                                          0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_SHFT                                                             0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_Q6_XPU_SEC_INTR0_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_Q6_XPU_SEC_INTR0_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_XPU_SEC_INTR0_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_XPU_SEC_INTR0_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_QUP_XPU_SEC_INTR0_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SSC_QUP_XPU_SEC_INTR0_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_XPU_SEC_INTR0_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_XPU_SEC_INTR0_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_BMSK                                                                 0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_SHFT                                                                   0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_XPU_SEC_INTR0_BMSK                                                              0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_XPU_SEC_INTR0_SHFT                                                               0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_MUTEX_XPU_SEC_INTR0_BMSK                                                           0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_MUTEX_XPU_SEC_INTR0_SHFT                                                            0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_NORTH_XPU_SEC_INTR0_BMSK                                                          0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_NORTH_XPU_SEC_INTR0_SHFT                                                           0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_REGS_XPU_SEC_INTR0_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_REGS_XPU_SEC_INTR0_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_SOUTH_XPU_SEC_INTR0_BMSK                                                           0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QUPV3_SOUTH_XPU_SEC_INTR0_SHFT                                                           0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RPM_MPU_XPU_SEC_INTR0_BMSK                                                               0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RPM_MPU_XPU_SEC_INTR0_SHFT                                                               0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_BMSK                                                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK                                                                                 0x7ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_50_BMSK                                                                      0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_50_SHFT                                                                         0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_49_BMSK                                                                      0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_49_SHFT                                                                         0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SDC1_ICE_XPU_SEC_INTR1_BMSK                                                          0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SDC1_ICE_XPU_SEC_INTR1_SHFT                                                             0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_BMSK                                                         0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_SHFT                                                            0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_46_BMSK                                                                       0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_46_SHFT                                                                          0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_45_BMSK                                                                       0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_45_SHFT                                                                          0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_44_BMSK                                                                       0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_44_SHFT                                                                          0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_XPU_SEC_INTR1_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_XPU_SEC_INTR1_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_EAST_XPU_SEC_INTR1_BMSK                                                           0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_EAST_XPU_SEC_INTR1_SHFT                                                             0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_BMSK                                                          0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_SHFT                                                            0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_WEST_XPU_SEC_INTR1_BMSK                                                           0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_WEST_XPU_SEC_INTR1_SHFT                                                             0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_SEC_INTR1_BMSK                                                                 0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_SEC_INTR1_SHFT                                                                  0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_UFS_CARD_ICE_XPU_SEC_INTR1_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_UFS_CARD_ICE_XPU_SEC_INTR1_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TITAN_XPU_SEC_INTR1_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TITAN_XPU_SEC_INTR1_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SPDM_XPU_SEC_INTR1_BMSK                                                                 0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SPDM_XPU_SEC_INTR1_SHFT                                                                  0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QXM_MSS_NAV_XPU_SEC_INTR1_BMSK                                                           0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QXM_MSS_NAV_XPU_SEC_INTR1_SHFT                                                           0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE2_XPU_SEC_INTR1_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE2_XPU_SEC_INTR1_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE1_XPU_SEC_INTR1_BMSK                                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QNM_AGGRE1_XPU_SEC_INTR1_SHFT                                                            0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_XPU3_XPU_SEC_INTR1_BMSK                                                           0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_XPU3_XPU_SEC_INTR1_SHFT                                                           0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_BMSK                  0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_SHFT                        0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_XPU_SEC_INTR0_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_XPU_SEC_INTR0_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_BMSK                      0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SEC_INTR0_ENABLE_SHFT                            0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC3_XPU_SEC_INTR0_ENABLE_BMSK                                            0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC3_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC2_XPU_SEC_INTR0_ENABLE_BMSK                                             0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC2_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC1_XPU_SEC_INTR0_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC1_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC0_XPU_SEC_INTR0_ENABLE_BMSK                                             0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC0_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_XPU_SEC_INTR0_ENABLE_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_XPU_SEC_INTR0_ENABLE_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_23_BMSK                                                              0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_23_SHFT                                                                  0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_SDC_XPU_SEC_INTR0_ENABLE_BMSK                                            0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_SDC_XPU_SEC_INTR0_ENABLE_SHFT                                                0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_XPU_SEC_INTR0_ENABLE_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_XPU_SEC_INTR0_ENABLE_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_XPU_SEC_INTR0_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QM_XPU_SEC_INTR0_ENABLE_BMSK                                                  0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QM_XPU_SEC_INTR0_ENABLE_SHFT                                                     0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_SNOC_XPU_SEC_INTR0_ENABLE_BMSK                                            0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_SNOC_XPU_SEC_INTR0_ENABLE_SHFT                                               0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_CNOC_XPU_SEC_INTR0_ENABLE_BMSK                                            0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_CNOC_XPU_SEC_INTR0_ENABLE_SHFT                                               0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHM_AOSS_XPU_SEC_INTR0_ENABLE_BMSK                                            0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHM_AOSS_XPU_SEC_INTR0_ENABLE_SHFT                                               0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SP_XPU_SEC_INTR0_ENABLE_BMSK                                                   0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SP_XPU_SEC_INTR0_ENABLE_SHFT                                                      0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                            0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                               0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_BMSK                                            0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_SHFT                                               0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_Q6_XPU_SEC_INTR0_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_Q6_XPU_SEC_INTR0_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_XPU_SEC_INTR0_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_XPU_SEC_INTR0_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_QUP_XPU_SEC_INTR0_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SSC_QUP_XPU_SEC_INTR0_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_XPU_SEC_INTR0_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_XPU_SEC_INTR0_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_BMSK                                                   0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_SHFT                                                     0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_XPU_SEC_INTR0_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_BMSK                                             0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_SHFT                                              0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_NORTH_XPU_SEC_INTR0_ENABLE_BMSK                                            0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_NORTH_XPU_SEC_INTR0_ENABLE_SHFT                                             0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_REGS_XPU_SEC_INTR0_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_REGS_XPU_SEC_INTR0_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_SOUTH_XPU_SEC_INTR0_ENABLE_BMSK                                             0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QUPV3_SOUTH_XPU_SEC_INTR0_ENABLE_SHFT                                             0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RPM_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                                 0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RPM_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK                                                                          0x7ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_50_BMSK                                                               0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_50_SHFT                                                                  0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_49_BMSK                                                               0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_49_SHFT                                                                  0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SDC1_ICE_XPU_SEC_INTR1_ENABLE_BMSK                                            0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SDC1_ICE_XPU_SEC_INTR1_ENABLE_SHFT                                               0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_46_BMSK                                                                0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_46_SHFT                                                                   0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_45_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_45_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_44_BMSK                                                                0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_44_SHFT                                                                   0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_XPU_SEC_INTR1_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_XPU_SEC_INTR1_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_EAST_XPU_SEC_INTR1_ENABLE_BMSK                                             0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_EAST_XPU_SEC_INTR1_ENABLE_SHFT                                               0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_BMSK                                            0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_SHFT                                              0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_BMSK                                             0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_SHFT                                               0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_SEC_INTR1_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_SEC_INTR1_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_SEC_INTR1_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_UFS_CARD_ICE_XPU_SEC_INTR1_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TITAN_XPU_SEC_INTR1_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TITAN_XPU_SEC_INTR1_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SPDM_XPU_SEC_INTR1_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SPDM_XPU_SEC_INTR1_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_SEC_INTR1_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QXM_MSS_NAV_XPU_SEC_INTR1_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_SEC_INTR1_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE2_XPU_SEC_INTR1_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_SEC_INTR1_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QNM_AGGRE1_XPU_SEC_INTR1_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_SEC_INTR1_ENABLE_BMSK                                             0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_XPU3_XPU_SEC_INTR1_ENABLE_SHFT                                             0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                    0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGIRPT_BMSK                                          0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGIRPT_SHFT                                             0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGIRPT_BMSK                                          0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGIRPT_SHFT                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGIRPT_BMSK                                           0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGIRPT_SHFT                                              0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGIRPT_BMSK                                           0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGIRPT_SHFT                                              0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGIRPT_BMSK                                           0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGIRPT_SHFT                                              0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGIRPT_BMSK                                           0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGIRPT_SHFT                                              0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_BMSK                                              0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_SHFT                                                0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_BMSK                                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_SHFT                                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGIRPT_BMSK                                             0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGIRPT_SHFT                                               0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGIRPT_BMSK                                              0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGIRPT_SHFT                                               0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_VMIDMT_NSGIRPT_BMSK                                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_VMIDMT_NSGIRPT_SHFT                                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGIRPT_BMSK                                              0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGIRPT_SHFT                                               0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGIRPT_BMSK                                            0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGIRPT_SHFT                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGIRPT_BMSK                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGIRPT_SHFT                                                 0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGIRPT_BMSK                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGIRPT_SHFT                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_NSGIRPT_BMSK                                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_NSGIRPT_SHFT                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_BMSK                                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_SHFT                                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                             0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGIRPT_ENABLE_BMSK                            0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGIRPT_ENABLE_BMSK                            0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGIRPT_ENABLE_BMSK                                      0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGIRPT_ENABLE_SHFT                                       0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGIRPT_ENABLE_SHFT                               0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_NSGIRPT_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_NSGIRPT_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK                                                                        0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_5_IRQ_OUT_SECURITY_BMSK                                               0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_5_IRQ_OUT_SECURITY_SHFT                                                  0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_13_IRQ_OUT_SECURITY_BMSK                                               0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_13_IRQ_OUT_SECURITY_SHFT                                                 0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_BMSK                                              0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_SHFT                                                0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_BMSK                                              0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_SHFT                                                0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_BMSK                                                         0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_SHFT                                                          0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_BMSK                                                    0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_SHFT                                                    0x1

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                                 0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_5_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_5_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_13_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_13_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                              0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                                0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                  0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_SHFT                                      0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                       0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGCFGIRPT_BMSK                                          0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGCFGIRPT_SHFT                                             0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGCFGIRPT_BMSK                                          0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGCFGIRPT_SHFT                                             0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGCFGIRPT_BMSK                                           0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGCFGIRPT_SHFT                                              0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGCFGIRPT_BMSK                                           0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGCFGIRPT_SHFT                                              0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGCFGIRPT_BMSK                                           0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGCFGIRPT_SHFT                                              0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGCFGIRPT_BMSK                                           0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGCFGIRPT_SHFT                                              0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_BMSK                                              0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_SHFT                                                0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_BMSK                                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_SHFT                                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGCFGIRPT_BMSK                                             0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGCFGIRPT_SHFT                                               0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGCFGIRPT_BMSK                                              0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_7_VMIDMT_NSGCFGIRPT_SHFT                                               0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_VMIDMT_NSGCFGIRPT_BMSK                                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_VMIDMT_NSGCFGIRPT_SHFT                                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGCFGIRPT_BMSK                                              0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_5_VMIDMT_NSGCFGIRPT_SHFT                                               0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_BMSK                                            0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_SHFT                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGCFGIRPT_BMSK                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SSC_SDC_VMIDMT_NSGCFGIRPT_SHFT                                                 0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_BMSK                                             0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_SHFT                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_NSGCFGIRPT_BMSK                                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_NSGCFGIRPT_SHFT                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_BMSK                                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_SHFT                                                 0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                            0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                            0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                      0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                       0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                               0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK                                                                           0x1e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_4_IRQ_OUT_SECURITY_BMSK                                                  0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_4_IRQ_OUT_SECURITY_SHFT                                                     0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_12_IRQ_OUT_SECURITY_BMSK                                                  0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_12_IRQ_OUT_SECURITY_SHFT                                                    0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                              0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                                0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                              0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                                0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_BMSK                                                         0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_SHFT                                                          0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_BMSK                                                    0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_SHFT                                                    0x1

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                    0x1e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_4_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                               0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_4_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_12_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                               0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_12_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                 0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                                0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                  0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_SHFT                                      0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_17_VMIDMT_GIRPT_BMSK                                                0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_17_VMIDMT_GIRPT_SHFT                                                   0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_16_VMIDMT_GIRPT_BMSK                                                0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_16_VMIDMT_GIRPT_SHFT                                                   0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_15_VMIDMT_GIRPT_BMSK                                                 0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_15_VMIDMT_GIRPT_SHFT                                                    0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_14_VMIDMT_GIRPT_BMSK                                                 0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_14_VMIDMT_GIRPT_SHFT                                                    0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_13_VMIDMT_GIRPT_BMSK                                                 0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_13_VMIDMT_GIRPT_SHFT                                                    0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_12_VMIDMT_GIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_12_VMIDMT_GIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_BMSK                                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_SHFT                                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_BMSK                                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_SHFT                                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_8_VMIDMT_GIRPT_BMSK                                                   0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_8_VMIDMT_GIRPT_SHFT                                                     0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_7_VMIDMT_GIRPT_BMSK                                                    0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_7_VMIDMT_GIRPT_SHFT                                                     0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_VMIDMT_GIRPT_BMSK                                                          0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_VMIDMT_GIRPT_SHFT                                                           0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_5_VMIDMT_GIRPT_BMSK                                                    0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_5_VMIDMT_GIRPT_SHFT                                                     0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_NORTH_VMIDMT_GIRPT_BMSK                                                  0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_NORTH_VMIDMT_GIRPT_SHFT                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_SDC_VMIDMT_GIRPT_BMSK                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SSC_SDC_VMIDMT_GIRPT_SHFT                                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_SOUTH_VMIDMT_GIRPT_BMSK                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QUPV3_SOUTH_VMIDMT_GIRPT_SHFT                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_GIRPT_BMSK                                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_GIRPT_SHFT                                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_BMSK                                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_SHFT                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                 0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GIRPT_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GIRPT_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GIRPT_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GIRPT_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GIRPT_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GIRPT_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GIRPT_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GIRPT_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GIRPT_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GIRPT_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_BMSK                                      0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_SHFT                                        0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_BMSK                                           0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_SHFT                                             0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GIRPT_ENABLE_BMSK                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GIRPT_ENABLE_SHFT                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GIRPT_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GIRPT_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_VMIDMT_GIRPT_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_VMIDMT_GIRPT_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GIRPT_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GIRPT_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GIRPT_ENABLE_BMSK                                    0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GIRPT_ENABLE_SHFT                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GIRPT_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GIRPT_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GIRPT_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GIRPT_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_GIRPT_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_GIRPT_ENABLE_SHFT                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK                                                                            0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_7_IRQ_OUT_SECURITY_BMSK                                                   0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_7_IRQ_OUT_SECURITY_SHFT                                                      0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_BMSK                                                   0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_SHFT                                                     0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_BMSK                                                    0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_SHFT                                                      0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_BMSK                                                    0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_SHFT                                                      0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_BMSK                                                               0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_SHFT                                                                0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_BMSK                                                          0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_SHFT                                                          0x1

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK                                                                     0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_7_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_7_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_SHFT                                            0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                           0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_17_VMIDMT_GCFGIRPT_BMSK                                                0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_17_VMIDMT_GCFGIRPT_SHFT                                                   0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_16_VMIDMT_GCFGIRPT_BMSK                                                0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_16_VMIDMT_GCFGIRPT_SHFT                                                   0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_15_VMIDMT_GCFGIRPT_BMSK                                                 0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_15_VMIDMT_GCFGIRPT_SHFT                                                    0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_14_VMIDMT_GCFGIRPT_BMSK                                                 0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_14_VMIDMT_GCFGIRPT_SHFT                                                    0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_13_VMIDMT_GCFGIRPT_BMSK                                                 0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_13_VMIDMT_GCFGIRPT_SHFT                                                    0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_12_VMIDMT_GCFGIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_12_VMIDMT_GCFGIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_BMSK                                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_SHFT                                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_BMSK                                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_SHFT                                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_8_VMIDMT_GCFGIRPT_BMSK                                                   0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_8_VMIDMT_GCFGIRPT_SHFT                                                     0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_7_VMIDMT_GCFGIRPT_BMSK                                                    0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_7_VMIDMT_GCFGIRPT_SHFT                                                     0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_VMIDMT_GCFGIRPT_BMSK                                                          0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_VMIDMT_GCFGIRPT_SHFT                                                           0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_5_VMIDMT_GCFGIRPT_BMSK                                                    0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_5_VMIDMT_GCFGIRPT_SHFT                                                     0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_NORTH_VMIDMT_GCFGIRPT_BMSK                                                  0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_NORTH_VMIDMT_GCFGIRPT_SHFT                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_SDC_VMIDMT_GCFGIRPT_BMSK                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SSC_SDC_VMIDMT_GCFGIRPT_SHFT                                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_SOUTH_VMIDMT_GCFGIRPT_BMSK                                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QUPV3_SOUTH_VMIDMT_GCFGIRPT_SHFT                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_GCFGIRPT_BMSK                                                           0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_GCFGIRPT_SHFT                                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_BMSK                                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_SHFT                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                    0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GCFGIRPT_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GCFGIRPT_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                        0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_BMSK                                           0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_SHFT                                             0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_7_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_VMIDMT_GCFGIRPT_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_VMIDMT_GCFGIRPT_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_5_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_NORTH_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SSC_SDC_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QUPV3_SOUTH_VMIDMT_GCFGIRPT_ENABLE_SHFT                                     0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_GCFGIRPT_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_GCFGIRPT_ENABLE_SHFT                                             0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK                                                                               0x1e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_6_IRQ_OUT_SECURITY_BMSK                                                      0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_6_IRQ_OUT_SECURITY_SHFT                                                         0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_BMSK                                                      0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_SHFT                                                        0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                    0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                      0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                    0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                      0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_BMSK                                                               0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_SHFT                                                                0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_BMSK                                                          0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_SHFT                                                          0x1

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK                                                                        0x1e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_6_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_6_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                   0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                     0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_SHFT                                            0x1

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_BMSK                                0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_SHFT                                      0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_XPU_MSA_INTR0_BMSK                                                       0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_XPU_MSA_INTR0_SHFT                                                             0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_BMSK                                    0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_SHFT                                          0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC3_XPU_MSA_INTR0_BMSK                                                          0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC3_XPU_MSA_INTR0_SHFT                                                                0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC2_XPU_MSA_INTR0_BMSK                                                           0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC2_XPU_MSA_INTR0_SHFT                                                                0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC1_XPU_MSA_INTR0_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC1_XPU_MSA_INTR0_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC0_XPU_MSA_INTR0_BMSK                                                           0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC0_XPU_MSA_INTR0_SHFT                                                                0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_XPU_MSA_INTR0_BMSK                                                             0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_XPU_MSA_INTR0_SHFT                                                                  0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_23_BMSK                                                                     0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_23_SHFT                                                                         0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_SDC_XPU_MSA_INTR0_BMSK                                                          0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_SDC_XPU_MSA_INTR0_SHFT                                                              0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_XPU_MSA_INTR0_BMSK                                                              0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_XPU_MSA_INTR0_SHFT                                                                  0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_XPU_MSA_INTR0_BMSK                                                           0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_XPU_MSA_INTR0_SHFT                                                               0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QM_XPU_MSA_INTR0_BMSK                                                                0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QM_XPU_MSA_INTR0_SHFT                                                                   0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_SNOC_XPU_MSA_INTR0_BMSK                                                          0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_SNOC_XPU_MSA_INTR0_SHFT                                                             0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_CNOC_XPU_MSA_INTR0_BMSK                                                          0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_CNOC_XPU_MSA_INTR0_SHFT                                                             0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHM_AOSS_XPU_MSA_INTR0_BMSK                                                          0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHM_AOSS_XPU_MSA_INTR0_SHFT                                                             0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SP_XPU_MSA_INTR0_BMSK                                                                 0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SP_XPU_MSA_INTR0_SHFT                                                                    0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_XPU_MSA_INTR0_BMSK                                                          0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_XPU_MSA_INTR0_SHFT                                                             0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_XPU_MSA_INTR0_BMSK                                                          0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_XPU_MSA_INTR0_SHFT                                                             0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_Q6_XPU_MSA_INTR0_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_Q6_XPU_MSA_INTR0_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_XPU_MSA_INTR0_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_XPU_MSA_INTR0_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_QUP_XPU_MSA_INTR0_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SSC_QUP_XPU_MSA_INTR0_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_XPU_MSA_INTR0_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_XPU_MSA_INTR0_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR0_BMSK                                                                 0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR0_SHFT                                                                   0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_XPU_MSA_INTR0_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_XPU_MSA_INTR0_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_XPU_MSA_INTR0_BMSK                                                              0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_XPU_MSA_INTR0_SHFT                                                               0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_MUTEX_XPU_MSA_INTR0_BMSK                                                           0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_MUTEX_XPU_MSA_INTR0_SHFT                                                            0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_NORTH_XPU_MSA_INTR0_BMSK                                                          0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_NORTH_XPU_MSA_INTR0_SHFT                                                           0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_REGS_XPU_MSA_INTR0_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_REGS_XPU_MSA_INTR0_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_SOUTH_XPU_MSA_INTR0_BMSK                                                           0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QUPV3_SOUTH_XPU_MSA_INTR0_SHFT                                                           0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RPM_MPU_XPU_MSA_INTR0_BMSK                                                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RPM_MPU_XPU_MSA_INTR0_SHFT                                                               0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR0_BMSK                                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR0_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK                                                                                 0x7ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_50_BMSK                                                                      0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_50_SHFT                                                                         0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_49_BMSK                                                                      0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_49_SHFT                                                                         0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SDC1_ICE_XPU_MSA_INTR1_BMSK                                                          0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SDC1_ICE_XPU_MSA_INTR1_SHFT                                                             0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR1_BMSK                                                         0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR1_SHFT                                                            0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_46_BMSK                                                                       0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_46_SHFT                                                                          0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_45_BMSK                                                                       0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_45_SHFT                                                                          0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_44_BMSK                                                                       0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_44_SHFT                                                                          0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_XPU_MSA_INTR1_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_XPU_MSA_INTR1_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_EAST_XPU_MSA_INTR1_BMSK                                                           0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_EAST_XPU_MSA_INTR1_SHFT                                                             0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR1_BMSK                                                          0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR1_SHFT                                                            0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_WEST_XPU_SEC_INTR1_BMSK                                                           0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_WEST_XPU_SEC_INTR1_SHFT                                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_MSA_INTR1_BMSK                                                                 0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_MSA_INTR1_SHFT                                                                  0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_UFS_CARD_ICE_XPU_MSA_INTR1_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_UFS_CARD_ICE_XPU_MSA_INTR1_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TITAN_XPU_MSA_INTR1_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TITAN_XPU_MSA_INTR1_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SPDM_XPU_MSA_INTR1_BMSK                                                                 0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SPDM_XPU_MSA_INTR1_SHFT                                                                  0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QXM_MSS_NAV_XPU_MSA_INTR1_BMSK                                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QXM_MSS_NAV_XPU_MSA_INTR1_SHFT                                                           0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE2_XPU_MSA_INTR1_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE2_XPU_MSA_INTR1_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE1_XPU_MSA_INTR1_BMSK                                                            0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QNM_AGGRE1_XPU_MSA_INTR1_SHFT                                                            0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_XPU3_XPU_MSA_INTR1_BMSK                                                           0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_XPU3_XPU_MSA_INTR1_SHFT                                                           0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_BMSK                  0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_SHFT                        0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_XPU_MSA_INTR0_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_XPU_MSA_INTR0_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_BMSK                      0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_MSA_INTR0_ENABLE_SHFT                            0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC3_XPU_MSA_INTR0_ENABLE_BMSK                                            0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC3_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC2_XPU_MSA_INTR0_ENABLE_BMSK                                             0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC2_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC1_XPU_MSA_INTR0_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC1_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC0_XPU_MSA_INTR0_ENABLE_BMSK                                             0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC0_XPU_MSA_INTR0_ENABLE_SHFT                                                  0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_XPU_MSA_INTR0_ENABLE_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_XPU_MSA_INTR0_ENABLE_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_23_BMSK                                                              0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_23_SHFT                                                                  0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_SDC_XPU_MSA_INTR0_ENABLE_BMSK                                            0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_SDC_XPU_MSA_INTR0_ENABLE_SHFT                                                0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_XPU_MSA_INTR0_ENABLE_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_XPU_MSA_INTR0_ENABLE_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_XPU_MSA_INTR0_ENABLE_BMSK                                             0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QM_XPU_MSA_INTR0_ENABLE_BMSK                                                  0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QM_XPU_MSA_INTR0_ENABLE_SHFT                                                     0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_SNOC_XPU_MSA_INTR0_ENABLE_BMSK                                            0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_SNOC_XPU_MSA_INTR0_ENABLE_SHFT                                               0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_CNOC_XPU_MSA_INTR0_ENABLE_BMSK                                            0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_CNOC_XPU_MSA_INTR0_ENABLE_SHFT                                               0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHM_AOSS_XPU_MSA_INTR0_ENABLE_BMSK                                            0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHM_AOSS_XPU_MSA_INTR0_ENABLE_SHFT                                               0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SP_XPU_MSA_INTR0_ENABLE_BMSK                                                   0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SP_XPU_MSA_INTR0_ENABLE_SHFT                                                      0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_XPU_MSA_INTR0_ENABLE_BMSK                                            0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_XPU_MSA_INTR0_ENABLE_SHFT                                               0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_XPU_MSA_INTR0_ENABLE_BMSK                                            0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_XPU_MSA_INTR0_ENABLE_SHFT                                               0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_Q6_XPU_MSA_INTR0_ENABLE_BMSK                                               0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_Q6_XPU_MSA_INTR0_ENABLE_SHFT                                                  0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_XPU_MSA_INTR0_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_XPU_MSA_INTR0_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_QUP_XPU_MSA_INTR0_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SSC_QUP_XPU_MSA_INTR0_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_XPU_MSA_INTR0_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_XPU_MSA_INTR0_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR0_ENABLE_BMSK                                                   0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR0_ENABLE_SHFT                                                     0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_XPU_MSA_INTR0_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_XPU_MSA_INTR0_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_XPU_MSA_INTR0_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_MUTEX_XPU_MSA_INTR0_ENABLE_BMSK                                             0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_MUTEX_XPU_MSA_INTR0_ENABLE_SHFT                                              0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_NORTH_XPU_MSA_INTR0_ENABLE_BMSK                                            0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_NORTH_XPU_MSA_INTR0_ENABLE_SHFT                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_REGS_XPU_MSA_INTR0_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_REGS_XPU_MSA_INTR0_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_SOUTH_XPU_MSA_INTR0_ENABLE_BMSK                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QUPV3_SOUTH_XPU_MSA_INTR0_ENABLE_SHFT                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RPM_MPU_XPU_MSA_INTR0_ENABLE_BMSK                                                 0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RPM_MPU_XPU_MSA_INTR0_ENABLE_SHFT                                                 0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR0_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR0_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK                                                                          0x7ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_50_BMSK                                                               0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_50_SHFT                                                                  0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_49_BMSK                                                               0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_49_SHFT                                                                  0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SDC1_ICE_XPU_MSA_INTR1_ENABLE_BMSK                                            0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SDC1_ICE_XPU_MSA_INTR1_ENABLE_SHFT                                               0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR1_ENABLE_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR1_ENABLE_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_46_BMSK                                                                0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_46_SHFT                                                                   0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_45_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_45_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_44_BMSK                                                                0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_44_SHFT                                                                   0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_XPU_MSA_INTR1_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_XPU_MSA_INTR1_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_EAST_XPU_MSA_INTR1_ENABLE_BMSK                                             0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_EAST_XPU_MSA_INTR1_ENABLE_SHFT                                               0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR1_ENABLE_BMSK                                            0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR1_ENABLE_SHFT                                              0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_BMSK                                             0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_SHFT                                               0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_MSA_INTR1_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_MSA_INTR1_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_UFS_CARD_ICE_XPU_MSA_INTR1_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_UFS_CARD_ICE_XPU_MSA_INTR1_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TITAN_XPU_MSA_INTR1_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TITAN_XPU_MSA_INTR1_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SPDM_XPU_MSA_INTR1_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SPDM_XPU_MSA_INTR1_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QXM_MSS_NAV_XPU_MSA_INTR1_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QXM_MSS_NAV_XPU_MSA_INTR1_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE2_XPU_MSA_INTR1_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE2_XPU_MSA_INTR1_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE1_XPU_MSA_INTR1_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QNM_AGGRE1_XPU_MSA_INTR1_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_XPU3_XPU_MSA_INTR1_ENABLE_BMSK                                             0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_XPU3_XPU_MSA_INTR1_ENABLE_SHFT                                             0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                                 0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                            0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                               0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                  0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                  0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                        0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                   0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                        0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                      0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                         0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                        0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                         0x0

#define HWIO_TCSR_SOC_EMULATION_TYPE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00008004)
#define HWIO_TCSR_SOC_EMULATION_TYPE_RMSK                                                                                   0x3
#define HWIO_TCSR_SOC_EMULATION_TYPE_IN          \
        in_dword_masked(HWIO_TCSR_SOC_EMULATION_TYPE_ADDR, HWIO_TCSR_SOC_EMULATION_TYPE_RMSK)
#define HWIO_TCSR_SOC_EMULATION_TYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_EMULATION_TYPE_ADDR, m)
#define HWIO_TCSR_SOC_EMULATION_TYPE_SOC_EMULATION_TYPE_BMSK                                                                0x3
#define HWIO_TCSR_SOC_EMULATION_TYPE_SOC_EMULATION_TYPE_SHFT                                                                0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                           0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_31_TIMEOUT_SLAVE_INTR_BMSK                                             0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_31_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1f
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_30_TIMEOUT_SLAVE_INTR_BMSK                                             0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_30_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1e
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_29_TIMEOUT_SLAVE_INTR_BMSK                                             0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_29_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1d
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_28_TIMEOUT_SLAVE_INTR_BMSK                                             0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_28_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1c
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_27_TIMEOUT_SLAVE_INTR_BMSK                                              0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_27_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1b
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_26_TIMEOUT_SLAVE_INTR_BMSK                                              0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_26_TIMEOUT_SLAVE_INTR_SHFT                                                   0x1a
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_25_TIMEOUT_SLAVE_INTR_BMSK                                              0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_25_TIMEOUT_SLAVE_INTR_SHFT                                                   0x19
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_BMSK                                                       0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_SHFT                                                            0x18
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT2_BMSK                                                  0x800000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT2_SHFT                                                      0x17
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT1_BMSK                                                  0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT1_SHFT                                                      0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT0_BMSK                                                  0x200000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHB_TIMEOUT0_SHFT                                                      0x15
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_BMSK                                                    0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_SHFT                                                        0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_19_TIMEOUT_SLAVE_INTR_BMSK                                                0x80000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_19_TIMEOUT_SLAVE_INTR_SHFT                                                   0x13
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT0_BMSK                                                  0x40000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT0_SHFT                                                     0x12
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_17_TIMEOUT_SLAVE_INTR_BMSK                                                0x20000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_17_TIMEOUT_SLAVE_INTR_SHFT                                                   0x11
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_16_TIMEOUT_SLAVE_INTR_BMSK                                                0x10000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_16_TIMEOUT_SLAVE_INTR_SHFT                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_15_TIMEOUT_SLAVE_INTR_BMSK                                                 0x8000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_15_TIMEOUT_SLAVE_INTR_SHFT                                                    0xf
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_14_TIMEOUT_SLAVE_INTR_BMSK                                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_14_TIMEOUT_SLAVE_INTR_SHFT                                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_13_TIMEOUT_SLAVE_INTR_BMSK                                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_13_TIMEOUT_SLAVE_INTR_SHFT                                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_12_TIMEOUT_SLAVE_INTR_BMSK                                                 0x1000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_12_TIMEOUT_SLAVE_INTR_SHFT                                                    0xc
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_BMSK                                                        0x800
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_SHFT                                                          0xb
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_BMSK                                                   0x400
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_SHFT                                                     0xa
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_9_TIMEOUT_SLAVE_INTR_BMSK                                                   0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_9_TIMEOUT_SLAVE_INTR_SHFT                                                     0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_8_TIMEOUT_SLAVE_INTR_BMSK                                                   0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_8_TIMEOUT_SLAVE_INTR_SHFT                                                     0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_7_TIMEOUT_SLAVE_INTR_BMSK                                                    0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_7_TIMEOUT_SLAVE_INTR_SHFT                                                     0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_BMSK                                                              0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_SHFT                                                               0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_5_TIMEOUT_SLAVE_INTR_BMSK                                                    0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_5_TIMEOUT_SLAVE_INTR_SHFT                                                     0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_4_TIMEOUT_SLAVE_INTR_BMSK                                                    0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_4_TIMEOUT_SLAVE_INTR_SHFT                                                     0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_3_TIMEOUT_SLAVE_INTR_BMSK                                                     0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_3_TIMEOUT_SLAVE_INTR_SHFT                                                     0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_2_TIMEOUT_SLAVE_INTR_BMSK                                                     0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_2_TIMEOUT_SLAVE_INTR_SHFT                                                     0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_1_TIMEOUT_SLAVE_INTR_BMSK                                                     0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_1_TIMEOUT_SLAVE_INTR_SHFT                                                     0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_0_TIMEOUT_SLAVE_INTR_BMSK                                                     0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_0_TIMEOUT_SLAVE_INTR_SHFT                                                     0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00027000)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1e
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1d
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1b
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1a
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                       0x800000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                           0x17
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x200000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                           0x15
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                         0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                             0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x1000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xc
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                             0x800
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                               0xb
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00028000)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK                                                                      0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1f
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1e
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1d
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1c
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1b
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x19
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                           0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                0x18
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                      0x800000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                          0x17
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                      0x400000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                          0x16
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                      0x200000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x15
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                        0x100000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                            0x14
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x80000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x13
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x20000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x11
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x10000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x4000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xe
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x2000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xd
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x1000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xc
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                            0x800
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                              0xb
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00029000)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1f
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1e
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1d
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1c
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1a
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x19
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                     0x200000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                         0x15
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x80000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x13
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x20000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x11
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x1000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xc
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x100
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0002a000)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1e
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1d
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1b
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1a
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                       0x800000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                           0x17
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x200000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                           0x15
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                         0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                             0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x1000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xc
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                             0x800
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                               0xb
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0002b000)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1f
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1e
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1d
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                               0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1c
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1b
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x1a
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x19
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x13
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                    0x40000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                       0x12
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x100
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00008070)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK                                                                              0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_IN          \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, m)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_BMSK                                                      0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_SHFT                                                      0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                          0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                              0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                              0x0

#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK                                                                                 0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, m)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,v)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,m,v,HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_BMSK                                                            0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_SHFT                                                            0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                    0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, HWIO_TCSR_SYS_POWER_CTRL_RMSK)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                     0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                        0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                          0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, HWIO_TCSR_USB_CORE_ID_RMSK)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                              0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG0_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, HWIO_TCSR_SPARE_REG0_RMSK)
#define HWIO_TCSR_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG0_ADDR,m,v,HWIO_TCSR_SPARE_REG0_IN)
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_BMSK                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG1_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, HWIO_TCSR_SPARE_REG1_RMSK)
#define HWIO_TCSR_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG1_ADDR,m,v,HWIO_TCSR_SPARE_REG1_IN)
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_BMSK                                                                         0xffffffff
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, HWIO_TCSR_SPARE_REG2_RMSK)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, HWIO_TCSR_SPARE_REG3_RMSK)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, HWIO_TCSR_SPARE_REG4_RMSK)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                          0xff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, HWIO_TCSR_SPARE_REG5_RMSK)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                               0xff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                                0x0

#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, m)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,v)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,m,v,HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_BMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_SHFT                                                          0x0

#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK                                                                                    0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_BMSK                                                                  0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_SHFT                                                                  0x0

#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK                                                                                  0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_BMSK                                                              0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_SHFT                                                              0x0

#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK                                                                                  0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_BMSK                                                              0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_SHFT                                                              0x0

#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00021014)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_0_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_0_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_0_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_0_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00021010)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_0_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_0_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_0_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_0_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0002101c)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_1_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SP_INT_SEL_OUT_1_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_1_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_0_SP_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SP_INT_SEL_OUT_1_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00021018)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_1_BMSK                                   0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SP_INT_SEL_OUT_1_SHFT                                        0x8
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_1_BMSK                                        0xff
#define HWIO_TCSR_TOP_QUPV3_1_SP_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SP_INT_SEL_OUT_1_SHFT                                         0x0

#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b044)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_0_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b040)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_0_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b04c)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_SSC_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_SSC_INT_SEL_OUT_1_TOP_QUPV3_0_SE_SSC_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b048)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_SSC_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_SSC_INT_SEL_OUT_1_TOP_QUPV3_1_SE_SSC_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b054)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b050)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_0_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_0_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_0_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b05c)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b058)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_RMSK                                                                   0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_1_BMSK                                 0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_1_SHFT                                      0x8
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_1_BMSK                                      0xff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b064)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b060)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_0_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_0_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_0_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_0_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b06c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b068)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_1_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_1_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_1_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_1_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b074)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_2_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_2_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_2_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_2_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_2_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b070)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_2_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_2_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_2_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_2_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_2_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b07c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_3_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_3_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_3_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_3_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_3_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b078)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_3_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_3_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_3_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_3_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_3_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b084)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_4_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_4_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_4_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_4_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_4_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_4_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_4_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_4_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_4_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_4_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b08c)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_5_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_LPASS_INT_SEL_OUT_5_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_5_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_0_LPASS_INT_SEL_OUT_5_TOP_QUPV3_0_SE_LPASS_INT_SEL_OUT_5_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b088)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_RMSK                                                                 0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_5_BMSK                             0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_LPASS_INT_SEL_OUT_5_SHFT                                  0x8
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_5_BMSK                                  0xff
#define HWIO_TCSR_TOP_QUPV3_1_LPASS_INT_SEL_OUT_5_TOP_QUPV3_1_SE_LPASS_INT_SEL_OUT_5_SHFT                                   0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b094)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_0_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_0_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_0_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b090)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_0_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_0_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_0_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_0_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_0_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b09c)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_1_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_1_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_1_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b098)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_1_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_1_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_1_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_1_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_1_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0a4)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_2_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_2_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_2_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_2_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_2_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0a0)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_2_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_2_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_2_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_2_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_2_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0ac)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_3_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_3_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_3_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_3_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_3_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0a8)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_3_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_3_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_3_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_3_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_3_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0b4)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_4_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_4_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_4_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_4_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_4_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0b0)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_4_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_4_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_4_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_4_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_4_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0bc)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_5_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_GSI_TURING_INT_SEL_OUT_5_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_5_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_0_TURING_INT_SEL_OUT_5_TOP_QUPV3_0_SE_TURING_INT_SEL_OUT_5_SHFT                                 0x0

#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0b8)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_RMSK                                                                0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR, HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_IN)
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_5_BMSK                           0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_GSI_TURING_INT_SEL_OUT_5_SHFT                                0x8
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_5_BMSK                                0xff
#define HWIO_TCSR_TOP_QUPV3_1_TURING_INT_SEL_OUT_5_TOP_QUPV3_1_SE_TURING_INT_SEL_OUT_5_SHFT                                 0x0

#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c0)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK                                                                    0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_BMSK                                  0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_SHFT                                      0x6
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_0_BMSK                                      0x3f
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_0_SHFT                                       0x0

#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c4)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK                                                                    0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_BMSK                                  0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_SHFT                                      0x6
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_1_BMSK                                      0x3f
#define HWIO_TCSR_SSC_QUPV3_0_MSS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_MSS_INT_SEL_OUT_1_SHFT                                       0x0

#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c8)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK                                                                  0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_BMSK                              0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_0_SHFT                                  0x6
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_BMSK                                  0x3f
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_0_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_0_SHFT                                   0x0

#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0cc)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK                                                                  0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_BMSK                              0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_LPASS_INT_SEL_OUT_1_SHFT                                  0x6
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_BMSK                                  0x3f
#define HWIO_TCSR_SSC_QUPV3_0_LPASS_INT_SEL_OUT_1_SSC_QUPV3_0_SE_LPASS_INT_SEL_OUT_1_SHFT                                   0x0

#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0d0)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK                                                                 0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_BMSK                            0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_0_SHFT                                0x6
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_0_BMSK                                0x3f
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_0_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_0_SHFT                                 0x0

#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0d4)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK                                                                 0x7ffff
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_BMSK                            0x7ffc0
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_GSI_TURING_INT_SEL_OUT_1_SHFT                                0x6
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_1_BMSK                                0x3f
#define HWIO_TCSR_SSC_QUPV3_0_TURING_INT_SEL_OUT_1_SSC_QUPV3_0_SE_TURING_INT_SEL_OUT_1_SHFT                                 0x0

#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000bff0)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_TCSR_USB_PHY_SEC_VLS_CLAMP_BMSK                                         0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_TCSR_USB_PHY_SEC_VLS_CLAMP_SHFT                                                0x0

#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK                                                                        0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_BMSK                                                 0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_SHFT                                                        0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                   0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, HWIO_TCSR_QPDI_DISABLE_CFG_RMSK)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                                 0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                   0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                                 0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                   0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                              0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                              0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                    0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                    0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK                                                                            0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_BMSK                                                                  0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_SHFT                                                                  0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_BMSK                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_SHFT                                                                0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK                                                                            0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_BMSK                                                                  0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_SHFT                                                                  0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_BMSK                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_SHFT                                                                0x0

#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d000)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDSSC_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_COMPILER_VDDSSC_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_0_COMPILER_VDDSSC_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d004)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDSSC_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDSSC_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_COMPILER_VDDSSC_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDSSC_ACC_1_COMPILER_VDDSSC_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d010)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_COMPILER_VDDDDRA_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_COMPILER_VDDDDRA_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d014)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_COMPILER_VDDDDRA_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_COMPILER_VDDDDRA_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                          0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_BMSK                                                     0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_SHFT                                                            0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                          0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_BMSK                                                     0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_SHFT                                                            0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d100)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d104)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d224)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_CUSTOM_KRYO_ACC_TYPE8_BMSK                                                         0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE8_CUSTOM_KRYO_ACC_TYPE8_SHFT                                                          0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d228)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_CUSTOM_KRYO_ACC_TYPE9_BMSK                                                         0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE9_CUSTOM_KRYO_ACC_TYPE9_SHFT                                                          0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d22c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_CUSTOM_KRYO_ACC_TYPE10_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE10_CUSTOM_KRYO_ACC_TYPE10_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d230)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_CUSTOM_KRYO_ACC_TYPE11_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE11_CUSTOM_KRYO_ACC_TYPE11_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d234)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_CUSTOM_KRYO_ACC_TYPE12_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE12_CUSTOM_KRYO_ACC_TYPE12_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d238)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_CUSTOM_KRYO_ACC_TYPE13_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE13_CUSTOM_KRYO_ACC_TYPE13_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d23c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_CUSTOM_KRYO_ACC_TYPE14_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE14_CUSTOM_KRYO_ACC_TYPE14_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d240)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_CUSTOM_KRYO_ACC_TYPE15_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE15_CUSTOM_KRYO_ACC_TYPE15_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d244)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_CUSTOM_KRYO_ACC_TYPE16_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE16_CUSTOM_KRYO_ACC_TYPE16_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d248)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_CUSTOM_KRYO_ACC_TYPE17_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE17_CUSTOM_KRYO_ACC_TYPE17_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d24c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_CUSTOM_KRYO_ACC_TYPE18_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE18_CUSTOM_KRYO_ACC_TYPE18_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d250)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_CUSTOM_KRYO_ACC_TYPE19_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE19_CUSTOM_KRYO_ACC_TYPE19_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d254)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_CUSTOM_KRYO_ACC_TYPE20_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE20_CUSTOM_KRYO_ACC_TYPE20_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d258)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_CUSTOM_KRYO_ACC_TYPE21_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE21_CUSTOM_KRYO_ACC_TYPE21_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d25c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_CUSTOM_VDDCX_ACC_TYPE1_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_CUSTOM_VDDCX_ACC_TYPE1_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d260)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_CUSTOM_VDDCX_ACC_TYPE2_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_CUSTOM_VDDCX_ACC_TYPE2_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d264)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_CUSTOM_VDDCX_ACC_TYPE3_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_CUSTOM_VDDCX_ACC_TYPE3_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d268)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_CUSTOM_VDDCX_ACC_TYPE4_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_CUSTOM_VDDCX_ACC_TYPE4_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d26c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_CUSTOM_VDDCX_ACC_TYPE5_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_CUSTOM_VDDCX_ACC_TYPE5_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d270)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_CUSTOM_VDDCX_ACC_TYPE6_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_CUSTOM_VDDCX_ACC_TYPE6_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d274)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_CUSTOM_VDDCX_ACC_TYPE7_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_CUSTOM_VDDCX_ACC_TYPE7_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d278)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_CUSTOM_VDDCX_ACC_TYPE22_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE22_CUSTOM_VDDCX_ACC_TYPE22_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d27c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_CUSTOM_VDDCX_ACC_TYPE23_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE23_CUSTOM_VDDCX_ACC_TYPE23_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d280)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_CUSTOM_VDDCX_ACC_TYPE24_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE24_CUSTOM_VDDCX_ACC_TYPE24_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d284)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_CUSTOM_VDDGFX_ACC_TYPE1_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE1_CUSTOM_VDDGFX_ACC_TYPE1_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d288)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_CUSTOM_VDDGFX_ACC_TYPE2_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE2_CUSTOM_VDDGFX_ACC_TYPE2_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d28c)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_CUSTOM_VDDGFX_ACC_TYPE3_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE3_CUSTOM_VDDGFX_ACC_TYPE3_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d290)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_CUSTOM_VDDGFX_ACC_TYPE4_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE4_CUSTOM_VDDGFX_ACC_TYPE4_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d294)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_CUSTOM_VDDGFX_ACC_TYPE5_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE5_CUSTOM_VDDGFX_ACC_TYPE5_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d298)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_CUSTOM_VDDGFX_ACC_TYPE6_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE6_CUSTOM_VDDGFX_ACC_TYPE6_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d29c)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_CUSTOM_VDDGFX_ACC_TYPE7_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE7_CUSTOM_VDDGFX_ACC_TYPE7_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a0)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_CUSTOM_VDDGFX_ACC_TYPE22_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE22_CUSTOM_VDDGFX_ACC_TYPE22_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a4)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_CUSTOM_VDDGFX_ACC_TYPE23_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE23_CUSTOM_VDDGFX_ACC_TYPE23_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a8)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_CUSTOM_VDDGFX_ACC_TYPE24_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDGFX_ACC_TYPE24_CUSTOM_VDDGFX_ACC_TYPE24_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2ac)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_CUSTOM_VDDMSS_ACC_TYPE1_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_CUSTOM_VDDMSS_ACC_TYPE1_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_CUSTOM_VDDMSS_ACC_TYPE2_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_CUSTOM_VDDMSS_ACC_TYPE2_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b4)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_CUSTOM_VDDMSS_ACC_TYPE3_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_CUSTOM_VDDMSS_ACC_TYPE3_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b8)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_CUSTOM_VDDMSS_ACC_TYPE4_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_CUSTOM_VDDMSS_ACC_TYPE4_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2bc)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_CUSTOM_VDDMSS_ACC_TYPE5_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_CUSTOM_VDDMSS_ACC_TYPE5_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_CUSTOM_VDDMSS_ACC_TYPE6_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_CUSTOM_VDDMSS_ACC_TYPE6_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c4)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_CUSTOM_VDDMSS_ACC_TYPE7_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_CUSTOM_VDDMSS_ACC_TYPE7_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c8)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_CUSTOM_VDDMSS_ACC_TYPE22_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE22_CUSTOM_VDDMSS_ACC_TYPE22_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2cc)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_CUSTOM_VDDMSS_ACC_TYPE23_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE23_CUSTOM_VDDMSS_ACC_TYPE23_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_CUSTOM_VDDMSS_ACC_TYPE24_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE24_CUSTOM_VDDMSS_ACC_TYPE24_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_CUSTOM_VDDSSC_ACC_TYPE1_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE1_CUSTOM_VDDSSC_ACC_TYPE1_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_CUSTOM_VDDSSC_ACC_TYPE2_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE2_CUSTOM_VDDSSC_ACC_TYPE2_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2dc)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_CUSTOM_VDDSSC_ACC_TYPE3_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE3_CUSTOM_VDDSSC_ACC_TYPE3_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2e0)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_CUSTOM_VDDSSC_ACC_TYPE4_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE4_CUSTOM_VDDSSC_ACC_TYPE4_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2e4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_CUSTOM_VDDSSC_ACC_TYPE5_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE5_CUSTOM_VDDSSC_ACC_TYPE5_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2e8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_CUSTOM_VDDSSC_ACC_TYPE6_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE6_CUSTOM_VDDSSC_ACC_TYPE6_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2ec)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_CUSTOM_VDDSSC_ACC_TYPE7_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE7_CUSTOM_VDDSSC_ACC_TYPE7_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2f0)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_CUSTOM_VDDSSC_ACC_TYPE22_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE22_CUSTOM_VDDSSC_ACC_TYPE22_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2f4)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_CUSTOM_VDDSSC_ACC_TYPE23_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE23_CUSTOM_VDDSSC_ACC_TYPE23_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2f8)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_CUSTOM_VDDSSC_ACC_TYPE24_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDSSC_ACC_TYPE24_CUSTOM_VDDSSC_ACC_TYPE24_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2fc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_CUSTOM_VDDDDRA_ACC_TYPE1_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_CUSTOM_VDDDDRA_ACC_TYPE1_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d300)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_CUSTOM_VDDDDRA_ACC_TYPE2_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_CUSTOM_VDDDDRA_ACC_TYPE2_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d304)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_CUSTOM_VDDDDRA_ACC_TYPE3_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_CUSTOM_VDDDDRA_ACC_TYPE3_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d308)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_CUSTOM_VDDDDRA_ACC_TYPE4_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_CUSTOM_VDDDDRA_ACC_TYPE4_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d30c)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_CUSTOM_VDDDDRA_ACC_TYPE5_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_CUSTOM_VDDDDRA_ACC_TYPE5_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d310)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_CUSTOM_VDDDDRA_ACC_TYPE6_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_CUSTOM_VDDDDRA_ACC_TYPE6_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d314)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_CUSTOM_VDDDDRA_ACC_TYPE7_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_CUSTOM_VDDDDRA_ACC_TYPE7_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d318)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_CUSTOM_VDDDDRA_ACC_TYPE22_BMSK                                                 0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE22_CUSTOM_VDDDDRA_ACC_TYPE22_SHFT                                                  0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d31c)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_CUSTOM_VDDDDRA_ACC_TYPE23_BMSK                                                 0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE23_CUSTOM_VDDDDRA_ACC_TYPE23_SHFT                                                  0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d320)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_CUSTOM_VDDDDRA_ACC_TYPE24_BMSK                                                 0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE24_CUSTOM_VDDDDRA_ACC_TYPE24_SHFT                                                  0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d324)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_CUSTOM_KRYO_ACC_TYPE25_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE25_CUSTOM_KRYO_ACC_TYPE25_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d328)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_CUSTOM_KRYO_ACC_TYPE26_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE26_CUSTOM_KRYO_ACC_TYPE26_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d32c)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_ADDR, HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_RMSK)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_ADDR, m)
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_CUSTOM_KRYO_ACC_TYPE27_BMSK                                                       0xff
#define HWIO_TCSR_CUSTOM_KRYO_ACC_TYPE27_CUSTOM_KRYO_ACC_TYPE27_SHFT                                                        0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                        0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, HWIO_TCSR_MEM_ARRY_STBY_RMSK)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                        0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                        0x0

#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK                                                                               0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,m,v,HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_BMSK                                                          0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_SHFT                                                            0x0

#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK                                                                    0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN          \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_INM(m)      \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, m)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUT(v)      \
        out_dword(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,v)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,m,v,HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_BMSK                                  0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_SHFT                                  0x0

#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_BMSK                                           0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_SHFT                                                  0x0

#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_BMSK                                                   0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_SHFT                                                          0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                    0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                            15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                   0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                          0x0

#define HWIO_TCSR_QREFS_RPT_CONFIG_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00015000)
#define HWIO_TCSR_QREFS_RPT_CONFIG_RMSK                                                                                  0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, HWIO_TCSR_QREFS_RPT_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_RPT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_RPT_CONFIG_IN)
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_BMSK                                                      0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_SHFT                                                         0x0

#define HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK                                                                                0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_TXVBG_CONFIG_IN)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_BMSK                                                             0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_SHFT                                                                0x0

#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00015008)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK                                                                                0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_BMSK                                                           0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_SHFT                                                            0x0

#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001500c)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK                                                                                0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_BMSK                                                           0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_SHFT                                                            0x0

#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00015010)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK                                                                               0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00015018)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK                                                                               0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001501c)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_QREFS_CXO2_RPT1_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO2_RPT1_CONFIG_QREFS_CXO2_RPT1_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00015020)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_QREFS_CXO2_RPT0_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0_CONFIG_QREFS_CXO2_RPT0_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00015024)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_RMSK                                                                          0xffff
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_QREFS_CXO2_TXVBG0_CONFIG_BMSK                                                 0xffff
#define HWIO_TCSR_QREFS_CXO2_TXVBG0_CONFIG_QREFS_CXO2_TXVBG0_CONFIG_SHFT                                                    0x0

#define HWIO_TCSR_QZIP_CTL_ST_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_RMSK                                                                                         0xff
#define HWIO_TCSR_QZIP_CTL_ST_IN          \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, HWIO_TCSR_QZIP_CTL_ST_RMSK)
#define HWIO_TCSR_QZIP_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, m)
#define HWIO_TCSR_QZIP_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QZIP_CTL_ST_ADDR,v)
#define HWIO_TCSR_QZIP_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QZIP_CTL_ST_ADDR,m,v,HWIO_TCSR_QZIP_CTL_ST_IN)
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_BMSK                                                                             0xff
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_SHFT                                                                              0x0

#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001502c)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK                                                                               0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015030)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_QREFS_CXO2_RPT0A_CONFIG_BMSK                                                     0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0A_CONFIG_QREFS_CXO2_RPT0A_CONFIG_SHFT                                                      0x0

#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015034)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_QREFS_CXO2_RPT0B_CONFIG_BMSK                                                     0xff
#define HWIO_TCSR_QREFS_CXO2_RPT0B_CONFIG_QREFS_CXO2_RPT0B_CONFIG_SHFT                                                      0x0

#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00015038)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_RMSK                                                                                0xff
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_QREFS_CXO_RX1_CONFIG_BMSK                                                           0xff
#define HWIO_TCSR_QREFS_CXO_RX1_CONFIG_QREFS_CXO_RX1_CONFIG_SHFT                                                            0x0

#define HWIO_TCSR_TIC_CNOC_NS_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_RMSK                                                                                          0x1
#define HWIO_TCSR_TIC_CNOC_NS_IN          \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, HWIO_TCSR_TIC_CNOC_NS_RMSK)
#define HWIO_TCSR_TIC_CNOC_NS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, m)
#define HWIO_TCSR_TIC_CNOC_NS_OUT(v)      \
        out_dword(HWIO_TCSR_TIC_CNOC_NS_ADDR,v)
#define HWIO_TCSR_TIC_CNOC_NS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIC_CNOC_NS_ADDR,m,v,HWIO_TCSR_TIC_CNOC_NS_IN)
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_BMSK                                                                              0x1
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_SHFT                                                                              0x0

#define HWIO_TCSR_CONN_BOX_SPARE_0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, HWIO_TCSR_CONN_BOX_SPARE_0_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_0_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_BMSK                                                             0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_SHFT                                                                    0x0

#define HWIO_TCSR_CONN_BOX_SPARE_1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_RMSK                                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, HWIO_TCSR_CONN_BOX_SPARE_1_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_1_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_BMSK                                                             0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_SHFT                                                                    0x0

#define HWIO_TCSR_CONN_BOX_SPARE_2_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_RMSK                                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, HWIO_TCSR_CONN_BOX_SPARE_2_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_2_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_BMSK                                                             0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_SHFT                                                                    0x0

#define HWIO_TCSR_Q6SS_COREPWR_ON_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_RMSK                                                                                      0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, HWIO_TCSR_Q6SS_COREPWR_ON_RMSK)
#define HWIO_TCSR_Q6SS_COREPWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, m)
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_BMSK                                                                      0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_SHFT                                                                      0x0

#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK                                                                  0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, m)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,v)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,m,v,HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_BMSK                                                    0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_SHFT                                                           0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK                                                               0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                  0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK                                                               0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                  0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_BMSK                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_SHFT                                           0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_BMSK                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_SHFT                                           0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_BMSK                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_SHFT                                           0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                       0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                              0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                       0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                              0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_SHFT                                       0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_BMSK                                  0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_SHFT                                        0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_XPU_SP_INTR0_BMSK                                                         0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_XPU_SP_INTR0_SHFT                                                               0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_BMSK                                      0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_SHFT                                            0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC3_XPU_SP_INTR0_BMSK                                                            0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC3_XPU_SP_INTR0_SHFT                                                                  0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC2_XPU_SP_INTR0_BMSK                                                             0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC2_XPU_SP_INTR0_SHFT                                                                  0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC1_XPU_SP_INTR0_BMSK                                                             0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC1_XPU_SP_INTR0_SHFT                                                                  0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC0_XPU_SP_INTR0_BMSK                                                             0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC0_XPU_SP_INTR0_SHFT                                                                  0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_XPU_SP_INTR0_BMSK                                                               0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_XPU_SP_INTR0_SHFT                                                                    0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_23_BMSK                                                                      0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_23_SHFT                                                                          0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_SDC_XPU_SP_INTR0_BMSK                                                            0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_SDC_XPU_SP_INTR0_SHFT                                                                0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_XPU_SP_INTR0_BMSK                                                                0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_XPU_SP_INTR0_SHFT                                                                    0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_XPU_SP_INTR0_BMSK                                                             0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_XPU_SP_INTR0_SHFT                                                                 0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_QM_XPU_SP_INTR0_BMSK                                                                  0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QM_XPU_SP_INTR0_SHFT                                                                     0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_SNOC_XPU_SP_INTR0_BMSK                                                            0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_SNOC_XPU_SP_INTR0_SHFT                                                               0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_CNOC_XPU_SP_INTR0_BMSK                                                            0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_CNOC_XPU_SP_INTR0_SHFT                                                               0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHM_AOSS_XPU_SP_INTR0_BMSK                                                            0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHM_AOSS_XPU_SP_INTR0_SHFT                                                               0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_SP_XPU_SP_INTR0_BMSK                                                                   0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SP_XPU_SP_INTR0_SHFT                                                                      0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_XPU_SP_INTR0_BMSK                                                            0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_XPU_SP_INTR0_SHFT                                                               0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_XPU_SP_INTR0_BMSK                                                            0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_XPU_SP_INTR0_SHFT                                                               0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_Q6_XPU_SP_INTR0_BMSK                                                               0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_Q6_XPU_SP_INTR0_SHFT                                                                  0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_XPU_SP_INTR0_BMSK                                                                   0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_XPU_SP_INTR0_SHFT                                                                     0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_QUP_XPU_SP_INTR0_BMSK                                                               0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_SSC_QUP_XPU_SP_INTR0_SHFT                                                                 0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_XPU_SP_INTR0_BMSK                                                              0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_XPU_SP_INTR0_SHFT                                                                0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR0_BMSK                                                                   0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR0_SHFT                                                                     0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_XPU_SP_INTR0_BMSK                                                             0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_XPU_SP_INTR0_SHFT                                                              0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_XPU_SP_INTR0_BMSK                                                                0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_XPU_SP_INTR0_SHFT                                                                 0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_MUTEX_XPU_SP_INTR0_BMSK                                                             0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_MUTEX_XPU_SP_INTR0_SHFT                                                              0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_NORTH_XPU_SP_INTR0_BMSK                                                            0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_NORTH_XPU_SP_INTR0_SHFT                                                             0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_REGS_XPU_SP_INTR0_BMSK                                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_REGS_XPU_SP_INTR0_SHFT                                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_SOUTH_XPU_SP_INTR0_BMSK                                                             0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_QUPV3_SOUTH_XPU_SP_INTR0_SHFT                                                             0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_RPM_MPU_XPU_SP_INTR0_BMSK                                                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_RPM_MPU_XPU_SP_INTR0_SHFT                                                                 0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR0_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR0_SHFT                                                                0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RMSK                                                                                  0x7ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_50_BMSK                                                                       0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_50_SHFT                                                                          0x12
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_49_BMSK                                                                       0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_49_SHFT                                                                          0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_SDC1_ICE_XPU_SP_INTR1_BMSK                                                            0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_SDC1_ICE_XPU_SP_INTR1_SHFT                                                               0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR1_BMSK                                                           0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR1_SHFT                                                              0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_46_BMSK                                                                        0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_46_SHFT                                                                           0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_45_BMSK                                                                        0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_45_SHFT                                                                           0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_44_BMSK                                                                        0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_44_SHFT                                                                           0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_XPU_SP_INTR1_BMSK                                                                   0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_XPU_SP_INTR1_SHFT                                                                     0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_EAST_XPU_SP_INTR1_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_EAST_XPU_SP_INTR1_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR1_BMSK                                                            0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR1_SHFT                                                              0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_WEST_XPU_SEC_INTR1_BMSK                                                            0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_WEST_XPU_SEC_INTR1_SHFT                                                              0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_SP_INTR1_BMSK                                                                   0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_SP_INTR1_SHFT                                                                    0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_UFS_CARD_ICE_XPU_SP_INTR1_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_UFS_CARD_ICE_XPU_SP_INTR1_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_TITAN_XPU_SP_INTR1_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_TITAN_XPU_SP_INTR1_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_SPDM_XPU_SP_INTR1_BMSK                                                                   0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_SPDM_XPU_SP_INTR1_SHFT                                                                    0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_QXM_MSS_NAV_XPU_SP_INTR1_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_QXM_MSS_NAV_XPU_SP_INTR1_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE2_XPU_SP_INTR1_BMSK                                                              0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE2_XPU_SP_INTR1_SHFT                                                              0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE1_XPU_SP_INTR1_BMSK                                                              0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_QNM_AGGRE1_XPU_SP_INTR1_SHFT                                                              0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_XPU3_XPU_SP_INTR1_BMSK                                                             0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_XPU3_XPU_SP_INTR1_SHFT                                                             0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_BMSK                    0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_SHFT                          0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_XPU_SP_INTR0_ENABLE_BMSK                                           0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_XPU_SP_INTR0_ENABLE_SHFT                                                 0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_BMSK                        0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU_SP_INTR0_ENABLE_SHFT                              0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC3_XPU_SP_INTR0_ENABLE_BMSK                                              0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC3_XPU_SP_INTR0_ENABLE_SHFT                                                    0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC2_XPU_SP_INTR0_ENABLE_BMSK                                               0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC2_XPU_SP_INTR0_ENABLE_SHFT                                                    0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC1_XPU_SP_INTR0_ENABLE_BMSK                                               0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC1_XPU_SP_INTR0_ENABLE_SHFT                                                    0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC0_XPU_SP_INTR0_ENABLE_BMSK                                               0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC0_XPU_SP_INTR0_ENABLE_SHFT                                                    0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_XPU_SP_INTR0_ENABLE_BMSK                                                 0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_XPU_SP_INTR0_ENABLE_SHFT                                                      0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_23_BMSK                                                               0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_23_SHFT                                                                   0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_SDC_XPU_SP_INTR0_ENABLE_BMSK                                              0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_SDC_XPU_SP_INTR0_ENABLE_SHFT                                                  0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_XPU_SP_INTR0_ENABLE_BMSK                                                  0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_XPU_SP_INTR0_ENABLE_SHFT                                                      0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_XPU_SP_INTR0_ENABLE_BMSK                                               0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_XPU_SP_INTR0_ENABLE_SHFT                                                   0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QM_XPU_SP_INTR0_ENABLE_BMSK                                                    0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QM_XPU_SP_INTR0_ENABLE_SHFT                                                       0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_SNOC_XPU_SP_INTR0_ENABLE_BMSK                                              0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_SNOC_XPU_SP_INTR0_ENABLE_SHFT                                                 0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_CNOC_XPU_SP_INTR0_ENABLE_BMSK                                              0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_CNOC_XPU_SP_INTR0_ENABLE_SHFT                                                 0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHM_AOSS_XPU_SP_INTR0_ENABLE_BMSK                                              0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHM_AOSS_XPU_SP_INTR0_ENABLE_SHFT                                                 0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SP_XPU_SP_INTR0_ENABLE_BMSK                                                     0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SP_XPU_SP_INTR0_ENABLE_SHFT                                                        0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_XPU_SP_INTR0_ENABLE_BMSK                                              0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_XPU_SP_INTR0_ENABLE_SHFT                                                 0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_XPU_SP_INTR0_ENABLE_BMSK                                              0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_XPU_SP_INTR0_ENABLE_SHFT                                                 0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_Q6_XPU_SP_INTR0_ENABLE_BMSK                                                 0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_Q6_XPU_SP_INTR0_ENABLE_SHFT                                                    0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_XPU_SP_INTR0_ENABLE_BMSK                                                     0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_XPU_SP_INTR0_ENABLE_SHFT                                                       0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_QUP_XPU_SP_INTR0_ENABLE_BMSK                                                 0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SSC_QUP_XPU_SP_INTR0_ENABLE_SHFT                                                   0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_XPU_SP_INTR0_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_XPU_SP_INTR0_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR0_ENABLE_BMSK                                                     0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR0_ENABLE_SHFT                                                       0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_XPU_SP_INTR0_ENABLE_BMSK                                               0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_XPU_SP_INTR0_ENABLE_SHFT                                                0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_XPU_SP_INTR0_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_XPU_SP_INTR0_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_MUTEX_XPU_SP_INTR0_ENABLE_BMSK                                               0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_MUTEX_XPU_SP_INTR0_ENABLE_SHFT                                                0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_NORTH_XPU_SP_INTR0_ENABLE_BMSK                                              0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_NORTH_XPU_SP_INTR0_ENABLE_SHFT                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_REGS_XPU_SP_INTR0_ENABLE_BMSK                                                 0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_REGS_XPU_SP_INTR0_ENABLE_SHFT                                                 0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_SOUTH_XPU_SP_INTR0_ENABLE_BMSK                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QUPV3_SOUTH_XPU_SP_INTR0_ENABLE_SHFT                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RPM_MPU_XPU_SP_INTR0_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RPM_MPU_XPU_SP_INTR0_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR0_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR0_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK                                                                           0x7ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_50_BMSK                                                                0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_50_SHFT                                                                   0x12
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_49_BMSK                                                                0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_49_SHFT                                                                   0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SDC1_ICE_XPU_SP_INTR1_ENABLE_BMSK                                              0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SDC1_ICE_XPU_SP_INTR1_ENABLE_SHFT                                                 0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR1_ENABLE_BMSK                                             0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR1_ENABLE_SHFT                                                0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_46_BMSK                                                                 0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_46_SHFT                                                                    0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_45_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_45_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_44_BMSK                                                                 0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_44_SHFT                                                                    0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_XPU_SP_INTR1_ENABLE_BMSK                                                     0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_XPU_SP_INTR1_ENABLE_SHFT                                                       0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_EAST_XPU_SP_INTR1_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_EAST_XPU_SP_INTR1_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR1_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR1_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_BMSK                                              0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_WEST_XPU_SEC_INTR1_ENABLE_SHFT                                                0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_SP_INTR1_ENABLE_BMSK                                                     0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_SP_INTR1_ENABLE_SHFT                                                      0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_UFS_CARD_ICE_XPU_SP_INTR1_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_UFS_CARD_ICE_XPU_SP_INTR1_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TITAN_XPU_SP_INTR1_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TITAN_XPU_SP_INTR1_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SPDM_XPU_SP_INTR1_ENABLE_BMSK                                                     0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SPDM_XPU_SP_INTR1_ENABLE_SHFT                                                      0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QXM_MSS_NAV_XPU_SP_INTR1_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QXM_MSS_NAV_XPU_SP_INTR1_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE2_XPU_SP_INTR1_ENABLE_BMSK                                                0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE2_XPU_SP_INTR1_ENABLE_SHFT                                                0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE1_XPU_SP_INTR1_ENABLE_BMSK                                                0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QNM_AGGRE1_XPU_SP_INTR1_ENABLE_SHFT                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_XPU3_XPU_SP_INTR1_ENABLE_BMSK                                               0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_XPU3_XPU_SP_INTR1_ENABLE_SHFT                                               0x0

#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00022000)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_RMSK                                                                          0x1
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR, HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_RMSK)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR, m)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR,v)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR,m,v,HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_IN)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_DBGOVR_COMPILER_MEM_ACC_SEL_BMSK                                              0x1
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_DBGOVR_COMPILER_MEM_ACC_SEL_SHFT                                              0x0

#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00022004)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_RMSK                                                                            0x1
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR, HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_RMSK)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR, m)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR,v)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR,m,v,HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_IN)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_DBGOVR_CUSTOM_MEM_ACC_SEL_BMSK                                                  0x1
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_DBGOVR_CUSTOM_MEM_ACC_SEL_SHFT                                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00022010)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_DBGOVR_VALUE_COMPILER_MEM_ACC_0_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_DBGOVR_VALUE_COMPILER_MEM_ACC_0_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00022014)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_DBGOVR_VALUE_COMPILER_MEM_ACC_1_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_DBGOVR_VALUE_COMPILER_MEM_ACC_1_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00022018)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_DBGOVR_VALUE_COMPILER_MEM_ACC_2_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_DBGOVR_VALUE_COMPILER_MEM_ACC_2_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0002201c)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_DBGOVR_VALUE_COMPILER_MEM_ACC_3_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_DBGOVR_VALUE_COMPILER_MEM_ACC_3_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00022020)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_DBGOVR_VALUE_COMPILER_MEM_ACC_4_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_DBGOVR_VALUE_COMPILER_MEM_ACC_4_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00022024)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_DBGOVR_VALUE_COMPILER_MEM_ACC_5_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_DBGOVR_VALUE_COMPILER_MEM_ACC_5_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00022028)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_DBGOVR_VALUE_COMPILER_MEM_ACC_6_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_DBGOVR_VALUE_COMPILER_MEM_ACC_6_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0002202c)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_RMSK                                                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_DBGOVR_VALUE_COMPILER_MEM_ACC_7_BMSK                                     0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_DBGOVR_VALUE_COMPILER_MEM_ACC_7_SHFT                                      0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022030)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022034)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022038)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002203c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022040)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022044)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022048)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002204c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022050)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_BMSK                                 0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_SHFT                                  0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022054)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022058)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002205c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022060)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022064)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022068)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002206c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022070)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022074)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022078)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002207c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022080)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022084)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022088)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002208c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022090)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE25_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002209c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE26_SHFT                                0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x000220a0)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_RMSK                                                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_BMSK                               0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE27_SHFT                                0x0

#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK                                                                               0x3
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                    0x2
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                    0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                   0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                   0x0

#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK                                                                               0x3
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                    0x2
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                    0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                   0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                   0x0

#define HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00024000)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK                                                                                    0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, m)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,v)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,m,v,HWIO_TCSR_WCSS_TESTBUS_SEL_IN)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_BMSK                                                                   0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_SHFT                                                                    0x0

#define HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK                                                                                      0x7
#define HWIO_TCSR_WCSS_AHBBM_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, m)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,v)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,m,v,HWIO_TCSR_WCSS_AHBBM_CTRL_IN)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_BMSK                                                                     0x4
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_SHFT                                                                     0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_BMSK                                                                0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_SHFT                                                                0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_TCSR_KRYO_MUX_SEL_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00025008)
#define HWIO_TCSR_KRYO_MUX_SEL_RMSK                                                                                         0x3
#define HWIO_TCSR_KRYO_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, HWIO_TCSR_KRYO_MUX_SEL_RMSK)
#define HWIO_TCSR_KRYO_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, m)
#define HWIO_TCSR_KRYO_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_KRYO_MUX_SEL_ADDR,v)
#define HWIO_TCSR_KRYO_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_KRYO_MUX_SEL_ADDR,m,v,HWIO_TCSR_KRYO_MUX_SEL_IN)
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_BMSK                                                                            0x3
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_SHFT                                                                            0x0

#define HWIO_TCSR_APSS_BHS_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0002500c)
#define HWIO_TCSR_APSS_BHS_EN_RMSK                                                                                         0xff
#define HWIO_TCSR_APSS_BHS_EN_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, HWIO_TCSR_APSS_BHS_EN_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_BHS_EN_ADDR,v)
#define HWIO_TCSR_APSS_BHS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_BHS_EN_ADDR,m,v,HWIO_TCSR_APSS_BHS_EN_IN)
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_BMSK                                                                             0xff
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_SHFT                                                                              0x0

#define HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025010)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK                                                                                  0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_BMSK                                                               0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_SHFT                                                                0x0

#define HWIO_TCSR_APSS_SPARE_REG0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00025014)
#define HWIO_TCSR_APSS_SPARE_REG0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, HWIO_TCSR_APSS_SPARE_REG0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG0_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG0_IN)
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00025018)
#define HWIO_TCSR_APSS_SPARE_REG1_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, HWIO_TCSR_APSS_SPARE_REG1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG1_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG1_IN)
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG2_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0002501c)
#define HWIO_TCSR_APSS_SPARE_REG2_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, HWIO_TCSR_APSS_SPARE_REG2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG2_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG2_IN)
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG3_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00025020)
#define HWIO_TCSR_APSS_SPARE_REG3_RMSK                                                                               0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, HWIO_TCSR_APSS_SPARE_REG3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG3_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG3_IN)
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_BMSK                                                                    0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_SHFT                                                                           0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00025024)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_SHFT                                                                   0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00025028)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_SHFT                                                                   0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0002502c)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_SHFT                                                                   0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00025030)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK                                                                           0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_BMSK                                                            0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_SHFT                                                                   0x0

#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00013100)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK                                                                       0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_BMSK                                               0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_SHFT                                                      0x0

#define HWIO_TCSR_BOOT_IMEM_SIZE_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00013200)
#define HWIO_TCSR_BOOT_IMEM_SIZE_RMSK                                                                                0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, HWIO_TCSR_BOOT_IMEM_SIZE_RMSK)
#define HWIO_TCSR_BOOT_IMEM_SIZE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_BMSK                                                                 0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_SHFT                                                                        0x0

#define HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00013300)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_RMSK                                                                                    0x1
#define HWIO_TCSR_BOOT_IMEM_DISABLE_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR, HWIO_TCSR_BOOT_IMEM_DISABLE_RMSK)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR,v)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR,m,v,HWIO_TCSR_BOOT_IMEM_DISABLE_IN)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_BOOT_IMEM_DISABLE_BMSK                                                                  0x1
#define HWIO_TCSR_BOOT_IMEM_DISABLE_BOOT_IMEM_DISABLE_SHFT                                                                  0x0

#define HWIO_TCSR_BIAS_REF_LS_EN_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00026000)
#define HWIO_TCSR_BIAS_REF_LS_EN_RMSK                                                                                      0x3f
#define HWIO_TCSR_BIAS_REF_LS_EN_IN          \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_EN_ADDR, HWIO_TCSR_BIAS_REF_LS_EN_RMSK)
#define HWIO_TCSR_BIAS_REF_LS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_EN_ADDR, m)
#define HWIO_TCSR_BIAS_REF_LS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_BIAS_REF_LS_EN_ADDR,v)
#define HWIO_TCSR_BIAS_REF_LS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIAS_REF_LS_EN_ADDR,m,v,HWIO_TCSR_BIAS_REF_LS_EN_IN)
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_AUXBUF_EN_BMSK                                                              0x20
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_AUXBUF_EN_SHFT                                                               0x5
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_ATEST_EN_BMSK                                                               0x10
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_ATEST_EN_SHFT                                                                0x4
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_AUXBUF_EN_BMSK                                                               0x8
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_AUXBUF_EN_SHFT                                                               0x3
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_ATEST_EN_BMSK                                                                0x4
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_ATEST_EN_SHFT                                                                0x2
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_AUXBUF_EN_BMSK                                                               0x2
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_AUXBUF_EN_SHFT                                                               0x1
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_ATEST_EN_BMSK                                                                0x1
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_ATEST_EN_SHFT                                                                0x0

#define HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0002c000)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_RMSK                                                                                  0x1
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR, HWIO_TCSR_REFGEN_QLINK_ENABLE_RMSK)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR, m)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR,v)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR,m,v,HWIO_TCSR_REFGEN_QLINK_ENABLE_IN)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_REFGEN_QLINK_ENABLE_BMSK                                                              0x1
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_REFGEN_QLINK_ENABLE_SHFT                                                              0x0

/*----------------------------------------------------------------------------
 * MODULE: AOSS_CC_AOSS_CC_REG
 *--------------------------------------------------------------------------*/

#define AOSS_CC_AOSS_CC_REG_REG_BASE                                              (AOSS_BASE      + 0x012a0000)

#define HWIO_AOSS_CC_PLL0_MODE_ADDR                                               (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000000)
#define HWIO_AOSS_CC_PLL0_MODE_RMSK                                               0xffffffff
#define HWIO_AOSS_CC_PLL0_MODE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_MODE_ADDR, HWIO_AOSS_CC_PLL0_MODE_RMSK)
#define HWIO_AOSS_CC_PLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_MODE_ADDR, m)
#define HWIO_AOSS_CC_PLL0_MODE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_MODE_ADDR,v)
#define HWIO_AOSS_CC_PLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_MODE_ADDR,m,v,HWIO_AOSS_CC_PLL0_MODE_IN)
#define HWIO_AOSS_CC_PLL0_MODE_PLL_LOCK_DET_BMSK                                  0x80000000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_LOCK_DET_SHFT                                        0x1f
#define HWIO_AOSS_CC_PLL0_MODE_PLL_ACTIVE_FLAG_BMSK                               0x40000000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                     0x1e
#define HWIO_AOSS_CC_PLL0_MODE_PLL_ACK_LATCH_BMSK                                 0x20000000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_ACK_LATCH_SHFT                                       0x1d
#define HWIO_AOSS_CC_PLL0_MODE_PLL_LOCK_DET_FINE_BMSK                             0x10000000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_LOCK_DET_FINE_SHFT                                   0x1c
#define HWIO_AOSS_CC_PLL0_MODE_RESERVE_BITS27_25_BMSK                              0xe000000
#define HWIO_AOSS_CC_PLL0_MODE_RESERVE_BITS27_25_SHFT                                   0x19
#define HWIO_AOSS_CC_PLL0_MODE_FSM_LEGACY_MODE_BMSK                                0x1000000
#define HWIO_AOSS_CC_PLL0_MODE_FSM_LEGACY_MODE_SHFT                                     0x18
#define HWIO_AOSS_CC_PLL0_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                      0x800000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                          0x17
#define HWIO_AOSS_CC_PLL0_MODE_PLL_UPDATE_BMSK                                      0x400000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_UPDATE_SHFT                                          0x16
#define HWIO_AOSS_CC_PLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                              0x200000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                  0x15
#define HWIO_AOSS_CC_PLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                0x100000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                    0x14
#define HWIO_AOSS_CC_PLL0_MODE_PLL_BIAS_COUNT_BMSK                                   0xfc000
#define HWIO_AOSS_CC_PLL0_MODE_PLL_BIAS_COUNT_SHFT                                       0xe
#define HWIO_AOSS_CC_PLL0_MODE_PLL_LOCK_COUNT_BMSK                                    0x3f00
#define HWIO_AOSS_CC_PLL0_MODE_PLL_LOCK_COUNT_SHFT                                       0x8
#define HWIO_AOSS_CC_PLL0_MODE_RESERVE_BITS7_3_BMSK                                     0xf8
#define HWIO_AOSS_CC_PLL0_MODE_RESERVE_BITS7_3_SHFT                                      0x3
#define HWIO_AOSS_CC_PLL0_MODE_PLL_RESET_N_BMSK                                          0x4
#define HWIO_AOSS_CC_PLL0_MODE_PLL_RESET_N_SHFT                                          0x2
#define HWIO_AOSS_CC_PLL0_MODE_RESERVE_BIT1_BMSK                                         0x2
#define HWIO_AOSS_CC_PLL0_MODE_RESERVE_BIT1_SHFT                                         0x1
#define HWIO_AOSS_CC_PLL0_MODE_PLL_OUTCTRL_BMSK                                          0x1
#define HWIO_AOSS_CC_PLL0_MODE_PLL_OUTCTRL_SHFT                                          0x0

#define HWIO_AOSS_CC_PLL0_L_VAL_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000004)
#define HWIO_AOSS_CC_PLL0_L_VAL_RMSK                                                  0xffff
#define HWIO_AOSS_CC_PLL0_L_VAL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_L_VAL_ADDR, HWIO_AOSS_CC_PLL0_L_VAL_RMSK)
#define HWIO_AOSS_CC_PLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_L_VAL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_L_VAL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_L_VAL_ADDR,m,v,HWIO_AOSS_CC_PLL0_L_VAL_IN)
#define HWIO_AOSS_CC_PLL0_L_VAL_PLL_L_BMSK                                            0xffff
#define HWIO_AOSS_CC_PLL0_L_VAL_PLL_L_SHFT                                               0x0

#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000008)
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_RMSK                                              0xffff
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_CAL_L_VAL_ADDR, HWIO_AOSS_CC_PLL0_CAL_L_VAL_RMSK)
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_CAL_L_VAL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_CAL_L_VAL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_CAL_L_VAL_ADDR,m,v,HWIO_AOSS_CC_PLL0_CAL_L_VAL_IN)
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_PLL_CAL_L_BMSK                                    0xffff
#define HWIO_AOSS_CC_PLL0_CAL_L_VAL_PLL_CAL_L_SHFT                                       0x0

#define HWIO_AOSS_CC_PLL0_USER_CTL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000000c)
#define HWIO_AOSS_CC_PLL0_USER_CTL_RMSK                                           0xffffffff
#define HWIO_AOSS_CC_PLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_USER_CTL_ADDR, HWIO_AOSS_CC_PLL0_USER_CTL_RMSK)
#define HWIO_AOSS_CC_PLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_USER_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_USER_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_USER_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL0_USER_CTL_IN)
#define HWIO_AOSS_CC_PLL0_USER_CTL_RESERVE_BITS31_19_BMSK                         0xfff80000
#define HWIO_AOSS_CC_PLL0_USER_CTL_RESERVE_BITS31_19_SHFT                               0x13
#define HWIO_AOSS_CC_PLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                0x70000
#define HWIO_AOSS_CC_PLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                   0x10
#define HWIO_AOSS_CC_PLL0_USER_CTL_POST_DIV_RATIO_ODD_BMSK                            0xf000
#define HWIO_AOSS_CC_PLL0_USER_CTL_POST_DIV_RATIO_ODD_SHFT                               0xc
#define HWIO_AOSS_CC_PLL0_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                            0xf00
#define HWIO_AOSS_CC_PLL0_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                              0x8
#define HWIO_AOSS_CC_PLL0_USER_CTL_OUT_CLK_POLARITY_BMSK                                0x80
#define HWIO_AOSS_CC_PLL0_USER_CTL_OUT_CLK_POLARITY_SHFT                                 0x7
#define HWIO_AOSS_CC_PLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                 0x60
#define HWIO_AOSS_CC_PLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                  0x5
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_TEST_BMSK                                     0x10
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_TEST_SHFT                                      0x4
#define HWIO_AOSS_CC_PLL0_USER_CTL_RESERVE_BIT3_BMSK                                     0x8
#define HWIO_AOSS_CC_PLL0_USER_CTL_RESERVE_BIT3_SHFT                                     0x3
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_ODD_BMSK                                       0x4
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_ODD_SHFT                                       0x2
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_EVEN_BMSK                                      0x2
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_EVEN_SHFT                                      0x1
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_MAIN_BMSK                                      0x1
#define HWIO_AOSS_CC_PLL0_USER_CTL_PLLOUT_MAIN_SHFT                                      0x0

#define HWIO_AOSS_CC_PLL0_USER_CTL_U_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000010)
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_USER_CTL_U_ADDR, HWIO_AOSS_CC_PLL0_USER_CTL_U_RMSK)
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_USER_CTL_U_ADDR, m)
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_USER_CTL_U_ADDR,v)
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_USER_CTL_U_ADDR,m,v,HWIO_AOSS_CC_PLL0_USER_CTL_U_IN)
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_DISABLE_DECAPS_BMSK                          0x80000000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_DISABLE_DECAPS_SHFT                                0x1f
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_DISABLE_SHUNT_BMSK                           0x40000000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_DISABLE_SHUNT_SHFT                                 0x1e
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_RESERVE_BITS61_54_BMSK                       0x3fc00000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_RESERVE_BITS61_54_SHFT                             0x16
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_BMSK             0x200000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_FREEZE_LOCK_DETECTOR_IN_DROOP_SHFT                 0x15
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_DROOP_DIVIDER_SEL_BMSK                         0x100000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_DROOP_DIVIDER_SEL_SHFT                             0x14
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_SCALE_FREQ_ON_DROOP_BMSK                        0x80000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_SCALE_FREQ_ON_DROOP_SHFT                           0x13
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_USE_PREDIV_WHEN_CAL_BMSK                        0x40000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_USE_PREDIV_WHEN_CAL_SHFT                           0x12
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_USE_EXT_SAVERESTORE_BMSK                        0x20000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_USE_EXT_SAVERESTORE_SHFT                           0x11
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_LOW_JITTER_MODE_EN_BMSK                         0x10000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_LOW_JITTER_MODE_EN_SHFT                            0x10
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_FRAC_FORMAT_SEL_BMSK                             0x8000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_FRAC_FORMAT_SEL_SHFT                                0xf
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                          0x4000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                             0xe
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_REF_CLK_AT_OUT_BMSK                              0x2000
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                 0xd
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_SCALE_FREQ_ON_RESTART_BMSK                       0x1800
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_SCALE_FREQ_ON_RESTART_SHFT                          0xb
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                       0x400
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                         0xa
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_STATUS_REGISTER_BMSK                              0x3e0
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                0x5
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_WRITE_STATE_EN_BMSK                                0x10
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_WRITE_STATE_EN_SHFT                                 0x4
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_CALIB_CTRL_BMSK                                     0xe
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_CALIB_CTRL_SHFT                                     0x1
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_BMSK                         0x1
#define HWIO_AOSS_CC_PLL0_USER_CTL_U_USE_ONLY_FINE_LOCK_DET_SHFT                         0x0

#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000014)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_CONFIG_CTL_ADDR, HWIO_AOSS_CC_PLL0_CONFIG_CTL_RMSK)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_CONFIG_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_CONFIG_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_CONFIG_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL0_CONFIG_CTL_IN)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FINE_LDC_THRESHOLD_BMSK                      0xfc000000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FINE_LDC_THRESHOLD_SHFT                            0x1a
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_COARSE_LDC_THRESHOLD_BMSK                     0x3c00000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_COARSE_LDC_THRESHOLD_SHFT                          0x16
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_BMSK             0x3c0000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_COARSE_LOCK_DET_NEG_THRESHOLD_SHFT                 0x12
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_BMSK              0x3c000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_COARSE_LOCK_DET_POS_THRESHOLD_SHFT                  0xe
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                     0x3800
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                        0xb
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                    0x700
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                      0x8
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_BMSK                          0xf0
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FWD_GAIN_SLEWING_KFN_SHFT                           0x4
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                   0xf
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                   0x0

#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000018)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_RMSK                                       0xffffffff
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ADDR, HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_RMSK)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ADDR, m)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ADDR,v)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ADDR,m,v,HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_IN)
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BIST_CFG_BMSK                              0xfff00000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BIST_CFG_SHFT                                    0x14
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ENABLEOVERPST_BMSK                            0x80000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_ENABLEOVERPST_SHFT                               0x13
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BIASSELPST_BMSK                               0x40000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BIASSELPST_SHFT                                  0x12
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_FORCE_DAC_ON_BMSK                             0x30000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_FORCE_DAC_ON_SHFT                                0x10
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_BMSK                        0x8000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_DIS_DMET_DROOP_DIV_SHFT                           0xf
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BYAPSS_DROOP_DIV_BMSK                          0x4000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BYAPSS_DROOP_DIV_SHFT                             0xe
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_OSC_SETTLING_TIME_BMSK                         0x3000
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_OSC_SETTLING_TIME_SHFT                            0xc
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_BMSK                        0xc00
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_NUM_STEPS_FAST_LOCK_SHFT                          0xa
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_PREDIV_WHEN_CAL_BMSK                            0x380
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_PREDIV_WHEN_CAL_SHFT                              0x7
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_BMSK                 0x40
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                  0x6
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_BMSK                        0x30
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_MIN_GLITCH_THRESHOLD_SHFT                         0x4
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_BMSK                        0x8
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_USE_BOTH_REF_CLK_EDGE_SHFT                        0x3
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BIAS_WARMUP_TIME_BMSK                             0x6
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_BIAS_WARMUP_TIME_SHFT                             0x1
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_BMSK                      0x1
#define HWIO_AOSS_CC_PLL0_CONFIG_CTL_U_DIV_LOCK_DET_THRESHOLDS_SHFT                      0x0

#define HWIO_AOSS_CC_PLL0_TEST_CTL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000001c)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_RMSK                                           0xffffffff
#define HWIO_AOSS_CC_PLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_TEST_CTL_ADDR, HWIO_AOSS_CC_PLL0_TEST_CTL_RMSK)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_TEST_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_TEST_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_TEST_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL0_TEST_CTL_IN)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_BMSK                   0xc0000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_ADD_REF_CYC_CALIB_STEPS_SHFT                         0x1e
#define HWIO_AOSS_CC_PLL0_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK               0x30000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                     0x1c
#define HWIO_AOSS_CC_PLL0_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                      0x8000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                           0x1b
#define HWIO_AOSS_CC_PLL0_TEST_CTL_FINE_FCW_BMSK                                   0x7e00000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_FINE_FCW_SHFT                                        0x15
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                           0x100000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                               0x14
#define HWIO_AOSS_CC_PLL0_TEST_CTL_COARSE_FCW_BMSK                                   0xff000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_COARSE_FCW_SHFT                                       0xc
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OVERRIDE_COARSE_FCW_BMSK                            0x800
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OVERRIDE_COARSE_FCW_SHFT                              0xb
#define HWIO_AOSS_CC_PLL0_TEST_CTL_PROCESS_CALIB_WORD_BMSK                             0x700
#define HWIO_AOSS_CC_PLL0_TEST_CTL_PROCESS_CALIB_WORD_SHFT                               0x8
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OVERRIDE_CALIB_WORD_BMSK                             0x80
#define HWIO_AOSS_CC_PLL0_TEST_CTL_OVERRIDE_CALIB_WORD_SHFT                              0x7
#define HWIO_AOSS_CC_PLL0_TEST_CTL_DISABLE_LFSR_BMSK                                    0x40
#define HWIO_AOSS_CC_PLL0_TEST_CTL_DISABLE_LFSR_SHFT                                     0x6
#define HWIO_AOSS_CC_PLL0_TEST_CTL_EN_VREF_TEST_BMSK                                    0x20
#define HWIO_AOSS_CC_PLL0_TEST_CTL_EN_VREF_TEST_SHFT                                     0x5
#define HWIO_AOSS_CC_PLL0_TEST_CTL_EN_VDCO_TEST_BMSK                                    0x10
#define HWIO_AOSS_CC_PLL0_TEST_CTL_EN_VDCO_TEST_SHFT                                     0x4
#define HWIO_AOSS_CC_PLL0_TEST_CTL_BYPASS_ATEST_BUFFER_BMSK                              0x8
#define HWIO_AOSS_CC_PLL0_TEST_CTL_BYPASS_ATEST_BUFFER_SHFT                              0x3
#define HWIO_AOSS_CC_PLL0_TEST_CTL_EN_IVCO_TEST_BMSK                                     0x4
#define HWIO_AOSS_CC_PLL0_TEST_CTL_EN_IVCO_TEST_SHFT                                     0x2
#define HWIO_AOSS_CC_PLL0_TEST_CTL_ATEST1_EN_BMSK                                        0x2
#define HWIO_AOSS_CC_PLL0_TEST_CTL_ATEST1_EN_SHFT                                        0x1
#define HWIO_AOSS_CC_PLL0_TEST_CTL_ATEST0_EN_BMSK                                        0x1
#define HWIO_AOSS_CC_PLL0_TEST_CTL_ATEST0_EN_SHFT                                        0x0

#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000020)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_TEST_CTL_U_ADDR, HWIO_AOSS_CC_PLL0_TEST_CTL_U_RMSK)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_TEST_CTL_U_ADDR, m)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_TEST_CTL_U_ADDR,v)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_TEST_CTL_U_ADDR,m,v,HWIO_AOSS_CC_PLL0_TEST_CTL_U_IN)
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_ENABLE_TRAINING_SEQ_BMSK                     0x80000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_ENABLE_TRAINING_SEQ_SHFT                           0x1f
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_LOGIC_DEP_BMSK                        0x40000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_LOGIC_DEP_SHFT                              0x1e
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_BIAS_DET_BMSK                         0x20000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_BIAS_DET_SHFT                               0x1d
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_MSB_CLOCK_SELECT_BMSK                        0x10000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_MSB_CLOCK_SELECT_SHFT                              0x1c
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_BMSK                   0x8000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_FIRST_ORDER_DSM_SHFT                        0x1b
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_BMSK                0x6000000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DCO_OFFSET_CURRENT_ADJUST_SHFT                     0x19
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_MIRROR_DEVICE_ADJUST_BMSK                     0x1c00000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_MIRROR_DEVICE_ADJUST_SHFT                          0x16
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_BMSK                      0x200000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BIAS_STARTUP_CIR_DIS_SHFT                          0x15
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DISABLE_CLAMP_BMSK                             0x100000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DISABLE_CLAMP_SHFT                                 0x14
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_MODE_OF_BIAS_BMSK                        0x80000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_MODE_OF_BIAS_SHFT                           0x13
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_BMSK                    0x40000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BYPASS_MODE_FOR_BIAS_EN_SHFT                       0x12
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BIAS_ADJUST_BMSK                                0x30000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_BIAS_ADJUST_SHFT                                   0x10
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DIV2_NMO_EN_BMSK                                 0x8000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DIV2_NMO_EN_SHFT                                    0xf
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DIS_AMP_STARTUP_BMSK                             0x4000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DIS_AMP_STARTUP_SHFT                                0xe
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_SINGLE_DMET_EN_BMSK                              0x2000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_SINGLE_DMET_EN_SHFT                                 0xd
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DEMET_WINDOW_DIS_BMSK                            0x1000
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_DEMET_WINDOW_DIS_SHFT                               0xc
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                  0xc00
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                    0xa
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_NOISE_MAG_BMSK                                    0x380
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_NOISE_MAG_SHFT                                      0x7
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_NOISE_GEN_EN_BMSK                                  0x40
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_NOISE_GEN_EN_SHFT                                   0x6
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                  0x20
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                   0x5
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                              0x18
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                               0x3
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_STATUS_REG_EN_BMSK                                  0x4
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_STATUS_REG_EN_SHFT                                  0x2
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_SKIP_FINE_TUNE_BMSK                                 0x2
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_SKIP_FINE_TUNE_SHFT                                 0x1
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_SKIP_FAST_LOCK_BMSK                                 0x1
#define HWIO_AOSS_CC_PLL0_TEST_CTL_U_SKIP_FAST_LOCK_SHFT                                 0x0

#define HWIO_AOSS_CC_PLL0_STATUS_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000024)
#define HWIO_AOSS_CC_PLL0_STATUS_RMSK                                             0xffffffff
#define HWIO_AOSS_CC_PLL0_STATUS_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_STATUS_ADDR, HWIO_AOSS_CC_PLL0_STATUS_RMSK)
#define HWIO_AOSS_CC_PLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_STATUS_ADDR, m)
#define HWIO_AOSS_CC_PLL0_STATUS_STATUS_31_0_BMSK                                 0xffffffff
#define HWIO_AOSS_CC_PLL0_STATUS_STATUS_31_0_SHFT                                        0x0

#define HWIO_AOSS_CC_PLL0_FREQ_CTL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000028)
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_RMSK                                           0xffffffff
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_FREQ_CTL_ADDR, HWIO_AOSS_CC_PLL0_FREQ_CTL_RMSK)
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_FREQ_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_FREQ_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_FREQ_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL0_FREQ_CTL_IN)
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                        0xffffffff
#define HWIO_AOSS_CC_PLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                               0x0

#define HWIO_AOSS_CC_PLL0_OPMODE_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000002c)
#define HWIO_AOSS_CC_PLL0_OPMODE_RMSK                                                    0x7
#define HWIO_AOSS_CC_PLL0_OPMODE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_OPMODE_ADDR, HWIO_AOSS_CC_PLL0_OPMODE_RMSK)
#define HWIO_AOSS_CC_PLL0_OPMODE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_OPMODE_ADDR, m)
#define HWIO_AOSS_CC_PLL0_OPMODE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_OPMODE_ADDR,v)
#define HWIO_AOSS_CC_PLL0_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_OPMODE_ADDR,m,v,HWIO_AOSS_CC_PLL0_OPMODE_IN)
#define HWIO_AOSS_CC_PLL0_OPMODE_PLL_OPMODE_BMSK                                         0x7
#define HWIO_AOSS_CC_PLL0_OPMODE_PLL_OPMODE_SHFT                                         0x0

#define HWIO_AOSS_CC_PLL0_STATE_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000030)
#define HWIO_AOSS_CC_PLL0_STATE_RMSK                                                     0x7
#define HWIO_AOSS_CC_PLL0_STATE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_STATE_ADDR, HWIO_AOSS_CC_PLL0_STATE_RMSK)
#define HWIO_AOSS_CC_PLL0_STATE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_STATE_ADDR, m)
#define HWIO_AOSS_CC_PLL0_STATE_PLL_STATE_BMSK                                           0x7
#define HWIO_AOSS_CC_PLL0_STATE_PLL_STATE_SHFT                                           0x0

#define HWIO_AOSS_CC_PLL0_DROOP_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000034)
#define HWIO_AOSS_CC_PLL0_DROOP_RMSK                                                    0xff
#define HWIO_AOSS_CC_PLL0_DROOP_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_DROOP_ADDR, HWIO_AOSS_CC_PLL0_DROOP_RMSK)
#define HWIO_AOSS_CC_PLL0_DROOP_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_DROOP_ADDR, m)
#define HWIO_AOSS_CC_PLL0_DROOP_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_DROOP_ADDR,v)
#define HWIO_AOSS_CC_PLL0_DROOP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_DROOP_ADDR,m,v,HWIO_AOSS_CC_PLL0_DROOP_IN)
#define HWIO_AOSS_CC_PLL0_DROOP_DROOP_CODE_BMSK                                         0xfe
#define HWIO_AOSS_CC_PLL0_DROOP_DROOP_CODE_SHFT                                          0x1
#define HWIO_AOSS_CC_PLL0_DROOP_DROOP_EN_BMSK                                            0x1
#define HWIO_AOSS_CC_PLL0_DROOP_DROOP_EN_SHFT                                            0x0

#define HWIO_AOSS_CC_PLL0_FRAC_VAL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000038)
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_RMSK                                               0xffff
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_FRAC_VAL_ADDR, HWIO_AOSS_CC_PLL0_FRAC_VAL_RMSK)
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_FRAC_VAL_ADDR, m)
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_FRAC_VAL_ADDR,v)
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_FRAC_VAL_ADDR,m,v,HWIO_AOSS_CC_PLL0_FRAC_VAL_IN)
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_PLL_FRAC_VAL_BMSK                                  0xffff
#define HWIO_AOSS_CC_PLL0_FRAC_VAL_PLL_FRAC_VAL_SHFT                                     0x0

#define HWIO_AOSS_CC_PLL0_SPARE_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000003c)
#define HWIO_AOSS_CC_PLL0_SPARE_RMSK                                                    0xff
#define HWIO_AOSS_CC_PLL0_SPARE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SPARE_ADDR, HWIO_AOSS_CC_PLL0_SPARE_RMSK)
#define HWIO_AOSS_CC_PLL0_SPARE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SPARE_ADDR, m)
#define HWIO_AOSS_CC_PLL0_SPARE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_SPARE_ADDR,v)
#define HWIO_AOSS_CC_PLL0_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_SPARE_ADDR,m,v,HWIO_AOSS_CC_PLL0_SPARE_IN)
#define HWIO_AOSS_CC_PLL0_SPARE_SPARE_OUTPUTS_BMSK                                      0xf0
#define HWIO_AOSS_CC_PLL0_SPARE_SPARE_OUTPUTS_SHFT                                       0x4
#define HWIO_AOSS_CC_PLL0_SPARE_SPARE_INPUTS_BMSK                                        0xf
#define HWIO_AOSS_CC_PLL0_SPARE_SPARE_INPUTS_SHFT                                        0x0

#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_ADDR                                    (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000040)
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_RMSK                                          0xff
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_ADDR, HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_RMSK)
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_ADDR, m)
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_ADDR,v)
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_ADDR,m,v,HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_IN)
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_BMSK                          0xff
#define HWIO_AOSS_CC_PLL0_SSC_DELTA_ALPHA_SSC_DELTA_ALPHA_SHFT                           0x0

#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_ADDR                                    (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000044)
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_RMSK                                           0xf
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_ADDR, HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_RMSK)
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_ADDR, m)
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_ADDR,v)
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_ADDR,m,v,HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_IN)
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_SSC_UPDATE_RATE_BMSK                           0xf
#define HWIO_AOSS_CC_PLL0_SSC_UPDATE_RATE_SSC_UPDATE_RATE_SHFT                           0x0

#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00000048)
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_RMSK                                             0xf
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_ADDR, HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_RMSK)
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_ADDR, m)
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_ADDR,v)
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_ADDR,m,v,HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_IN)
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_SSC_NUM_STEPS_BMSK                               0xf
#define HWIO_AOSS_CC_PLL0_SSC_NUM_STEPS_SSC_NUM_STEPS_SHFT                               0x0

#define HWIO_AOSS_CC_PLL1_MODE_ADDR                                               (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001000)
#define HWIO_AOSS_CC_PLL1_MODE_RMSK                                               0xffffffff
#define HWIO_AOSS_CC_PLL1_MODE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_MODE_ADDR, HWIO_AOSS_CC_PLL1_MODE_RMSK)
#define HWIO_AOSS_CC_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_MODE_ADDR, m)
#define HWIO_AOSS_CC_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_MODE_ADDR,v)
#define HWIO_AOSS_CC_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_MODE_ADDR,m,v,HWIO_AOSS_CC_PLL1_MODE_IN)
#define HWIO_AOSS_CC_PLL1_MODE_PLL_LOCK_DET_BMSK                                  0x80000000
#define HWIO_AOSS_CC_PLL1_MODE_PLL_LOCK_DET_SHFT                                        0x1f
#define HWIO_AOSS_CC_PLL1_MODE_PLL_ACTIVE_FLAG_BMSK                               0x40000000
#define HWIO_AOSS_CC_PLL1_MODE_PLL_ACTIVE_FLAG_SHFT                                     0x1e
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BITS29_22_BMSK                             0x3fc00000
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BITS29_22_SHFT                                   0x16
#define HWIO_AOSS_CC_PLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                              0x200000
#define HWIO_AOSS_CC_PLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                  0x15
#define HWIO_AOSS_CC_PLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                0x100000
#define HWIO_AOSS_CC_PLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                    0x14
#define HWIO_AOSS_CC_PLL1_MODE_PLL_BIAS_COUNT_BMSK                                   0xfc000
#define HWIO_AOSS_CC_PLL1_MODE_PLL_BIAS_COUNT_SHFT                                       0xe
#define HWIO_AOSS_CC_PLL1_MODE_PLL_LOCK_COUNT_BMSK                                    0x3f00
#define HWIO_AOSS_CC_PLL1_MODE_PLL_LOCK_COUNT_SHFT                                       0x8
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BIT7_BMSK                                        0x80
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BIT7_SHFT                                         0x7
#define HWIO_AOSS_CC_PLL1_MODE_PLL_CLOCK_SELECT_BMSK                                    0x40
#define HWIO_AOSS_CC_PLL1_MODE_PLL_CLOCK_SELECT_SHFT                                     0x6
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BIT5_BMSK                                        0x20
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BIT5_SHFT                                         0x5
#define HWIO_AOSS_CC_PLL1_MODE_PLL_CLK_XO_PRESENT_BMSK                                  0x10
#define HWIO_AOSS_CC_PLL1_MODE_PLL_CLK_XO_PRESENT_SHFT                                   0x4
#define HWIO_AOSS_CC_PLL1_MODE_PLL_IN_CALIBRATION_BMSK                                   0x8
#define HWIO_AOSS_CC_PLL1_MODE_PLL_IN_CALIBRATION_SHFT                                   0x3
#define HWIO_AOSS_CC_PLL1_MODE_PLL_RESET_N_BMSK                                          0x4
#define HWIO_AOSS_CC_PLL1_MODE_PLL_RESET_N_SHFT                                          0x2
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BIT1_BMSK                                         0x2
#define HWIO_AOSS_CC_PLL1_MODE_RESERVE_BIT1_SHFT                                         0x1
#define HWIO_AOSS_CC_PLL1_MODE_PLL_OUTCTRL_BMSK                                          0x1
#define HWIO_AOSS_CC_PLL1_MODE_PLL_OUTCTRL_SHFT                                          0x0

#define HWIO_AOSS_CC_PLL1_L_VAL_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001004)
#define HWIO_AOSS_CC_PLL1_L_VAL_RMSK                                                   0xfff
#define HWIO_AOSS_CC_PLL1_L_VAL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_L_VAL_ADDR, HWIO_AOSS_CC_PLL1_L_VAL_RMSK)
#define HWIO_AOSS_CC_PLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_L_VAL_ADDR, m)
#define HWIO_AOSS_CC_PLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_L_VAL_ADDR,v)
#define HWIO_AOSS_CC_PLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_L_VAL_ADDR,m,v,HWIO_AOSS_CC_PLL1_L_VAL_IN)
#define HWIO_AOSS_CC_PLL1_L_VAL_PLL_L_BMSK                                             0xfff
#define HWIO_AOSS_CC_PLL1_L_VAL_PLL_L_SHFT                                               0x0

#define HWIO_AOSS_CC_PLL1_USER_CTL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001008)
#define HWIO_AOSS_CC_PLL1_USER_CTL_RMSK                                           0xffffffff
#define HWIO_AOSS_CC_PLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_USER_CTL_ADDR, HWIO_AOSS_CC_PLL1_USER_CTL_RMSK)
#define HWIO_AOSS_CC_PLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_USER_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_USER_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_USER_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL1_USER_CTL_IN)
#define HWIO_AOSS_CC_PLL1_USER_CTL_RESERVE_BITS31_12_BMSK                         0xfffff000
#define HWIO_AOSS_CC_PLL1_USER_CTL_RESERVE_BITS31_12_SHFT                                0xc
#define HWIO_AOSS_CC_PLL1_USER_CTL_POST_DIV_RATIO_EVEN_BMSK                            0xf00
#define HWIO_AOSS_CC_PLL1_USER_CTL_POST_DIV_RATIO_EVEN_SHFT                              0x8
#define HWIO_AOSS_CC_PLL1_USER_CTL_OUT_CLK_POLARITY_BMSK                                0x80
#define HWIO_AOSS_CC_PLL1_USER_CTL_OUT_CLK_POLARITY_SHFT                                 0x7
#define HWIO_AOSS_CC_PLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                 0x60
#define HWIO_AOSS_CC_PLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                  0x5
#define HWIO_AOSS_CC_PLL1_USER_CTL_PLLOUT_TEST_BMSK                                     0x10
#define HWIO_AOSS_CC_PLL1_USER_CTL_PLLOUT_TEST_SHFT                                      0x4
#define HWIO_AOSS_CC_PLL1_USER_CTL_RESERVE_BITS3_1_BMSK                                  0xe
#define HWIO_AOSS_CC_PLL1_USER_CTL_RESERVE_BITS3_1_SHFT                                  0x1
#define HWIO_AOSS_CC_PLL1_USER_CTL_PLLOUT_MAIN_BMSK                                      0x1
#define HWIO_AOSS_CC_PLL1_USER_CTL_PLLOUT_MAIN_SHFT                                      0x0

#define HWIO_AOSS_CC_PLL1_USER_CTL_U_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000100c)
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_USER_CTL_U_ADDR, HWIO_AOSS_CC_PLL1_USER_CTL_U_RMSK)
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_USER_CTL_U_ADDR, m)
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_USER_CTL_U_ADDR,v)
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_USER_CTL_U_ADDR,m,v,HWIO_AOSS_CC_PLL1_USER_CTL_U_IN)
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_RESERVE_BITS63_56_BMSK                       0xff000000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_RESERVE_BITS63_56_SHFT                             0x18
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_ENABLE_CONT_CAL_BMSK                           0x800000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_ENABLE_CONT_CAL_SHFT                               0x17
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_XO_FREQUENCY_SELECT_BMSK                       0x400000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_XO_FREQUENCY_SELECT_SHFT                           0x16
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INTERNAL_CLOCK_SELECTION_BMSK                  0x300000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INTERNAL_CLOCK_SELECTION_SHFT                      0x14
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INITIAL_INPUT_CLOCK_MUX_BMSK                    0xe0000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INITIAL_INPUT_CLOCK_MUX_SHFT                       0x11
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INITIAL_OUTPUT_CLOCK_MUX_BMSK                   0x18000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_INITIAL_OUTPUT_CLOCK_MUX_SHFT                       0xf
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_BIAS_ON_IN_STANDBY_BMSK                          0x4000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_BIAS_ON_IN_STANDBY_SHFT                             0xe
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_REF_CLK_AT_OUT_BMSK                              0x2000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_REF_CLK_AT_OUT_SHFT                                 0xd
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_CALIBRATION_SETTING_BMSK                         0x1000
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_CALIBRATION_SETTING_SHFT                            0xc
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_USE_RESTORE_BMSK                                  0x800
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_USE_RESTORE_SHFT                                    0xb
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_REQUEST_CAL_BMSK                                  0x400
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_REQUEST_CAL_SHFT                                    0xa
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_STATUS_REGISTER_BMSK                              0x3e0
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_STATUS_REGISTER_SHFT                                0x5
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_REF_DIVIDER_BMSK                                   0x18
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_REF_DIVIDER_SHFT                                    0x3
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_CAL_SCALING_BMSK                                    0x6
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_CAL_SCALING_SHFT                                    0x1
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_USE_EXTERNAL_CLK_REF_BMSK                           0x1
#define HWIO_AOSS_CC_PLL1_USER_CTL_U_USE_EXTERNAL_CLK_REF_SHFT                           0x0

#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001010)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_CONFIG_CTL_ADDR, HWIO_AOSS_CC_PLL1_CONFIG_CTL_RMSK)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_CONFIG_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_CONFIG_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_CONFIG_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL1_CONFIG_CTL_IN)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_ENABLE_BYPASS_BMSK                   0x80000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_ENABLE_BYPASS_SHFT                         0x1f
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_DISABLE_STARTUP_BMSK                 0x40000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_DISABLE_STARTUP_SHFT                       0x1e
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_DISABLE_KICKSTART_BMSK               0x20000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_DISABLE_KICKSTART_SHFT                     0x1d
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_FTUNE_BMSK                           0x1c000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_FTUNE_SHFT                                 0x1a
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_CTUNE_BMSK                            0x3000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_REF_OSC_CTUNE_SHFT                                 0x18
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_NUM_REF_CYCLES_FOR_CAL_BMSK                    0xe00000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_NUM_REF_CYCLES_FOR_CAL_SHFT                        0x15
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_INC_MIN_GLITCH_THRESHOLD_4X_BMSK               0x100000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_INC_MIN_GLITCH_THRESHOLD_4X_SHFT                   0x14
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                       0xc0000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                          0x12
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_OSC_WARMUP_TIME_BMSK                            0x30000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_OSC_WARMUP_TIME_SHFT                               0x10
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_BIAS_WARMUP_TIME_BMSK                            0xc000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_BIAS_WARMUP_TIME_SHFT                               0xe
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_BMSK                     0x3800
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FINE_LOCK_DET_THRESHOLD_SHFT                        0xb
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_BMSK                    0x700
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FINE_LOCK_DET_SAMPLE_SIZE_SHFT                      0x8
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FWD_GAIN_KFN_SLEW_BMSK                             0xf0
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FWD_GAIN_KFN_SLEW_SHFT                              0x4
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FWD_GAIN_KFN_BMSK                                   0xf
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_FWD_GAIN_KFN_SHFT                                   0x0

#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001014)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_RMSK                                       0xffffffff
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ADDR, HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_RMSK)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ADDR, m)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ADDR,v)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ADDR,m,v,HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_IN)
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_DCO_WARMUP_TIME_BMSK                       0xf0000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_DCO_WARMUP_TIME_SHFT                             0x1c
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_POST_DIV_BMSK                           0xe000000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_POST_DIV_SHFT                                0x19
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_PLL_OSC_CONTROL_BMSK                        0x1f80000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_PLL_OSC_CONTROL_SHFT                             0x13
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ENABLE_RESYNC_BMSK                            0x40000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ENABLE_RESYNC_SHFT                               0x12
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ENABLE_REF1_KICKSTART_BMSK                    0x20000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ENABLE_REF1_KICKSTART_SHFT                       0x11
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_USE_REF1_BMSK                                 0x10000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_USE_REF1_SHFT                                    0x10
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ATEST1_VOLT_SELECT_BMSK                        0xc000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_ATEST1_VOLT_SELECT_SHFT                           0xe
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_CAL_REF1_PULSE_BMSK                            0x3000
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_CAL_REF1_PULSE_SHFT                               0xc
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_OSC_CONTROL_2_BMSK                          0xff0
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_OSC_CONTROL_2_SHFT                            0x4
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_DTEST_SELECT_BMSK                             0xe
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_DTEST_SELECT_SHFT                             0x1
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_OSC_BYPASSMODE_BMSK                           0x1
#define HWIO_AOSS_CC_PLL1_CONFIG_CTL_U_REF_OSC_BYPASSMODE_SHFT                           0x0

#define HWIO_AOSS_CC_PLL1_TEST_CTL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001018)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_RMSK                                           0xffffffff
#define HWIO_AOSS_CC_PLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_TEST_CTL_ADDR, HWIO_AOSS_CC_PLL1_TEST_CTL_RMSK)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_TEST_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_TEST_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_TEST_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL1_TEST_CTL_IN)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_DIV2_NMO_EN_BMSK                               0x80000000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_DIV2_NMO_EN_SHFT                                     0x1f
#define HWIO_AOSS_CC_PLL1_TEST_CTL_OVERRIDE_XO_BMSK                               0x40000000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_OVERRIDE_XO_SHFT                                     0x1e
#define HWIO_AOSS_CC_PLL1_TEST_CTL_NMO_OSC_SEL_BMSK                               0x30000000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_NMO_OSC_SEL_SHFT                                     0x1c
#define HWIO_AOSS_CC_PLL1_TEST_CTL_NOISE_MAG_BMSK                                  0xe000000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_NOISE_MAG_SHFT                                       0x19
#define HWIO_AOSS_CC_PLL1_TEST_CTL_NOISE_GEN_EN_BMSK                               0x1000000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_NOISE_GEN_EN_SHFT                                    0x18
#define HWIO_AOSS_CC_PLL1_TEST_CTL_DIVIDE_SOSC_BMSK                                 0xc00000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_DIVIDE_SOSC_SHFT                                     0x16
#define HWIO_AOSS_CC_PLL1_TEST_CTL_STATUS_REG_EN_BMSK                               0x200000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_STATUS_REG_EN_SHFT                                   0x15
#define HWIO_AOSS_CC_PLL1_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_BMSK                 0x180000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_GLITCH_DETECTOR_COUNT_LIMIT_SHFT                     0x13
#define HWIO_AOSS_CC_PLL1_TEST_CTL_GLITCH_PREVENTION_DIS_BMSK                        0x40000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_GLITCH_PREVENTION_DIS_SHFT                           0x12
#define HWIO_AOSS_CC_PLL1_TEST_CTL_FCW_BMSK                                          0x3ff00
#define HWIO_AOSS_CC_PLL1_TEST_CTL_FCW_SHFT                                              0x8
#define HWIO_AOSS_CC_PLL1_TEST_CTL_OVERRIDE_FCW_BMSK                                    0x80
#define HWIO_AOSS_CC_PLL1_TEST_CTL_OVERRIDE_FCW_SHFT                                     0x7
#define HWIO_AOSS_CC_PLL1_TEST_CTL_DISABLE_LFSR_BMSK                                    0x40
#define HWIO_AOSS_CC_PLL1_TEST_CTL_DISABLE_LFSR_SHFT                                     0x6
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST1_SEL_BMSK                                      0x30
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST1_SEL_SHFT                                       0x4
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST0_SEL_BMSK                                       0xc
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST0_SEL_SHFT                                       0x2
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST1_EN_BMSK                                        0x2
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST1_EN_SHFT                                        0x1
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST0_EN_BMSK                                        0x1
#define HWIO_AOSS_CC_PLL1_TEST_CTL_ATEST0_EN_SHFT                                        0x0

#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000101c)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_TEST_CTL_U_ADDR, HWIO_AOSS_CC_PLL1_TEST_CTL_U_RMSK)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_TEST_CTL_U_ADDR, m)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_TEST_CTL_U_ADDR,v)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_TEST_CTL_U_ADDR,m,v,HWIO_AOSS_CC_PLL1_TEST_CTL_U_IN)
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_BIST_CFG_BMSK                                0xfff00000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_BIST_CFG_SHFT                                      0x14
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                           0xf0000
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                              0x10
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_RESERVE_BITS47_39_BMSK                           0xff80
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_RESERVE_BITS47_39_SHFT                              0x7
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_DCO_ON_BMSK                                  0x40
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_DCO_ON_SHFT                                   0x6
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_RESERVE_BIT37_BMSK                                 0x20
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_RESERVE_BIT37_SHFT                                  0x5
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_SEL_CURRENT_DCO_BMSK                               0x10
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_SEL_CURRENT_DCO_SHFT                                0x4
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_REFOSC_ON_BMSK                                0x8
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_REFOSC_ON_SHFT                                0x3
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_REFBIAS_ON_BMSK                               0x4
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_REFBIAS_ON_SHFT                               0x2
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_SOSC_ON_BMSK                                  0x2
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_FORCE_SOSC_ON_SHFT                                  0x1
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_ENABLE_TEST_SEQ_BMSK                                0x1
#define HWIO_AOSS_CC_PLL1_TEST_CTL_U_ENABLE_TEST_SEQ_SHFT                                0x0

#define HWIO_AOSS_CC_PLL1_STATUS_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001020)
#define HWIO_AOSS_CC_PLL1_STATUS_RMSK                                             0xffffffff
#define HWIO_AOSS_CC_PLL1_STATUS_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_STATUS_ADDR, HWIO_AOSS_CC_PLL1_STATUS_RMSK)
#define HWIO_AOSS_CC_PLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_STATUS_ADDR, m)
#define HWIO_AOSS_CC_PLL1_STATUS_STATUS_31_0_BMSK                                 0xffffffff
#define HWIO_AOSS_CC_PLL1_STATUS_STATUS_31_0_SHFT                                        0x0

#define HWIO_AOSS_CC_PLL1_FREQ_CTL_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001024)
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_RMSK                                           0xffffffff
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_FREQ_CTL_ADDR, HWIO_AOSS_CC_PLL1_FREQ_CTL_RMSK)
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_FREQ_CTL_ADDR, m)
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_FREQ_CTL_ADDR,v)
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_FREQ_CTL_ADDR,m,v,HWIO_AOSS_CC_PLL1_FREQ_CTL_IN)
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                        0xffffffff
#define HWIO_AOSS_CC_PLL1_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                               0x0

#define HWIO_AOSS_CC_PLL1_OPMODE_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001028)
#define HWIO_AOSS_CC_PLL1_OPMODE_RMSK                                                    0x7
#define HWIO_AOSS_CC_PLL1_OPMODE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_OPMODE_ADDR, HWIO_AOSS_CC_PLL1_OPMODE_RMSK)
#define HWIO_AOSS_CC_PLL1_OPMODE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_OPMODE_ADDR, m)
#define HWIO_AOSS_CC_PLL1_OPMODE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_OPMODE_ADDR,v)
#define HWIO_AOSS_CC_PLL1_OPMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_OPMODE_ADDR,m,v,HWIO_AOSS_CC_PLL1_OPMODE_IN)
#define HWIO_AOSS_CC_PLL1_OPMODE_PLL_OPMODE_BMSK                                         0x7
#define HWIO_AOSS_CC_PLL1_OPMODE_PLL_OPMODE_SHFT                                         0x0

#define HWIO_AOSS_CC_PLL1_STATE_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000102c)
#define HWIO_AOSS_CC_PLL1_STATE_RMSK                                                     0x7
#define HWIO_AOSS_CC_PLL1_STATE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_STATE_ADDR, HWIO_AOSS_CC_PLL1_STATE_RMSK)
#define HWIO_AOSS_CC_PLL1_STATE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_STATE_ADDR, m)
#define HWIO_AOSS_CC_PLL1_STATE_PLL_STATE_BMSK                                           0x7
#define HWIO_AOSS_CC_PLL1_STATE_PLL_STATE_SHFT                                           0x0

#define HWIO_AOSS_CC_PLL1_SPARE_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00001030)
#define HWIO_AOSS_CC_PLL1_SPARE_RMSK                                                    0xff
#define HWIO_AOSS_CC_PLL1_SPARE_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL1_SPARE_ADDR, HWIO_AOSS_CC_PLL1_SPARE_RMSK)
#define HWIO_AOSS_CC_PLL1_SPARE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL1_SPARE_ADDR, m)
#define HWIO_AOSS_CC_PLL1_SPARE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL1_SPARE_ADDR,v)
#define HWIO_AOSS_CC_PLL1_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL1_SPARE_ADDR,m,v,HWIO_AOSS_CC_PLL1_SPARE_IN)
#define HWIO_AOSS_CC_PLL1_SPARE_SPARE_OUTPUTS_BMSK                                      0xf0
#define HWIO_AOSS_CC_PLL1_SPARE_SPARE_OUTPUTS_SHFT                                       0x4
#define HWIO_AOSS_CC_PLL1_SPARE_SPARE_INPUTS_BMSK                                        0xf
#define HWIO_AOSS_CC_PLL1_SPARE_SPARE_INPUTS_SHFT                                        0x0

#define HWIO_AOSS_CC_AOP_BCR_ADDR                                                 (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002000)
#define HWIO_AOSS_CC_AOP_BCR_RMSK                                                        0x1
#define HWIO_AOSS_CC_AOP_BCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_BCR_ADDR, HWIO_AOSS_CC_AOP_BCR_RMSK)
#define HWIO_AOSS_CC_AOP_BCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_BCR_ADDR, m)
#define HWIO_AOSS_CC_AOP_BCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_BCR_ADDR,v)
#define HWIO_AOSS_CC_AOP_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_BCR_ADDR,m,v,HWIO_AOSS_CC_AOP_BCR_IN)
#define HWIO_AOSS_CC_AOP_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_AOSS_CC_AOP_BCR_BLK_ARES_SHFT                                               0x0

#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002004)
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_RMSK                                      0x80000005
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_ADDR, HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_RMSK)
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_ADDR, m)
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_ADDR,v)
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_ADDR,m,v,HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_IN)
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_CLK_ARES_BMSK                                    0x4
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_CLK_ARES_SHFT                                    0x2
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_AOSS_CC_AOP_PROC_FCLK_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002008)
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_RMSK                                      0x80000004
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_ADDR, HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_RMSK)
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_ADDR,v)
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_ADDR,m,v,HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_IN)
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_CLK_ARES_BMSK                                    0x4
#define HWIO_AOSS_CC_AOP_PROC_HCLK_CBCR_CLK_ARES_SHFT                                    0x2

#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000200c)
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_RMSK                                        0x80007ff4
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_ADDR, HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_RMSK)
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_ADDR, m)
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_ADDR,v)
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_ADDR,m,v,HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_IN)
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_CLK_ARES_BMSK                                      0x4
#define HWIO_AOSS_CC_AOP_BUS_AHB_CBCR_CLK_ARES_SHFT                                      0x2

#define HWIO_AOSS_CC_BUS_CBCR_ADDR                                                (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002010)
#define HWIO_AOSS_CC_BUS_CBCR_RMSK                                                0x80000004
#define HWIO_AOSS_CC_BUS_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_BUS_CBCR_ADDR, HWIO_AOSS_CC_BUS_CBCR_RMSK)
#define HWIO_AOSS_CC_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_BUS_CBCR_ADDR, m)
#define HWIO_AOSS_CC_BUS_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_BUS_CBCR_ADDR,v)
#define HWIO_AOSS_CC_BUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_BUS_CBCR_ADDR,m,v,HWIO_AOSS_CC_BUS_CBCR_IN)
#define HWIO_AOSS_CC_BUS_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_AOSS_CC_BUS_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_AOSS_CC_BUS_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_AOSS_CC_BUS_CBCR_CLK_ARES_SHFT                                              0x2

#define HWIO_AOSS_CC_RPMH_CBCR_ADDR                                               (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002014)
#define HWIO_AOSS_CC_RPMH_CBCR_RMSK                                               0x80000005
#define HWIO_AOSS_CC_RPMH_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_RPMH_CBCR_ADDR, HWIO_AOSS_CC_RPMH_CBCR_RMSK)
#define HWIO_AOSS_CC_RPMH_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RPMH_CBCR_ADDR, m)
#define HWIO_AOSS_CC_RPMH_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RPMH_CBCR_ADDR,v)
#define HWIO_AOSS_CC_RPMH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RPMH_CBCR_ADDR,m,v,HWIO_AOSS_CC_RPMH_CBCR_IN)
#define HWIO_AOSS_CC_RPMH_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_AOSS_CC_RPMH_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_AOSS_CC_RPMH_CBCR_CLK_ARES_BMSK                                             0x4
#define HWIO_AOSS_CC_RPMH_CBCR_CLK_ARES_SHFT                                             0x2
#define HWIO_AOSS_CC_RPMH_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_AOSS_CC_RPMH_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002018)
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_RMSK                                        0x80007ff5
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_MESSAGE_RAM_CBCR_ADDR, HWIO_AOSS_CC_MESSAGE_RAM_CBCR_RMSK)
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_MESSAGE_RAM_CBCR_ADDR, m)
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_MESSAGE_RAM_CBCR_ADDR,v)
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_MESSAGE_RAM_CBCR_ADDR,m,v,HWIO_AOSS_CC_MESSAGE_RAM_CBCR_IN)
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_FORCE_MEM_CORE_ON_BMSK                          0x4000
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_FORCE_MEM_CORE_ON_SHFT                             0xe
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                        0x2000
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                           0xd
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                       0x1000
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                          0xc
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_WAKEUP_BMSK                                      0xf00
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_WAKEUP_SHFT                                        0x8
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_SLEEP_BMSK                                        0xf0
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_SLEEP_SHFT                                         0x4
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_CLK_ARES_BMSK                                      0x4
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_CLK_ARES_SHFT                                      0x2
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_AOSS_CC_MESSAGE_RAM_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_AOSS_CC_AOP_RO_CBCR_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000201c)
#define HWIO_AOSS_CC_AOP_RO_CBCR_RMSK                                             0x80000005
#define HWIO_AOSS_CC_AOP_RO_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_RO_CBCR_ADDR, HWIO_AOSS_CC_AOP_RO_CBCR_RMSK)
#define HWIO_AOSS_CC_AOP_RO_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_RO_CBCR_ADDR, m)
#define HWIO_AOSS_CC_AOP_RO_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_RO_CBCR_ADDR,v)
#define HWIO_AOSS_CC_AOP_RO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_RO_CBCR_ADDR,m,v,HWIO_AOSS_CC_AOP_RO_CBCR_IN)
#define HWIO_AOSS_CC_AOP_RO_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_AOSS_CC_AOP_RO_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_AOSS_CC_AOP_RO_CBCR_CLK_ARES_BMSK                                           0x4
#define HWIO_AOSS_CC_AOP_RO_CBCR_CLK_ARES_SHFT                                           0x2
#define HWIO_AOSS_CC_AOP_RO_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_AOSS_CC_AOP_RO_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002020)
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_RMSK                                       0x80000005
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_ADDR, HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_RMSK)
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_ADDR, m)
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_ADDR,v)
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_ADDR,m,v,HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_IN)
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_CLK_ARES_BMSK                                     0x4
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_CLK_ARES_SHFT                                     0x2
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_AOSS_CC_PWR_MUX_CTRL_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_AOSS_CC_AO_DAP_CBCR_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002024)
#define HWIO_AOSS_CC_AO_DAP_CBCR_RMSK                                             0x80000005
#define HWIO_AOSS_CC_AO_DAP_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AO_DAP_CBCR_ADDR, HWIO_AOSS_CC_AO_DAP_CBCR_RMSK)
#define HWIO_AOSS_CC_AO_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AO_DAP_CBCR_ADDR, m)
#define HWIO_AOSS_CC_AO_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AO_DAP_CBCR_ADDR,v)
#define HWIO_AOSS_CC_AO_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AO_DAP_CBCR_ADDR,m,v,HWIO_AOSS_CC_AO_DAP_CBCR_IN)
#define HWIO_AOSS_CC_AO_DAP_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_AOSS_CC_AO_DAP_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_AOSS_CC_AO_DAP_CBCR_CLK_ARES_BMSK                                           0x4
#define HWIO_AOSS_CC_AO_DAP_CBCR_CLK_ARES_SHFT                                           0x2
#define HWIO_AOSS_CC_AO_DAP_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_AOSS_CC_AO_DAP_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_AOSS_CC_AOP_DAP_CBCR_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002028)
#define HWIO_AOSS_CC_AOP_DAP_CBCR_RMSK                                            0x80000005
#define HWIO_AOSS_CC_AOP_DAP_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_DAP_CBCR_ADDR, HWIO_AOSS_CC_AOP_DAP_CBCR_RMSK)
#define HWIO_AOSS_CC_AOP_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_DAP_CBCR_ADDR, m)
#define HWIO_AOSS_CC_AOP_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_DAP_CBCR_ADDR,v)
#define HWIO_AOSS_CC_AOP_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_DAP_CBCR_ADDR,m,v,HWIO_AOSS_CC_AOP_DAP_CBCR_IN)
#define HWIO_AOSS_CC_AOP_DAP_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_AOSS_CC_AOP_DAP_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_AOSS_CC_AOP_DAP_CBCR_CLK_ARES_BMSK                                          0x4
#define HWIO_AOSS_CC_AOP_DAP_CBCR_CLK_ARES_SHFT                                          0x2
#define HWIO_AOSS_CC_AOP_DAP_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_AOSS_CC_AOP_DAP_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_AOSS_CC_WCSS_TS_CBCR_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000202c)
#define HWIO_AOSS_CC_WCSS_TS_CBCR_RMSK                                            0x80000005
#define HWIO_AOSS_CC_WCSS_TS_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_WCSS_TS_CBCR_ADDR, HWIO_AOSS_CC_WCSS_TS_CBCR_RMSK)
#define HWIO_AOSS_CC_WCSS_TS_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_WCSS_TS_CBCR_ADDR, m)
#define HWIO_AOSS_CC_WCSS_TS_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_WCSS_TS_CBCR_ADDR,v)
#define HWIO_AOSS_CC_WCSS_TS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_WCSS_TS_CBCR_ADDR,m,v,HWIO_AOSS_CC_WCSS_TS_CBCR_IN)
#define HWIO_AOSS_CC_WCSS_TS_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_AOSS_CC_WCSS_TS_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_AOSS_CC_WCSS_TS_CBCR_CLK_ARES_BMSK                                          0x4
#define HWIO_AOSS_CC_WCSS_TS_CBCR_CLK_ARES_SHFT                                          0x2
#define HWIO_AOSS_CC_WCSS_TS_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_AOSS_CC_WCSS_TS_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_AOSS_CC_RO_CBCR_ADDR                                                 (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002030)
#define HWIO_AOSS_CC_RO_CBCR_RMSK                                                 0x80000005
#define HWIO_AOSS_CC_RO_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_RO_CBCR_ADDR, HWIO_AOSS_CC_RO_CBCR_RMSK)
#define HWIO_AOSS_CC_RO_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RO_CBCR_ADDR, m)
#define HWIO_AOSS_CC_RO_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RO_CBCR_ADDR,v)
#define HWIO_AOSS_CC_RO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RO_CBCR_ADDR,m,v,HWIO_AOSS_CC_RO_CBCR_IN)
#define HWIO_AOSS_CC_RO_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_AOSS_CC_RO_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_AOSS_CC_RO_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_AOSS_CC_RO_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_AOSS_CC_RO_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_AOSS_CC_RO_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_AOSS_CC_EUD_AT_CBCR_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002034)
#define HWIO_AOSS_CC_EUD_AT_CBCR_RMSK                                             0x80000005
#define HWIO_AOSS_CC_EUD_AT_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_EUD_AT_CBCR_ADDR, HWIO_AOSS_CC_EUD_AT_CBCR_RMSK)
#define HWIO_AOSS_CC_EUD_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_EUD_AT_CBCR_ADDR, m)
#define HWIO_AOSS_CC_EUD_AT_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_EUD_AT_CBCR_ADDR,v)
#define HWIO_AOSS_CC_EUD_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_EUD_AT_CBCR_ADDR,m,v,HWIO_AOSS_CC_EUD_AT_CBCR_IN)
#define HWIO_AOSS_CC_EUD_AT_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_AOSS_CC_EUD_AT_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_AOSS_CC_EUD_AT_CBCR_CLK_ARES_BMSK                                           0x4
#define HWIO_AOSS_CC_EUD_AT_CBCR_CLK_ARES_SHFT                                           0x2
#define HWIO_AOSS_CC_EUD_AT_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_AOSS_CC_EUD_AT_CBCR_CLK_ENABLE_SHFT                                         0x0

#define HWIO_AOSS_CC_XO_CBCR_ADDR                                                 (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002038)
#define HWIO_AOSS_CC_XO_CBCR_RMSK                                                 0x80000005
#define HWIO_AOSS_CC_XO_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_XO_CBCR_ADDR, HWIO_AOSS_CC_XO_CBCR_RMSK)
#define HWIO_AOSS_CC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_XO_CBCR_ADDR, m)
#define HWIO_AOSS_CC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_XO_CBCR_ADDR,v)
#define HWIO_AOSS_CC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_XO_CBCR_ADDR,m,v,HWIO_AOSS_CC_XO_CBCR_IN)
#define HWIO_AOSS_CC_XO_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_AOSS_CC_XO_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_AOSS_CC_XO_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_AOSS_CC_XO_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_AOSS_CC_XO_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_AOSS_CC_XO_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_AOSS_CC_GDSC_CBCR_ADDR                                               (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000203c)
#define HWIO_AOSS_CC_GDSC_CBCR_RMSK                                               0x80000005
#define HWIO_AOSS_CC_GDSC_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_GDSC_CBCR_ADDR, HWIO_AOSS_CC_GDSC_CBCR_RMSK)
#define HWIO_AOSS_CC_GDSC_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_GDSC_CBCR_ADDR, m)
#define HWIO_AOSS_CC_GDSC_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_GDSC_CBCR_ADDR,v)
#define HWIO_AOSS_CC_GDSC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_GDSC_CBCR_ADDR,m,v,HWIO_AOSS_CC_GDSC_CBCR_IN)
#define HWIO_AOSS_CC_GDSC_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_AOSS_CC_GDSC_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_AOSS_CC_GDSC_CBCR_CLK_ARES_BMSK                                             0x4
#define HWIO_AOSS_CC_GDSC_CBCR_CLK_ARES_SHFT                                             0x2
#define HWIO_AOSS_CC_GDSC_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_AOSS_CC_GDSC_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_AOSS_CC_AOP_CMD_RCGR_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002040)
#define HWIO_AOSS_CC_AOP_CMD_RCGR_RMSK                                            0x80000013
#define HWIO_AOSS_CC_AOP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_CMD_RCGR_ADDR, HWIO_AOSS_CC_AOP_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_AOP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_AOP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_AOP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_AOP_CMD_RCGR_IN)
#define HWIO_AOSS_CC_AOP_CMD_RCGR_ROOT_OFF_BMSK                                   0x80000000
#define HWIO_AOSS_CC_AOP_CMD_RCGR_ROOT_OFF_SHFT                                         0x1f
#define HWIO_AOSS_CC_AOP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                   0x10
#define HWIO_AOSS_CC_AOP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                    0x4
#define HWIO_AOSS_CC_AOP_CMD_RCGR_ROOT_EN_BMSK                                           0x2
#define HWIO_AOSS_CC_AOP_CMD_RCGR_ROOT_EN_SHFT                                           0x1
#define HWIO_AOSS_CC_AOP_CMD_RCGR_UPDATE_BMSK                                            0x1
#define HWIO_AOSS_CC_AOP_CMD_RCGR_UPDATE_SHFT                                            0x0

#define HWIO_AOSS_CC_AOP_CFG_RCGR_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002044)
#define HWIO_AOSS_CC_AOP_CFG_RCGR_RMSK                                              0x11071f
#define HWIO_AOSS_CC_AOP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_CFG_RCGR_ADDR, HWIO_AOSS_CC_AOP_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_AOP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_AOP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_AOP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_AOP_CFG_RCGR_IN)
#define HWIO_AOSS_CC_AOP_CFG_RCGR_HW_CLK_CONTROL_BMSK                               0x100000
#define HWIO_AOSS_CC_AOP_CFG_RCGR_HW_CLK_CONTROL_SHFT                                   0x14
#define HWIO_AOSS_CC_AOP_CFG_RCGR_RCGLITE_DISABLE_BMSK                               0x10000
#define HWIO_AOSS_CC_AOP_CFG_RCGR_RCGLITE_DISABLE_SHFT                                  0x10
#define HWIO_AOSS_CC_AOP_CFG_RCGR_SRC_SEL_BMSK                                         0x700
#define HWIO_AOSS_CC_AOP_CFG_RCGR_SRC_SEL_SHFT                                           0x8
#define HWIO_AOSS_CC_AOP_CFG_RCGR_SRC_DIV_BMSK                                          0x1f
#define HWIO_AOSS_CC_AOP_CFG_RCGR_SRC_DIV_SHFT                                           0x0

#define HWIO_AOSS_CC_AOP_DIV_CDIVR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002080)
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_RMSK                                                  0xf
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_DIV_CDIVR_ADDR, HWIO_AOSS_CC_AOP_DIV_CDIVR_RMSK)
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_DIV_CDIVR_ADDR, m)
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_DIV_CDIVR_ADDR,v)
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_DIV_CDIVR_ADDR,m,v,HWIO_AOSS_CC_AOP_DIV_CDIVR_IN)
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_CLK_DIV_BMSK                                          0xf
#define HWIO_AOSS_CC_AOP_DIV_CDIVR_CLK_DIV_SHFT                                          0x0

#define HWIO_AOSS_CC_RO_CMD_RCGR_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002084)
#define HWIO_AOSS_CC_RO_CMD_RCGR_RMSK                                             0x80000013
#define HWIO_AOSS_CC_RO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_RO_CMD_RCGR_ADDR, HWIO_AOSS_CC_RO_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_RO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RO_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_RO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RO_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_RO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RO_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_RO_CMD_RCGR_IN)
#define HWIO_AOSS_CC_RO_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_AOSS_CC_RO_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_AOSS_CC_RO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_AOSS_CC_RO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_AOSS_CC_RO_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_AOSS_CC_RO_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_AOSS_CC_RO_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_AOSS_CC_RO_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_AOSS_CC_RO_CFG_RCGR_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002088)
#define HWIO_AOSS_CC_RO_CFG_RCGR_RMSK                                               0x11071f
#define HWIO_AOSS_CC_RO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_RO_CFG_RCGR_ADDR, HWIO_AOSS_CC_RO_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_RO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RO_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_RO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RO_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_RO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RO_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_RO_CFG_RCGR_IN)
#define HWIO_AOSS_CC_RO_CFG_RCGR_HW_CLK_CONTROL_BMSK                                0x100000
#define HWIO_AOSS_CC_RO_CFG_RCGR_HW_CLK_CONTROL_SHFT                                    0x14
#define HWIO_AOSS_CC_RO_CFG_RCGR_RCGLITE_DISABLE_BMSK                                0x10000
#define HWIO_AOSS_CC_RO_CFG_RCGR_RCGLITE_DISABLE_SHFT                                   0x10
#define HWIO_AOSS_CC_RO_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_AOSS_CC_RO_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_AOSS_CC_RO_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_AOSS_CC_RO_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000020c4)
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_RMSK                                         0x80000013
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ADDR, HWIO_AOSS_CC_EUD_AT_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_EUD_AT_CMD_RCGR_IN)
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ROOT_OFF_BMSK                                0x80000000
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ROOT_OFF_SHFT                                      0x1f
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                0x10
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                 0x4
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ROOT_EN_BMSK                                        0x2
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_ROOT_EN_SHFT                                        0x1
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_UPDATE_BMSK                                         0x1
#define HWIO_AOSS_CC_EUD_AT_CMD_RCGR_UPDATE_SHFT                                         0x0

#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000020c8)
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_RMSK                                           0x11071f
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_EUD_AT_CFG_RCGR_ADDR, HWIO_AOSS_CC_EUD_AT_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_EUD_AT_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_EUD_AT_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_EUD_AT_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_EUD_AT_CFG_RCGR_IN)
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_HW_CLK_CONTROL_BMSK                            0x100000
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_HW_CLK_CONTROL_SHFT                                0x14
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_RCGLITE_DISABLE_BMSK                            0x10000
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_RCGLITE_DISABLE_SHFT                               0x10
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_SRC_SEL_BMSK                                      0x700
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_SRC_SEL_SHFT                                        0x8
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_SRC_DIV_BMSK                                       0x1f
#define HWIO_AOSS_CC_EUD_AT_CFG_RCGR_SRC_DIV_SHFT                                        0x0

#define HWIO_AOSS_CC_TSENS_HW_CBCR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000226c)
#define HWIO_AOSS_CC_TSENS_HW_CBCR_RMSK                                           0x80000004
#define HWIO_AOSS_CC_TSENS_HW_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_TSENS_HW_CBCR_ADDR, HWIO_AOSS_CC_TSENS_HW_CBCR_RMSK)
#define HWIO_AOSS_CC_TSENS_HW_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_TSENS_HW_CBCR_ADDR, m)
#define HWIO_AOSS_CC_TSENS_HW_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_TSENS_HW_CBCR_ADDR,v)
#define HWIO_AOSS_CC_TSENS_HW_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_TSENS_HW_CBCR_ADDR,m,v,HWIO_AOSS_CC_TSENS_HW_CBCR_IN)
#define HWIO_AOSS_CC_TSENS_HW_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_AOSS_CC_TSENS_HW_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_AOSS_CC_TSENS_HW_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_AOSS_CC_TSENS_HW_CBCR_CLK_ARES_SHFT                                         0x2

#define HWIO_AOSS_CC_SLEEP_CLK_BCR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002104)
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_RMSK                                                  0x1
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CLK_BCR_ADDR, HWIO_AOSS_CC_SLEEP_CLK_BCR_RMSK)
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CLK_BCR_ADDR, m)
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SLEEP_CLK_BCR_ADDR,v)
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SLEEP_CLK_BCR_ADDR,m,v,HWIO_AOSS_CC_SLEEP_CLK_BCR_IN)
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_BLK_ARES_BMSK                                         0x1
#define HWIO_AOSS_CC_SLEEP_CLK_BCR_BLK_ARES_SHFT                                         0x0

#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002108)
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_RMSK                                          0x80000013
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CMD_RCGR_ADDR, HWIO_AOSS_CC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_SLEEP_CMD_RCGR_IN)
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                 0x80000000
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                       0x1f
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                 0x10
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                  0x4
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                         0x2
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                         0x1
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_UPDATE_BMSK                                          0x1
#define HWIO_AOSS_CC_SLEEP_CMD_RCGR_UPDATE_SHFT                                          0x0

#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000210c)
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_RMSK                                            0x11071f
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CFG_RCGR_ADDR, HWIO_AOSS_CC_SLEEP_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_SLEEP_CFG_RCGR_IN)
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_HW_CLK_CONTROL_BMSK                             0x100000
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_HW_CLK_CONTROL_SHFT                                 0x14
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_RCGLITE_DISABLE_BMSK                             0x10000
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_RCGLITE_DISABLE_SHFT                                0x10
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                       0x700
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                         0x8
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                        0x1f
#define HWIO_AOSS_CC_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                         0x0

#define HWIO_AOSS_CC_SLEEP_CBCR_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002148)
#define HWIO_AOSS_CC_SLEEP_CBCR_RMSK                                              0x80000005
#define HWIO_AOSS_CC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CBCR_ADDR, HWIO_AOSS_CC_SLEEP_CBCR_RMSK)
#define HWIO_AOSS_CC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SLEEP_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SLEEP_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SLEEP_CBCR_ADDR,m,v,HWIO_AOSS_CC_SLEEP_CBCR_IN)
#define HWIO_AOSS_CC_SLEEP_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_AOSS_CC_SLEEP_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_AOSS_CC_SLEEP_CBCR_CLK_ARES_BMSK                                            0x4
#define HWIO_AOSS_CC_SLEEP_CBCR_CLK_ARES_SHFT                                            0x2
#define HWIO_AOSS_CC_SLEEP_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_AOSS_CC_SLEEP_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002270)
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_RMSK                                         0x80000005
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PERIPH_SLP_CBCR_ADDR, HWIO_AOSS_CC_PERIPH_SLP_CBCR_RMSK)
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PERIPH_SLP_CBCR_ADDR, m)
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PERIPH_SLP_CBCR_ADDR,v)
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PERIPH_SLP_CBCR_ADDR,m,v,HWIO_AOSS_CC_PERIPH_SLP_CBCR_IN)
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_CLK_ARES_BMSK                                       0x4
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_CLK_ARES_SHFT                                       0x2
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_AOSS_CC_PERIPH_SLP_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_AOSS_CC_SWAO_BCR_ADDR                                                (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000214c)
#define HWIO_AOSS_CC_SWAO_BCR_RMSK                                                       0x1
#define HWIO_AOSS_CC_SWAO_BCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_BCR_ADDR, HWIO_AOSS_CC_SWAO_BCR_RMSK)
#define HWIO_AOSS_CC_SWAO_BCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_BCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_BCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_BCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_BCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_BCR_IN)
#define HWIO_AOSS_CC_SWAO_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_AOSS_CC_SWAO_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_AOSS_CC_SWAO_GDSCR_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002150)
#define HWIO_AOSS_CC_SWAO_GDSCR_RMSK                                              0xf8ffffff
#define HWIO_AOSS_CC_SWAO_GDSCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_GDSCR_ADDR, HWIO_AOSS_CC_SWAO_GDSCR_RMSK)
#define HWIO_AOSS_CC_SWAO_GDSCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_GDSCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_GDSCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_GDSCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_GDSCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_GDSCR_IN)
#define HWIO_AOSS_CC_SWAO_GDSCR_PWR_ON_BMSK                                       0x80000000
#define HWIO_AOSS_CC_SWAO_GDSCR_PWR_ON_SHFT                                             0x1f
#define HWIO_AOSS_CC_SWAO_GDSCR_GDSC_STATE_BMSK                                   0x78000000
#define HWIO_AOSS_CC_SWAO_GDSCR_GDSC_STATE_SHFT                                         0x1b
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_REST_WAIT_BMSK                                   0xf00000
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_REST_WAIT_SHFT                                       0x14
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_FEW_WAIT_BMSK                                     0xf0000
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_FEW_WAIT_SHFT                                        0x10
#define HWIO_AOSS_CC_SWAO_GDSCR_CLK_DIS_WAIT_BMSK                                     0xf000
#define HWIO_AOSS_CC_SWAO_GDSCR_CLK_DIS_WAIT_SHFT                                        0xc
#define HWIO_AOSS_CC_SWAO_GDSCR_RETAIN_FF_ENABLE_BMSK                                  0x800
#define HWIO_AOSS_CC_SWAO_GDSCR_RETAIN_FF_ENABLE_SHFT                                    0xb
#define HWIO_AOSS_CC_SWAO_GDSCR_RESTORE_BMSK                                           0x400
#define HWIO_AOSS_CC_SWAO_GDSCR_RESTORE_SHFT                                             0xa
#define HWIO_AOSS_CC_SWAO_GDSCR_SAVE_BMSK                                              0x200
#define HWIO_AOSS_CC_SWAO_GDSCR_SAVE_SHFT                                                0x9
#define HWIO_AOSS_CC_SWAO_GDSCR_RETAIN_BMSK                                            0x100
#define HWIO_AOSS_CC_SWAO_GDSCR_RETAIN_SHFT                                              0x8
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_REST_BMSK                                            0x80
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_REST_SHFT                                             0x7
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_FEW_BMSK                                             0x40
#define HWIO_AOSS_CC_SWAO_GDSCR_EN_FEW_SHFT                                              0x6
#define HWIO_AOSS_CC_SWAO_GDSCR_CLAMP_IO_BMSK                                           0x20
#define HWIO_AOSS_CC_SWAO_GDSCR_CLAMP_IO_SHFT                                            0x5
#define HWIO_AOSS_CC_SWAO_GDSCR_CLK_DISABLE_BMSK                                        0x10
#define HWIO_AOSS_CC_SWAO_GDSCR_CLK_DISABLE_SHFT                                         0x4
#define HWIO_AOSS_CC_SWAO_GDSCR_PD_ARES_BMSK                                             0x8
#define HWIO_AOSS_CC_SWAO_GDSCR_PD_ARES_SHFT                                             0x3
#define HWIO_AOSS_CC_SWAO_GDSCR_SW_OVERRIDE_BMSK                                         0x4
#define HWIO_AOSS_CC_SWAO_GDSCR_SW_OVERRIDE_SHFT                                         0x2
#define HWIO_AOSS_CC_SWAO_GDSCR_HW_CONTROL_BMSK                                          0x2
#define HWIO_AOSS_CC_SWAO_GDSCR_HW_CONTROL_SHFT                                          0x1
#define HWIO_AOSS_CC_SWAO_GDSCR_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_AOSS_CC_SWAO_GDSCR_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002154)
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_RMSK                                          0xffffffff
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CFG_GDSCR_ADDR, HWIO_AOSS_CC_SWAO_CFG_GDSCR_RMSK)
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CFG_GDSCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_CFG_GDSCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_CFG_GDSCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_CFG_GDSCR_IN)
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_SPARE_CTRL_IN_BMSK                       0xf0000000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_SPARE_CTRL_IN_SHFT                             0x1c
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_BMSK                       0xc000000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_SPARE_CTRL_OUT_SHFT                            0x1a
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PWR_DWN_START_BMSK                        0x2000000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PWR_DWN_START_SHFT                             0x19
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PWR_UP_START_BMSK                         0x1000000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PWR_UP_START_SHFT                              0x18
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_BMSK                  0xf00000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_CFG_FSM_STATE_STATUS_SHFT                      0x14
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_BMSK                     0x80000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_MEM_PWR_ACK_STATUS_SHFT                        0x13
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_ENR_ACK_STATUS_BMSK                         0x40000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_ENR_ACK_STATUS_SHFT                            0x12
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_ENF_ACK_STATUS_BMSK                         0x20000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_ENF_ACK_STATUS_SHFT                            0x11
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_BMSK                      0x10000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_POWER_UP_COMPLETE_SHFT                         0x10
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_BMSK                     0x8000
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_POWER_DOWN_COMPLETE_SHFT                        0xf
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_BMSK                    0x7800
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_SOFTWARE_CONTROL_OVERRIDE_SHFT                       0xb
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_HANDSHAKE_DIS_BMSK                            0x400
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_HANDSHAKE_DIS_SHFT                              0xa
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_BMSK                     0x200
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_MEM_PERI_FORCE_IN_SW_SHFT                       0x9
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_BMSK                     0x100
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_MEM_CORE_FORCE_IN_SW_SHFT                       0x8
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_BMSK                         0x80
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PHASE_RESET_EN_SW_SHFT                          0x7
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_BMSK                0x60
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PHASE_RESET_DELAY_COUNT_SW_SHFT                 0x5
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_BMSK                          0x10
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_GDSC_PSCBC_PWR_DWN_SW_SHFT                           0x4
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_BMSK                    0x8
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_UNCLAMP_IO_SOFTWARE_OVERRIDE_SHFT                    0x3
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_BMSK                  0x4
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_SAVE_RESTORE_SOFTWARE_OVERRIDE_SHFT                  0x2
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_BMSK                      0x2
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_CLAMP_IO_SOFTWARE_OVERRIDE_SHFT                      0x1
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_BMSK                   0x1
#define HWIO_AOSS_CC_SWAO_CFG_GDSCR_DISABLE_CLK_SOFTWARE_OVERRIDE_SHFT                   0x0

#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_ADDR                                    (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002158)
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_RMSK                                    0x80000005
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_ADDR, HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_CLK_OFF_BMSK                            0x80000000
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_CLK_OFF_SHFT                                  0x1f
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_CLK_ARES_BMSK                                  0x4
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_CLK_ARES_SHFT                                  0x2
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_CLK_ENABLE_BMSK                                0x1
#define HWIO_AOSS_CC_SWAO_RPMH_DEBUG_CBCR_CLK_ENABLE_SHFT                                0x0

#define HWIO_AOSS_CC_SWAO_CBCR_ADDR                                               (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000215c)
#define HWIO_AOSS_CC_SWAO_CBCR_RMSK                                               0x80000005
#define HWIO_AOSS_CC_SWAO_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CBCR_ADDR, HWIO_AOSS_CC_SWAO_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_AOSS_CC_SWAO_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_AOSS_CC_SWAO_CBCR_CLK_ARES_BMSK                                             0x4
#define HWIO_AOSS_CC_SWAO_CBCR_CLK_ARES_SHFT                                             0x2
#define HWIO_AOSS_CC_SWAO_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_AOSS_CC_SWAO_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_AOSS_CC_SWAO_AO_CBCR_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002160)
#define HWIO_AOSS_CC_SWAO_AO_CBCR_RMSK                                            0x80000005
#define HWIO_AOSS_CC_SWAO_AO_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_AO_CBCR_ADDR, HWIO_AOSS_CC_SWAO_AO_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_AO_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_AO_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_AO_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_AO_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_AO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_AO_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_AO_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_AO_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_AOSS_CC_SWAO_AO_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_AOSS_CC_SWAO_AO_CBCR_CLK_ARES_BMSK                                          0x4
#define HWIO_AOSS_CC_SWAO_AO_CBCR_CLK_ARES_SHFT                                          0x2
#define HWIO_AOSS_CC_SWAO_AO_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_AOSS_CC_SWAO_AO_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_AOSS_CC_SWAO_MEM_CBCR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002164)
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_RMSK                                           0x80007ff5
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_MEM_CBCR_ADDR, HWIO_AOSS_CC_SWAO_MEM_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_MEM_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_MEM_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_MEM_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_MEM_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_FORCE_MEM_CORE_ON_BMSK                             0x4000
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                0xe
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                           0x2000
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                              0xd
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                          0x1000
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                             0xc
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_WAKEUP_BMSK                                         0xf00
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_WAKEUP_SHFT                                           0x8
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_SLEEP_BMSK                                           0xf0
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_SLEEP_SHFT                                            0x4
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_AOSS_CC_SWAO_MEM_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_AOSS_CC_SWAO_TS_CBCR_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002168)
#define HWIO_AOSS_CC_SWAO_TS_CBCR_RMSK                                            0x80000005
#define HWIO_AOSS_CC_SWAO_TS_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_CBCR_ADDR, HWIO_AOSS_CC_SWAO_TS_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_TS_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_TS_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_TS_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_TS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_TS_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_TS_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_TS_CBCR_CLK_OFF_BMSK                                    0x80000000
#define HWIO_AOSS_CC_SWAO_TS_CBCR_CLK_OFF_SHFT                                          0x1f
#define HWIO_AOSS_CC_SWAO_TS_CBCR_CLK_ARES_BMSK                                          0x4
#define HWIO_AOSS_CC_SWAO_TS_CBCR_CLK_ARES_SHFT                                          0x2
#define HWIO_AOSS_CC_SWAO_TS_CBCR_CLK_ENABLE_BMSK                                        0x1
#define HWIO_AOSS_CC_SWAO_TS_CBCR_CLK_ENABLE_SHFT                                        0x0

#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000216c)
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_RMSK                                         0x80000005
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_AO_CBCR_ADDR, HWIO_AOSS_CC_SWAO_TS_AO_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_AO_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_TS_AO_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_TS_AO_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_TS_AO_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_CLK_OFF_BMSK                                 0x80000000
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_CLK_OFF_SHFT                                       0x1f
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_CLK_ARES_BMSK                                       0x4
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_CLK_ARES_SHFT                                       0x2
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_CLK_ENABLE_BMSK                                     0x1
#define HWIO_AOSS_CC_SWAO_TS_AO_CBCR_CLK_ENABLE_SHFT                                     0x0

#define HWIO_AOSS_CC_SWAO_BUS_CBCR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002170)
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_RMSK                                           0x80000005
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_BUS_CBCR_ADDR, HWIO_AOSS_CC_SWAO_BUS_CBCR_RMSK)
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_BUS_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_BUS_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_BUS_CBCR_ADDR,m,v,HWIO_AOSS_CC_SWAO_BUS_CBCR_IN)
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_AOSS_CC_SWAO_BUS_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_AOSS_CC_SWAO_CMD_RCGR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002174)
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_RMSK                                           0x80000013
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CMD_RCGR_ADDR, HWIO_AOSS_CC_SWAO_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_SWAO_CMD_RCGR_IN)
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_AOSS_CC_SWAO_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_AOSS_CC_SWAO_CFG_RCGR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002178)
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_RMSK                                             0x11071f
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CFG_RCGR_ADDR, HWIO_AOSS_CC_SWAO_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_SWAO_CFG_RCGR_IN)
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_HW_CLK_CONTROL_BMSK                              0x100000
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_HW_CLK_CONTROL_SHFT                                  0x14
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_RCGLITE_DISABLE_BMSK                              0x10000
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_RCGLITE_DISABLE_SHFT                                 0x10
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_AOSS_CC_SWAO_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000021b4)
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_RMSK                                        0x80000013
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ADDR, HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_IN)
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ROOT_OFF_BMSK                               0x80000000
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ROOT_OFF_SHFT                                     0x1f
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                               0x10
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                0x4
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ROOT_EN_BMSK                                       0x2
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_ROOT_EN_SHFT                                       0x1
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_UPDATE_BMSK                                        0x1
#define HWIO_AOSS_CC_SWAO_TS_CMD_RCGR_UPDATE_SHFT                                        0x0

#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000021b8)
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_RMSK                                          0x11071f
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_ADDR, HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_IN)
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_HW_CLK_CONTROL_BMSK                           0x100000
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_HW_CLK_CONTROL_SHFT                               0x14
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_RCGLITE_DISABLE_BMSK                           0x10000
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_RCGLITE_DISABLE_SHFT                              0x10
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_SRC_SEL_BMSK                                     0x700
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_SRC_SEL_SHFT                                       0x8
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_SRC_DIV_BMSK                                      0x1f
#define HWIO_AOSS_CC_SWAO_TS_CFG_RCGR_SRC_DIV_SHFT                                       0x0

#define HWIO_AOSS_CC_SPMI_BCR_ADDR                                                (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000021f4)
#define HWIO_AOSS_CC_SPMI_BCR_RMSK                                                       0x1
#define HWIO_AOSS_CC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPMI_BCR_ADDR, HWIO_AOSS_CC_SPMI_BCR_RMSK)
#define HWIO_AOSS_CC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPMI_BCR_ADDR, m)
#define HWIO_AOSS_CC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPMI_BCR_ADDR,v)
#define HWIO_AOSS_CC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPMI_BCR_ADDR,m,v,HWIO_AOSS_CC_SPMI_BCR_IN)
#define HWIO_AOSS_CC_SPMI_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_AOSS_CC_SPMI_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000021f8)
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_RMSK                                       0x80000005
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_ADDR, HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_RMSK)
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_ADDR,m,v,HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_IN)
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_CLK_ARES_BMSK                                     0x4
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_CLK_ARES_SHFT                                     0x2
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_AOSS_CC_SPMI_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_AOSS_CC_SPMI_SER_CBCR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x000021fc)
#define HWIO_AOSS_CC_SPMI_SER_CBCR_RMSK                                           0x80000005
#define HWIO_AOSS_CC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPMI_SER_CBCR_ADDR, HWIO_AOSS_CC_SPMI_SER_CBCR_RMSK)
#define HWIO_AOSS_CC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPMI_SER_CBCR_ADDR,m,v,HWIO_AOSS_CC_SPMI_SER_CBCR_IN)
#define HWIO_AOSS_CC_SPMI_SER_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_AOSS_CC_SPMI_SER_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_AOSS_CC_SPMI_SER_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_AOSS_CC_SPMI_SER_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_AOSS_CC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_AOSS_CC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002200)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_RMSK                                       0x80000005
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_ADDR, HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_RMSK)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_ADDR, m)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_ADDR,v)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_ADDR,m,v,HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_IN)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_CLK_OFF_BMSK                               0x80000000
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_CLK_OFF_SHFT                                     0x1f
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_CLK_ARES_BMSK                                     0x4
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_CLK_ARES_SHFT                                     0x2
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_CLK_ENABLE_BMSK                                   0x1
#define HWIO_AOSS_CC_SPMI_AOD_SER_CBCR_CLK_ENABLE_SHFT                                   0x0

#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ADDR                                   (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002204)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_RMSK                                   0x80000013
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ADDR, HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_RMSK)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ADDR,m,v,HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_IN)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ROOT_OFF_BMSK                          0x80000000
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ROOT_OFF_SHFT                                0x1f
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                          0x10
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                           0x4
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ROOT_EN_BMSK                                  0x2
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_ROOT_EN_SHFT                                  0x1
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_UPDATE_BMSK                                   0x1
#define HWIO_AOSS_CC_SPMI_AOD_SER_CMD_RCGR_UPDATE_SHFT                                   0x0

#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_ADDR                                   (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002208)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_RMSK                                     0x11071f
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_ADDR, HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_RMSK)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_ADDR, m)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_ADDR,v)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_ADDR,m,v,HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_IN)
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_HW_CLK_CONTROL_BMSK                      0x100000
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_HW_CLK_CONTROL_SHFT                          0x14
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_RCGLITE_DISABLE_BMSK                      0x10000
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_RCGLITE_DISABLE_SHFT                         0x10
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_SRC_SEL_BMSK                                0x700
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_SRC_SEL_SHFT                                  0x8
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_SRC_DIV_BMSK                                 0x1f
#define HWIO_AOSS_CC_SPMI_AOD_SER_CFG_RCGR_SRC_DIV_SHFT                                  0x0

#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000223c)
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_RMSK                                                0x1
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_GLOBAL_CNTR_BCR_ADDR, HWIO_AOSS_CC_GLOBAL_CNTR_BCR_RMSK)
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_GLOBAL_CNTR_BCR_ADDR, m)
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_GLOBAL_CNTR_BCR_ADDR,v)
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_GLOBAL_CNTR_BCR_ADDR,m,v,HWIO_AOSS_CC_GLOBAL_CNTR_BCR_IN)
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_BLK_ARES_BMSK                                       0x1
#define HWIO_AOSS_CC_GLOBAL_CNTR_BCR_BLK_ARES_SHFT                                       0x0

#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002240)
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_RMSK                                        0x80000005
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_ADDR, HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_RMSK)
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_ADDR, m)
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_ADDR,v)
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_ADDR,m,v,HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_IN)
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_CLK_OFF_BMSK                                0x80000000
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_CLK_OFF_SHFT                                      0x1f
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_CLK_ARES_BMSK                                      0x4
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_CLK_ARES_SHFT                                      0x2
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_CLK_ENABLE_BMSK                                    0x1
#define HWIO_AOSS_CC_GLOBAL_CNTR_CBCR_CLK_ENABLE_SHFT                                    0x0

#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002258)
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_RMSK                                                0x3
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_DIV_CDIVR_ADDR, HWIO_AOSS_CC_DEBUG_DIV_CDIVR_RMSK)
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_DIV_CDIVR_ADDR, m)
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_DEBUG_DIV_CDIVR_ADDR,v)
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_DEBUG_DIV_CDIVR_ADDR,m,v,HWIO_AOSS_CC_DEBUG_DIV_CDIVR_IN)
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_CLK_DIV_BMSK                                        0x3
#define HWIO_AOSS_CC_DEBUG_DIV_CDIVR_CLK_DIV_SHFT                                        0x0

#define HWIO_AOSS_CC_DEBUG_CBCR_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000225c)
#define HWIO_AOSS_CC_DEBUG_CBCR_RMSK                                              0x80000005
#define HWIO_AOSS_CC_DEBUG_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_CBCR_ADDR, HWIO_AOSS_CC_DEBUG_CBCR_RMSK)
#define HWIO_AOSS_CC_DEBUG_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_CBCR_ADDR, m)
#define HWIO_AOSS_CC_DEBUG_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_DEBUG_CBCR_ADDR,v)
#define HWIO_AOSS_CC_DEBUG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_DEBUG_CBCR_ADDR,m,v,HWIO_AOSS_CC_DEBUG_CBCR_IN)
#define HWIO_AOSS_CC_DEBUG_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_AOSS_CC_DEBUG_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_AOSS_CC_DEBUG_CBCR_CLK_ARES_BMSK                                            0x4
#define HWIO_AOSS_CC_DEBUG_CBCR_CLK_ARES_SHFT                                            0x2
#define HWIO_AOSS_CC_DEBUG_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_AOSS_CC_DEBUG_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002264)
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_RMSK                                             0x3
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_ADDR, HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_RMSK)
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_ADDR, m)
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_ADDR,v)
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_ADDR,m,v,HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_IN)
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_CLK_DIV_BMSK                                     0x3
#define HWIO_AOSS_CC_PLL_TEST_DIV_CDIVR_CLK_DIV_SHFT                                     0x0

#define HWIO_AOSS_CC_PLL_TEST_CBCR_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00002268)
#define HWIO_AOSS_CC_PLL_TEST_CBCR_RMSK                                           0x80000005
#define HWIO_AOSS_CC_PLL_TEST_CBCR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL_TEST_CBCR_ADDR, HWIO_AOSS_CC_PLL_TEST_CBCR_RMSK)
#define HWIO_AOSS_CC_PLL_TEST_CBCR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL_TEST_CBCR_ADDR, m)
#define HWIO_AOSS_CC_PLL_TEST_CBCR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL_TEST_CBCR_ADDR,v)
#define HWIO_AOSS_CC_PLL_TEST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL_TEST_CBCR_ADDR,m,v,HWIO_AOSS_CC_PLL_TEST_CBCR_IN)
#define HWIO_AOSS_CC_PLL_TEST_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_AOSS_CC_PLL_TEST_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_AOSS_CC_PLL_TEST_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_AOSS_CC_PLL_TEST_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_AOSS_CC_PLL_TEST_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_AOSS_CC_PLL_TEST_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003004)
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_RMSK                                                0xff
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_IN          \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_MUX_MUXR_ADDR, HWIO_AOSS_CC_DEBUG_MUX_MUXR_RMSK)
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_MUX_MUXR_ADDR, m)
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_DEBUG_MUX_MUXR_ADDR,v)
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_DEBUG_MUX_MUXR_ADDR,m,v,HWIO_AOSS_CC_DEBUG_MUX_MUXR_IN)
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_MUX_SEL_BMSK                                        0xff
#define HWIO_AOSS_CC_DEBUG_MUX_MUXR_MUX_SEL_SHFT                                         0x0

#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003008)
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_RMSK                                              0x7
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_ADDR, HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_RMSK)
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_ADDR, m)
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_ADDR,v)
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_ADDR,m,v,HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_IN)
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_BMSK                                      0x7
#define HWIO_AOSS_CC_PLL_TEST_MUX_MUXR_MUX_SEL_SHFT                                      0x0

#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000300c)
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_RMSK                                               0x7
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL_RESET_N_MUXR_ADDR, HWIO_AOSS_CC_PLL_RESET_N_MUXR_RMSK)
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL_RESET_N_MUXR_ADDR, m)
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL_RESET_N_MUXR_ADDR,v)
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL_RESET_N_MUXR_ADDR,m,v,HWIO_AOSS_CC_PLL_RESET_N_MUXR_IN)
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_MUX_SEL_BMSK                                       0x7
#define HWIO_AOSS_CC_PLL_RESET_N_MUXR_MUX_SEL_SHFT                                       0x0

#define HWIO_AOSS_CC_PLL_STATUS_MUXR_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003010)
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_RMSK                                                0x7
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL_STATUS_MUXR_ADDR, HWIO_AOSS_CC_PLL_STATUS_MUXR_RMSK)
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL_STATUS_MUXR_ADDR, m)
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL_STATUS_MUXR_ADDR,v)
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL_STATUS_MUXR_ADDR,m,v,HWIO_AOSS_CC_PLL_STATUS_MUXR_IN)
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_MUX_SEL_BMSK                                        0x7
#define HWIO_AOSS_CC_PLL_STATUS_MUXR_MUX_SEL_SHFT                                        0x0

#define HWIO_AOSS_CC_PLL_CLK_SEL_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003014)
#define HWIO_AOSS_CC_PLL_CLK_SEL_RMSK                                                    0x3
#define HWIO_AOSS_CC_PLL_CLK_SEL_IN          \
        in_dword_masked(HWIO_AOSS_CC_PLL_CLK_SEL_ADDR, HWIO_AOSS_CC_PLL_CLK_SEL_RMSK)
#define HWIO_AOSS_CC_PLL_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PLL_CLK_SEL_ADDR, m)
#define HWIO_AOSS_CC_PLL_CLK_SEL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PLL_CLK_SEL_ADDR,v)
#define HWIO_AOSS_CC_PLL_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PLL_CLK_SEL_ADDR,m,v,HWIO_AOSS_CC_PLL_CLK_SEL_IN)
#define HWIO_AOSS_CC_PLL_CLK_SEL_PIPPO_CLK_XO_SEL_BMSK                                   0x2
#define HWIO_AOSS_CC_PLL_CLK_SEL_PIPPO_CLK_XO_SEL_SHFT                                   0x1
#define HWIO_AOSS_CC_PLL_CLK_SEL_FABIA_CLK_REF_SEL_BMSK                                  0x1
#define HWIO_AOSS_CC_PLL_CLK_SEL_FABIA_CLK_REF_SEL_SHFT                                  0x0

#define HWIO_AOSS_CC_CDBGPWRUPREQ_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003018)
#define HWIO_AOSS_CC_CDBGPWRUPREQ_RMSK                                            0x80000001
#define HWIO_AOSS_CC_CDBGPWRUPREQ_IN          \
        in_dword_masked(HWIO_AOSS_CC_CDBGPWRUPREQ_ADDR, HWIO_AOSS_CC_CDBGPWRUPREQ_RMSK)
#define HWIO_AOSS_CC_CDBGPWRUPREQ_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_CDBGPWRUPREQ_ADDR, m)
#define HWIO_AOSS_CC_CDBGPWRUPREQ_OUT(v)      \
        out_dword(HWIO_AOSS_CC_CDBGPWRUPREQ_ADDR,v)
#define HWIO_AOSS_CC_CDBGPWRUPREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_CDBGPWRUPREQ_ADDR,m,v,HWIO_AOSS_CC_CDBGPWRUPREQ_IN)
#define HWIO_AOSS_CC_CDBGPWRUPREQ_STATUS_BMSK                                     0x80000000
#define HWIO_AOSS_CC_CDBGPWRUPREQ_STATUS_SHFT                                           0x1f
#define HWIO_AOSS_CC_CDBGPWRUPREQ_REQ_BMSK                                               0x1
#define HWIO_AOSS_CC_CDBGPWRUPREQ_REQ_SHFT                                               0x0

#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050000)
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_RMSK                                          0x1fff
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_IN          \
        in_dword_masked(HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ADDR, HWIO_AOSS_CC_RESET_DEBUG_ENABLE_RMSK)
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ADDR, m)
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ADDR,v)
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ADDR,m,v,HWIO_AOSS_CC_RESET_DEBUG_ENABLE_IN)
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_SW_BASED_PRE_ARES_BMSK                        0x1000
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_SW_BASED_PRE_ARES_SHFT                           0xc
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ALLOW_SW_BASED_RST_DBG_EN_BMSK                 0x800
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ALLOW_SW_BASED_RST_DBG_EN_SHFT                   0xb
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_PRE_SW_SRST_TMR_EN_BMSK                        0x400
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_PRE_SW_SRST_TMR_EN_SHFT                          0xa
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_EUD_T32_SRST_EN_BMSK                           0x200
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_EUD_T32_SRST_EN_SHFT                             0x9
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_EUD_RESET_SECOND_PASS_EN_BMSK                  0x100
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_EUD_RESET_SECOND_PASS_EN_SHFT                    0x8
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_DISABLE_APCS_ALT_ARES_BMSK                      0x80
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_DISABLE_APCS_ALT_ARES_SHFT                       0x7
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_SECURE_WDOG_RESET_DEBUG_EN_BMSK                 0x40
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_SECURE_WDOG_RESET_DEBUG_EN_SHFT                  0x6
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_MSM_TSENSE_RESET_DEBUG_EN_BMSK                  0x20
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_MSM_TSENSE_RESET_DEBUG_EN_SHFT                   0x5
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_PMIC_RESIN_RESET_DEBUG_EN_BMSK                  0x10
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_PMIC_RESIN_RESET_DEBUG_EN_SHFT                   0x4
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_PROC_HALT_EN_BMSK                                0x8
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_PROC_HALT_EN_SHFT                                0x3
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_AUTO_PS_HOLD_SET_EN_BMSK                         0x4
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_AUTO_PS_HOLD_SET_EN_SHFT                         0x2
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ACCESS_RESET_FIRST_PASS_EN_BMSK                  0x2
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_ACCESS_RESET_FIRST_PASS_EN_SHFT                  0x1
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_DEBUG_RESET_FIRST_PASS_EN_BMSK                   0x1
#define HWIO_AOSS_CC_RESET_DEBUG_ENABLE_DEBUG_RESET_FIRST_PASS_EN_SHFT                   0x0

#define HWIO_AOSS_CC_RESET_FSM_CTRL_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050004)
#define HWIO_AOSS_CC_RESET_FSM_CTRL_RMSK                                                0x1f
#define HWIO_AOSS_CC_RESET_FSM_CTRL_IN          \
        in_dword_masked(HWIO_AOSS_CC_RESET_FSM_CTRL_ADDR, HWIO_AOSS_CC_RESET_FSM_CTRL_RMSK)
#define HWIO_AOSS_CC_RESET_FSM_CTRL_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RESET_FSM_CTRL_ADDR, m)
#define HWIO_AOSS_CC_RESET_FSM_CTRL_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RESET_FSM_CTRL_ADDR,v)
#define HWIO_AOSS_CC_RESET_FSM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RESET_FSM_CTRL_ADDR,m,v,HWIO_AOSS_CC_RESET_FSM_CTRL_IN)
#define HWIO_AOSS_CC_RESET_FSM_CTRL_WKUP_TMR_EN_BMSK                                    0x10
#define HWIO_AOSS_CC_RESET_FSM_CTRL_WKUP_TMR_EN_SHFT                                     0x4
#define HWIO_AOSS_CC_RESET_FSM_CTRL_NORMAL_WKUP_EN_BMSK                                  0x8
#define HWIO_AOSS_CC_RESET_FSM_CTRL_NORMAL_WKUP_EN_SHFT                                  0x3
#define HWIO_AOSS_CC_RESET_FSM_CTRL_FIRST_PASS_TMR_EN_BMSK                               0x4
#define HWIO_AOSS_CC_RESET_FSM_CTRL_FIRST_PASS_TMR_EN_SHFT                               0x2
#define HWIO_AOSS_CC_RESET_FSM_CTRL_FIRST_PASS_COMPLETE_BMSK                             0x2
#define HWIO_AOSS_CC_RESET_FSM_CTRL_FIRST_PASS_COMPLETE_SHFT                             0x1
#define HWIO_AOSS_CC_RESET_FSM_CTRL_BLOCK_RESIN_BMSK                                     0x1
#define HWIO_AOSS_CC_RESET_FSM_CTRL_BLOCK_RESIN_SHFT                                     0x0

#define HWIO_AOSS_CC_WIND_DOWN_TIMER_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050008)
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_RMSK                                         0xffffffff
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_IN          \
        in_dword_masked(HWIO_AOSS_CC_WIND_DOWN_TIMER_ADDR, HWIO_AOSS_CC_WIND_DOWN_TIMER_RMSK)
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_WIND_DOWN_TIMER_ADDR, m)
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_OUT(v)      \
        out_dword(HWIO_AOSS_CC_WIND_DOWN_TIMER_ADDR,v)
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_WIND_DOWN_TIMER_ADDR,m,v,HWIO_AOSS_CC_WIND_DOWN_TIMER_IN)
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_RESERVE_BITS31_16_BMSK                       0xffff0000
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_RESERVE_BITS31_16_SHFT                             0x10
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_TIMER_VAL_BMSK                                   0xffff
#define HWIO_AOSS_CC_WIND_DOWN_TIMER_TIMER_VAL_SHFT                                      0x0

#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_ADDR                                     (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0005000c)
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_RMSK                                     0xffffffff
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_IN          \
        in_dword_masked(HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_ADDR, HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_RMSK)
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_ADDR, m)
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_ADDR,v)
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_ADDR,m,v,HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_IN)
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_RESERVE_BITS31_16_BMSK                   0xffff0000
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_RESERVE_BITS31_16_SHFT                         0x10
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_TIMER_VAL_BMSK                               0xffff
#define HWIO_AOSS_CC_SAVE_CONTENTS_TIMER_TIMER_VAL_SHFT                                  0x0

#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050010)
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_RMSK                                      0xffffffff
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_IN          \
        in_dword_masked(HWIO_AOSS_CC_STOP_CAPTURE_TIMER_ADDR, HWIO_AOSS_CC_STOP_CAPTURE_TIMER_RMSK)
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_STOP_CAPTURE_TIMER_ADDR, m)
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_OUT(v)      \
        out_dword(HWIO_AOSS_CC_STOP_CAPTURE_TIMER_ADDR,v)
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_STOP_CAPTURE_TIMER_ADDR,m,v,HWIO_AOSS_CC_STOP_CAPTURE_TIMER_IN)
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_RESERVE_BITS31_16_BMSK                    0xffff0000
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_RESERVE_BITS31_16_SHFT                          0x10
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_TIMER_VAL_BMSK                                0xffff
#define HWIO_AOSS_CC_STOP_CAPTURE_TIMER_TIMER_VAL_SHFT                                   0x0

#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_ADDR                                 (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050014)
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_RMSK                                 0xffffffff
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_IN          \
        in_dword_masked(HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_ADDR, HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_RMSK)
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_ADDR, m)
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_ADDR,v)
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_ADDR,m,v,HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_IN)
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_RESERVE_BITS31_16_BMSK               0xffff0000
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_RESERVE_BITS31_16_SHFT                     0x10
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_TIMER_VAL_BMSK                           0xffff
#define HWIO_AOSS_CC_PREPARE_FOR_RESET_TIMER_TIMER_VAL_SHFT                              0x0

#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_ADDR                                      (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050018)
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_RMSK                                      0xffffffff
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_IN          \
        in_dword_masked(HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_ADDR, HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_RMSK)
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_ADDR, m)
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_OUT(v)      \
        out_dword(HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_ADDR,v)
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_ADDR,m,v,HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_IN)
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_TIMER_VAL_BMSK                            0xffffffff
#define HWIO_AOSS_CC_FIRST_PASS_TIMEOUT_TIMER_VAL_SHFT                                   0x0

#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_ADDR                                     (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0005001c)
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_RMSK                                     0xffffffff
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_IN          \
        in_dword_masked(HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_ADDR, HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_RMSK)
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_ADDR, m)
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_OUT(v)      \
        out_dword(HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_ADDR,v)
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_ADDR,m,v,HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_IN)
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_RESERVE_BITS31_8_BMSK                    0xffffff00
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_RESERVE_BITS31_8_SHFT                           0x8
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_TIMER_VAL_BMSK                                 0xff
#define HWIO_AOSS_CC_PRE_SW_SRST_TIMEOUT_TIMER_VAL_SHFT                                  0x0

#define HWIO_AOSS_CC_RESET_STATUS_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050020)
#define HWIO_AOSS_CC_RESET_STATUS_RMSK                                                 0x3ff
#define HWIO_AOSS_CC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_AOSS_CC_RESET_STATUS_ADDR, HWIO_AOSS_CC_RESET_STATUS_RMSK)
#define HWIO_AOSS_CC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RESET_STATUS_ADDR, m)
#define HWIO_AOSS_CC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RESET_STATUS_ADDR,v)
#define HWIO_AOSS_CC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RESET_STATUS_ADDR,m,v,HWIO_AOSS_CC_RESET_STATUS_IN)
#define HWIO_AOSS_CC_RESET_STATUS_PS_HOLD_STATUS_BMSK                                  0x200
#define HWIO_AOSS_CC_RESET_STATUS_PS_HOLD_STATUS_SHFT                                    0x9
#define HWIO_AOSS_CC_RESET_STATUS_QDSS_SW_SRST_RESET_STATUS_BMSK                       0x100
#define HWIO_AOSS_CC_RESET_STATUS_QDSS_SW_SRST_RESET_STATUS_SHFT                         0x8
#define HWIO_AOSS_CC_RESET_STATUS_EUD_SRST_RESET_STATUS_BMSK                            0x80
#define HWIO_AOSS_CC_RESET_STATUS_EUD_SRST_RESET_STATUS_SHFT                             0x7
#define HWIO_AOSS_CC_RESET_STATUS_PMIC_ABNORMAL_RESIN_RESET_STATUS_BMSK                 0x40
#define HWIO_AOSS_CC_RESET_STATUS_PMIC_ABNORMAL_RESIN_RESET_STATUS_SHFT                  0x6
#define HWIO_AOSS_CC_RESET_STATUS_MSM_TSENSE1_RESET_STATUS_BMSK                         0x20
#define HWIO_AOSS_CC_RESET_STATUS_MSM_TSENSE1_RESET_STATUS_SHFT                          0x5
#define HWIO_AOSS_CC_RESET_STATUS_PROC_HALT_CTI_STATUS_BMSK                             0x10
#define HWIO_AOSS_CC_RESET_STATUS_PROC_HALT_CTI_STATUS_SHFT                              0x4
#define HWIO_AOSS_CC_RESET_STATUS_SRST_RESET_STATUS_BMSK                                 0x8
#define HWIO_AOSS_CC_RESET_STATUS_SRST_RESET_STATUS_SHFT                                 0x3
#define HWIO_AOSS_CC_RESET_STATUS_MSM_TSENSE0_RESET_STATUS_BMSK                          0x4
#define HWIO_AOSS_CC_RESET_STATUS_MSM_TSENSE0_RESET_STATUS_SHFT                          0x2
#define HWIO_AOSS_CC_RESET_STATUS_PMIC_RESIN_RESET_STATUS_BMSK                           0x2
#define HWIO_AOSS_CC_RESET_STATUS_PMIC_RESIN_RESET_STATUS_SHFT                           0x1
#define HWIO_AOSS_CC_RESET_STATUS_SECURE_WDOG_EXPIRE_RESET_STATUS_BMSK                   0x1
#define HWIO_AOSS_CC_RESET_STATUS_SECURE_WDOG_EXPIRE_RESET_STATUS_SHFT                   0x0

#define HWIO_AOSS_CC_RESET_FSM_STATUS_ADDR                                        (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050024)
#define HWIO_AOSS_CC_RESET_FSM_STATUS_RMSK                                            0x3fff
#define HWIO_AOSS_CC_RESET_FSM_STATUS_IN          \
        in_dword_masked(HWIO_AOSS_CC_RESET_FSM_STATUS_ADDR, HWIO_AOSS_CC_RESET_FSM_STATUS_RMSK)
#define HWIO_AOSS_CC_RESET_FSM_STATUS_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_RESET_FSM_STATUS_ADDR, m)
#define HWIO_AOSS_CC_RESET_FSM_STATUS_OUT(v)      \
        out_dword(HWIO_AOSS_CC_RESET_FSM_STATUS_ADDR,v)
#define HWIO_AOSS_CC_RESET_FSM_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_RESET_FSM_STATUS_ADDR,m,v,HWIO_AOSS_CC_RESET_FSM_STATUS_IN)
#define HWIO_AOSS_CC_RESET_FSM_STATUS_DBG_PDC_HANG_STATUS_BMSK                        0x2000
#define HWIO_AOSS_CC_RESET_FSM_STATUS_DBG_PDC_HANG_STATUS_SHFT                           0xd
#define HWIO_AOSS_CC_RESET_FSM_STATUS_DBG_PDC_TRIGGER_BMSK                            0x1000
#define HWIO_AOSS_CC_RESET_FSM_STATUS_DBG_PDC_TRIGGER_SHFT                               0xc
#define HWIO_AOSS_CC_RESET_FSM_STATUS_NORM_WKUP_HANG_STATUS_BMSK                       0x800
#define HWIO_AOSS_CC_RESET_FSM_STATUS_NORM_WKUP_HANG_STATUS_SHFT                         0xb
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FIRST_PASS_EXPIRE_BMSK                           0x400
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FIRST_PASS_EXPIRE_SHFT                             0xa
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FIRST_PASS_TIMER_LD_BMSK                         0x200
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FIRST_PASS_TIMER_LD_SHFT                           0x9
#define HWIO_AOSS_CC_RESET_FSM_STATUS_BLOCK_RESIN_ASET_BMSK                            0x100
#define HWIO_AOSS_CC_RESET_FSM_STATUS_BLOCK_RESIN_ASET_SHFT                              0x8
#define HWIO_AOSS_CC_RESET_FSM_STATUS_BLOCK_RESIN_ARES_BMSK                             0x80
#define HWIO_AOSS_CC_RESET_FSM_STATUS_BLOCK_RESIN_ARES_SHFT                              0x7
#define HWIO_AOSS_CC_RESET_FSM_STATUS_DBG_TIMER_TRIGGER_BMSK                            0x40
#define HWIO_AOSS_CC_RESET_FSM_STATUS_DBG_TIMER_TRIGGER_SHFT                             0x6
#define HWIO_AOSS_CC_RESET_FSM_STATUS_RESET_DEBUG_READY_BMSK                            0x20
#define HWIO_AOSS_CC_RESET_FSM_STATUS_RESET_DEBUG_READY_SHFT                             0x5
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FIRST_PASS_BMSK                                   0x10
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FIRST_PASS_SHFT                                    0x4
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FSM_STATE_BMSK                                     0xf
#define HWIO_AOSS_CC_RESET_FSM_STATUS_FSM_STATE_SHFT                                     0x0

#define HWIO_AOSS_CC_TIC_MISC_ADDR                                                (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050028)
#define HWIO_AOSS_CC_TIC_MISC_RMSK                                                       0x3
#define HWIO_AOSS_CC_TIC_MISC_IN          \
        in_dword_masked(HWIO_AOSS_CC_TIC_MISC_ADDR, HWIO_AOSS_CC_TIC_MISC_RMSK)
#define HWIO_AOSS_CC_TIC_MISC_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_TIC_MISC_ADDR, m)
#define HWIO_AOSS_CC_TIC_MISC_OUT(v)      \
        out_dword(HWIO_AOSS_CC_TIC_MISC_ADDR,v)
#define HWIO_AOSS_CC_TIC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_TIC_MISC_ADDR,m,v,HWIO_AOSS_CC_TIC_MISC_IN)
#define HWIO_AOSS_CC_TIC_MISC_APCS_SANS_BOOT_PROC_RESET_IN_TIC_BMSK                      0x2
#define HWIO_AOSS_CC_TIC_MISC_APCS_SANS_BOOT_PROC_RESET_IN_TIC_SHFT                      0x1
#define HWIO_AOSS_CC_TIC_MISC_BOOT_PROC_RESET_IN_TIC_BMSK                                0x1
#define HWIO_AOSS_CC_TIC_MISC_BOOT_PROC_RESET_IN_TIC_SHFT                                0x0

#define HWIO_AOSS_CC_APCS_MISC_ADDR                                               (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0005002c)
#define HWIO_AOSS_CC_APCS_MISC_RMSK                                                      0x1
#define HWIO_AOSS_CC_APCS_MISC_IN          \
        in_dword_masked(HWIO_AOSS_CC_APCS_MISC_ADDR, HWIO_AOSS_CC_APCS_MISC_RMSK)
#define HWIO_AOSS_CC_APCS_MISC_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_APCS_MISC_ADDR, m)
#define HWIO_AOSS_CC_APCS_MISC_OUT(v)      \
        out_dword(HWIO_AOSS_CC_APCS_MISC_ADDR,v)
#define HWIO_AOSS_CC_APCS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_APCS_MISC_ADDR,m,v,HWIO_AOSS_CC_APCS_MISC_IN)
#define HWIO_AOSS_CC_APCS_MISC_AOP_RESET_BMSK                                            0x1
#define HWIO_AOSS_CC_APCS_MISC_AOP_RESET_SHFT                                            0x0

#define HWIO_AOSS_CC_APCS_RESET_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050030)
#define HWIO_AOSS_CC_APCS_RESET_RMSK                                                     0x3
#define HWIO_AOSS_CC_APCS_RESET_IN          \
        in_dword_masked(HWIO_AOSS_CC_APCS_RESET_ADDR, HWIO_AOSS_CC_APCS_RESET_RMSK)
#define HWIO_AOSS_CC_APCS_RESET_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_APCS_RESET_ADDR, m)
#define HWIO_AOSS_CC_APCS_RESET_OUT(v)      \
        out_dword(HWIO_AOSS_CC_APCS_RESET_ADDR,v)
#define HWIO_AOSS_CC_APCS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_APCS_RESET_ADDR,m,v,HWIO_AOSS_CC_APCS_RESET_IN)
#define HWIO_AOSS_CC_APCS_RESET_APCS_SANS_BOOT_PROC_RESET_BMSK                           0x2
#define HWIO_AOSS_CC_APCS_RESET_APCS_SANS_BOOT_PROC_RESET_SHFT                           0x1
#define HWIO_AOSS_CC_APCS_RESET_BOOT_PROC_RESET_BMSK                                     0x1
#define HWIO_AOSS_CC_APCS_RESET_BOOT_PROC_RESET_SHFT                                     0x0

#define HWIO_AOSS_CC_MSS_RESTART_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00010000)
#define HWIO_AOSS_CC_MSS_RESTART_RMSK                                                    0x1
#define HWIO_AOSS_CC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_MSS_RESTART_ADDR, HWIO_AOSS_CC_MSS_RESTART_RMSK)
#define HWIO_AOSS_CC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_MSS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_MSS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_MSS_RESTART_ADDR,m,v,HWIO_AOSS_CC_MSS_RESTART_IN)
#define HWIO_AOSS_CC_MSS_RESTART_SS_RESTART_BMSK                                         0x1
#define HWIO_AOSS_CC_MSS_RESTART_SS_RESTART_SHFT                                         0x0

#define HWIO_AOSS_CC_CAMSS_RESTART_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00011000)
#define HWIO_AOSS_CC_CAMSS_RESTART_RMSK                                                  0x1
#define HWIO_AOSS_CC_CAMSS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_CAMSS_RESTART_ADDR, HWIO_AOSS_CC_CAMSS_RESTART_RMSK)
#define HWIO_AOSS_CC_CAMSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_CAMSS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_CAMSS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_CAMSS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_CAMSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_CAMSS_RESTART_ADDR,m,v,HWIO_AOSS_CC_CAMSS_RESTART_IN)
#define HWIO_AOSS_CC_CAMSS_RESTART_SS_RESTART_BMSK                                       0x1
#define HWIO_AOSS_CC_CAMSS_RESTART_SS_RESTART_SHFT                                       0x0

#define HWIO_AOSS_CC_VENUS_RESTART_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00012000)
#define HWIO_AOSS_CC_VENUS_RESTART_RMSK                                                  0x1
#define HWIO_AOSS_CC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_VENUS_RESTART_ADDR, HWIO_AOSS_CC_VENUS_RESTART_RMSK)
#define HWIO_AOSS_CC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_VENUS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_VENUS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_VENUS_RESTART_ADDR,m,v,HWIO_AOSS_CC_VENUS_RESTART_IN)
#define HWIO_AOSS_CC_VENUS_RESTART_SS_RESTART_BMSK                                       0x1
#define HWIO_AOSS_CC_VENUS_RESTART_SS_RESTART_SHFT                                       0x0

#define HWIO_AOSS_CC_GPU_RESTART_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00013000)
#define HWIO_AOSS_CC_GPU_RESTART_RMSK                                                    0x1
#define HWIO_AOSS_CC_GPU_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_GPU_RESTART_ADDR, HWIO_AOSS_CC_GPU_RESTART_RMSK)
#define HWIO_AOSS_CC_GPU_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_GPU_RESTART_ADDR, m)
#define HWIO_AOSS_CC_GPU_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_GPU_RESTART_ADDR,v)
#define HWIO_AOSS_CC_GPU_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_GPU_RESTART_ADDR,m,v,HWIO_AOSS_CC_GPU_RESTART_IN)
#define HWIO_AOSS_CC_GPU_RESTART_SS_RESTART_BMSK                                         0x1
#define HWIO_AOSS_CC_GPU_RESTART_SS_RESTART_SHFT                                         0x0

#define HWIO_AOSS_CC_DISPSS_RESTART_ADDR                                          (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00014000)
#define HWIO_AOSS_CC_DISPSS_RESTART_RMSK                                                 0x1
#define HWIO_AOSS_CC_DISPSS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_DISPSS_RESTART_ADDR, HWIO_AOSS_CC_DISPSS_RESTART_RMSK)
#define HWIO_AOSS_CC_DISPSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_DISPSS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_DISPSS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_DISPSS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_DISPSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_DISPSS_RESTART_ADDR,m,v,HWIO_AOSS_CC_DISPSS_RESTART_IN)
#define HWIO_AOSS_CC_DISPSS_RESTART_SS_RESTART_BMSK                                      0x1
#define HWIO_AOSS_CC_DISPSS_RESTART_SS_RESTART_SHFT                                      0x0

#define HWIO_AOSS_CC_WCSS_RESTART_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00020000)
#define HWIO_AOSS_CC_WCSS_RESTART_RMSK                                                   0x1
#define HWIO_AOSS_CC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_WCSS_RESTART_ADDR, HWIO_AOSS_CC_WCSS_RESTART_RMSK)
#define HWIO_AOSS_CC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_WCSS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_WCSS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_WCSS_RESTART_ADDR,m,v,HWIO_AOSS_CC_WCSS_RESTART_IN)
#define HWIO_AOSS_CC_WCSS_RESTART_SS_RESTART_BMSK                                        0x1
#define HWIO_AOSS_CC_WCSS_RESTART_SS_RESTART_SHFT                                        0x0

#define HWIO_AOSS_CC_GSS_RESTART_ADDR                                             (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00021000)
#define HWIO_AOSS_CC_GSS_RESTART_RMSK                                                    0x1
#define HWIO_AOSS_CC_GSS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_GSS_RESTART_ADDR, HWIO_AOSS_CC_GSS_RESTART_RMSK)
#define HWIO_AOSS_CC_GSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_GSS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_GSS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_GSS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_GSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_GSS_RESTART_ADDR,m,v,HWIO_AOSS_CC_GSS_RESTART_IN)
#define HWIO_AOSS_CC_GSS_RESTART_SS_RESTART_BMSK                                         0x1
#define HWIO_AOSS_CC_GSS_RESTART_SS_RESTART_SHFT                                         0x0

#define HWIO_AOSS_CC_LPASS_RESTART_ADDR                                           (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00030000)
#define HWIO_AOSS_CC_LPASS_RESTART_RMSK                                                  0x1
#define HWIO_AOSS_CC_LPASS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_LPASS_RESTART_ADDR, HWIO_AOSS_CC_LPASS_RESTART_RMSK)
#define HWIO_AOSS_CC_LPASS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_LPASS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_LPASS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_LPASS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_LPASS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_LPASS_RESTART_ADDR,m,v,HWIO_AOSS_CC_LPASS_RESTART_IN)
#define HWIO_AOSS_CC_LPASS_RESTART_SS_RESTART_BMSK                                       0x1
#define HWIO_AOSS_CC_LPASS_RESTART_SS_RESTART_SHFT                                       0x0

#define HWIO_AOSS_CC_SENSORS_RESTART_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00031000)
#define HWIO_AOSS_CC_SENSORS_RESTART_RMSK                                                0x1
#define HWIO_AOSS_CC_SENSORS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_SENSORS_RESTART_ADDR, HWIO_AOSS_CC_SENSORS_RESTART_RMSK)
#define HWIO_AOSS_CC_SENSORS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SENSORS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_SENSORS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SENSORS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_SENSORS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SENSORS_RESTART_ADDR,m,v,HWIO_AOSS_CC_SENSORS_RESTART_IN)
#define HWIO_AOSS_CC_SENSORS_RESTART_SS_RESTART_BMSK                                     0x1
#define HWIO_AOSS_CC_SENSORS_RESTART_SS_RESTART_SHFT                                     0x0

#define HWIO_AOSS_CC_SPSS_RESTART_ADDR                                            (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00032000)
#define HWIO_AOSS_CC_SPSS_RESTART_RMSK                                                   0x1
#define HWIO_AOSS_CC_SPSS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPSS_RESTART_ADDR, HWIO_AOSS_CC_SPSS_RESTART_RMSK)
#define HWIO_AOSS_CC_SPSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPSS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_SPSS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPSS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_SPSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPSS_RESTART_ADDR,m,v,HWIO_AOSS_CC_SPSS_RESTART_IN)
#define HWIO_AOSS_CC_SPSS_RESTART_SS_RESTART_BMSK                                        0x1
#define HWIO_AOSS_CC_SPSS_RESTART_SS_RESTART_SHFT                                        0x0

#define HWIO_AOSS_CC_COMPUTESS_RESTART_ADDR                                       (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00040000)
#define HWIO_AOSS_CC_COMPUTESS_RESTART_RMSK                                              0x1
#define HWIO_AOSS_CC_COMPUTESS_RESTART_IN          \
        in_dword_masked(HWIO_AOSS_CC_COMPUTESS_RESTART_ADDR, HWIO_AOSS_CC_COMPUTESS_RESTART_RMSK)
#define HWIO_AOSS_CC_COMPUTESS_RESTART_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_COMPUTESS_RESTART_ADDR, m)
#define HWIO_AOSS_CC_COMPUTESS_RESTART_OUT(v)      \
        out_dword(HWIO_AOSS_CC_COMPUTESS_RESTART_ADDR,v)
#define HWIO_AOSS_CC_COMPUTESS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_COMPUTESS_RESTART_ADDR,m,v,HWIO_AOSS_CC_COMPUTESS_RESTART_IN)
#define HWIO_AOSS_CC_COMPUTESS_RESTART_SS_RESTART_BMSK                                   0x1
#define HWIO_AOSS_CC_COMPUTESS_RESTART_SS_RESTART_SHFT                                   0x0

#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_ADDR                                     (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050034)
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_RMSK                                     0xffffffff
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_IN          \
        in_dword_masked(HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_ADDR, HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_RMSK)
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_ADDR, m)
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_OUT(v)      \
        out_dword(HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_ADDR,v)
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_ADDR,m,v,HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_IN)
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_TIMER_VAL_BMSK                           0xffffffff
#define HWIO_AOSS_CC_ABNORM_WKUP_TIMEOUT_TIMER_VAL_SHFT                                  0x0

#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_ADDR                                         (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x0000301c)
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_RMSK                                                0x1
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_IN          \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_HW_EVENTS_ADDR, HWIO_AOSS_CC_DEBUG_HW_EVENTS_RMSK)
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_DEBUG_HW_EVENTS_ADDR, m)
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_OUT(v)      \
        out_dword(HWIO_AOSS_CC_DEBUG_HW_EVENTS_ADDR,v)
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_DEBUG_HW_EVENTS_ADDR,m,v,HWIO_AOSS_CC_DEBUG_HW_EVENTS_IN)
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_MUX_SEL_BMSK                                        0x1
#define HWIO_AOSS_CC_DEBUG_HW_EVENTS_MUX_SEL_SHFT                                        0x0

#define HWIO_AOSS_CC_AOP_MISC_ADDR                                                (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003020)
#define HWIO_AOSS_CC_AOP_MISC_RMSK                                                       0x1
#define HWIO_AOSS_CC_AOP_MISC_IN          \
        in_dword_masked(HWIO_AOSS_CC_AOP_MISC_ADDR, HWIO_AOSS_CC_AOP_MISC_RMSK)
#define HWIO_AOSS_CC_AOP_MISC_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_AOP_MISC_ADDR, m)
#define HWIO_AOSS_CC_AOP_MISC_OUT(v)      \
        out_dword(HWIO_AOSS_CC_AOP_MISC_ADDR,v)
#define HWIO_AOSS_CC_AOP_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_AOP_MISC_ADDR,m,v,HWIO_AOSS_CC_AOP_MISC_IN)
#define HWIO_AOSS_CC_AOP_MISC_AUTO_SCALE_DIS_BMSK                                        0x1
#define HWIO_AOSS_CC_AOP_MISC_AUTO_SCALE_DIS_SHFT                                        0x0

#define HWIO_AOSS_CC_SPARE0_REG_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003000)
#define HWIO_AOSS_CC_SPARE0_REG_RMSK                                              0xffffffff
#define HWIO_AOSS_CC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPARE0_REG_ADDR, HWIO_AOSS_CC_SPARE0_REG_RMSK)
#define HWIO_AOSS_CC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPARE0_REG_ADDR, m)
#define HWIO_AOSS_CC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPARE0_REG_ADDR,v)
#define HWIO_AOSS_CC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPARE0_REG_ADDR,m,v,HWIO_AOSS_CC_SPARE0_REG_IN)
#define HWIO_AOSS_CC_SPARE0_REG_SPARE0_BITS_BMSK                                  0xffffffff
#define HWIO_AOSS_CC_SPARE0_REG_SPARE0_BITS_SHFT                                         0x0

#define HWIO_AOSS_CC_SPARE1_REG_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003024)
#define HWIO_AOSS_CC_SPARE1_REG_RMSK                                              0xffffffff
#define HWIO_AOSS_CC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPARE1_REG_ADDR, HWIO_AOSS_CC_SPARE1_REG_RMSK)
#define HWIO_AOSS_CC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPARE1_REG_ADDR, m)
#define HWIO_AOSS_CC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPARE1_REG_ADDR,v)
#define HWIO_AOSS_CC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPARE1_REG_ADDR,m,v,HWIO_AOSS_CC_SPARE1_REG_IN)
#define HWIO_AOSS_CC_SPARE1_REG_SPARE1_BITS_BMSK                                  0xffffffff
#define HWIO_AOSS_CC_SPARE1_REG_SPARE1_BITS_SHFT                                         0x0

#define HWIO_AOSS_CC_SPARE2_REG_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00003028)
#define HWIO_AOSS_CC_SPARE2_REG_RMSK                                              0xffffffff
#define HWIO_AOSS_CC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPARE2_REG_ADDR, HWIO_AOSS_CC_SPARE2_REG_RMSK)
#define HWIO_AOSS_CC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPARE2_REG_ADDR, m)
#define HWIO_AOSS_CC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPARE2_REG_ADDR,v)
#define HWIO_AOSS_CC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPARE2_REG_ADDR,m,v,HWIO_AOSS_CC_SPARE2_REG_IN)
#define HWIO_AOSS_CC_SPARE2_REG_SPARE2_BITS_BMSK                                  0xffffffff
#define HWIO_AOSS_CC_SPARE2_REG_SPARE2_BITS_SHFT                                         0x0

#define HWIO_AOSS_CC_SPARE3_REG_ADDR                                              (AOSS_CC_AOSS_CC_REG_REG_BASE      + 0x00050038)
#define HWIO_AOSS_CC_SPARE3_REG_RMSK                                              0xffffffff
#define HWIO_AOSS_CC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_AOSS_CC_SPARE3_REG_ADDR, HWIO_AOSS_CC_SPARE3_REG_RMSK)
#define HWIO_AOSS_CC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_AOSS_CC_SPARE3_REG_ADDR, m)
#define HWIO_AOSS_CC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_AOSS_CC_SPARE3_REG_ADDR,v)
#define HWIO_AOSS_CC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_AOSS_CC_SPARE3_REG_ADDR,m,v,HWIO_AOSS_CC_SPARE3_REG_IN)
#define HWIO_AOSS_CC_SPARE3_REG_SPARE2_BITS_BMSK                                  0xffffffff
#define HWIO_AOSS_CC_SPARE3_REG_SPARE2_BITS_SHFT                                         0x0

/*----------------------------------------------------------------------------
 * MODULE: CABO_BROADCAST_CABO_GLOBAL
 *--------------------------------------------------------------------------*/

#define CABO_BROADCAST_CABO_GLOBAL_REG_BASE                                                      (DDR_SS_BASE      + 0x00260000)

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_ADDR                                          (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000000)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_RMSK                                          0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_MAJOR_BMSK                                    0xf0000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_MAJOR_SHFT                                          0x1c
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_MINOR_BMSK                                     0xfff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_MINOR_SHFT                                          0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_STEP_BMSK                                         0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_VERSION_STEP_SHFT                                            0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_ADDR                                           (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000004)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_RMSK                                           0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_ID_BMSK                                        0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CORE_INFO_ID_SHFT                                               0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_ADDR                                             (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000008)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_RMSK                                             0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_MAJOR_BMSK                                       0xff000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_MAJOR_SHFT                                             0x18
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_BRANCH_BMSK                                        0xff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_BRANCH_SHFT                                            0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_MINOR_BMSK                                           0xff00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_MINOR_SHFT                                              0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_ECO_BMSK                                               0xff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_HW_INFO_ECO_SHFT                                                0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_ADDR                                         (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000020)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_RMSK                                                0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_LOAD_CONFIG_BMSK                                    0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_LOAD_CONFIG_LOAD_CONFIG_SHFT                                    0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_ADDR                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000030)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_RMSK                                  0xffff0f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_ADDR_WIDTH_BMSK                       0xff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_ADDR_WIDTH_SHFT                           0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_DDR_BUS_WIDTH_BMSK                      0xff00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_DDR_BUS_WIDTH_SHFT                         0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_AID_WIDTH_BMSK                             0xf
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_0_AID_WIDTH_SHFT                             0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_ADDR                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000034)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_RMSK                                0xffffff00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_MSI_DATA_WIDTH_BMSK                 0xffff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_MSI_DATA_WIDTH_SHFT                       0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_CORE_DATA_WIDTH_BMSK                    0xff00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_1_CORE_DATA_WIDTH_SHFT                       0x8

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_ADDR                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000038)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_RMSK                                0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_ACH_DEPTH_BMSK                      0xff000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_ACH_DEPTH_SHFT                            0x18
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_WCH_DEPTH_BMSK                        0xff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_WCH_DEPTH_SHFT                            0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_RCH_DEPTH_BMSK                          0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_2_RCH_DEPTH_SHFT                             0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_ADDR                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x0000003c)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_RMSK                                  0xff00ff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_ISU_CQ_DEPTH_BMSK                     0xff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_ISU_CQ_DEPTH_SHFT                         0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_WBUF_DEPTH_BMSK                           0xff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_3_WBUF_DEPTH_SHFT                            0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_ADDR                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000040)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_RMSK                                0xf000ffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_NUM_CBUS_BMSK                       0xf0000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_NUM_CBUS_SHFT                             0x1c
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_CBU_WR_CQ_DEPTH_BMSK                    0xff00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_CBU_WR_CQ_DEPTH_SHFT                       0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_CBU_RD_CQ_DEPTH_BMSK                      0xff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CONFIGURATION_INFO_4_CBU_RD_CQ_DEPTH_SHFT                       0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(m)                          (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000044 + 0x4 * (m))
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_RMSK                                 0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_MAXm                                      0
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_INI(m)        \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(m), HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_INMI(m,mask)    \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_ADDR(m), mask)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_BANK_MAP_BMSK                        0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_BANK_MAP_CFG_INFO_CBU_m_BANK_MAP_SHFT                           0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_ADDR                                            (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000070)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_RMSK                                                 0x11f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_CONFIG_CG_EN_BMSK                                    0x100
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_CONFIG_CG_EN_SHFT                                      0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_INTR_CG_EN_BMSK                                       0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_INTR_CG_EN_SHFT                                        0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_RFU_3_1_BMSK                                           0xe
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_RFU_3_1_SHFT                                           0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_RTCG_CG_EN_BMSK                                        0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CLK_CTRL_RTCG_CG_EN_SHFT                                        0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR                                  (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000080)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_RMSK                                     0x1ffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_DDR_CLK_PERIOD_BMSK                      0x1ffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DDR_CLK_PERIOD_CFG_DDR_CLK_PERIOD_SHFT                          0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_ADDR                                           (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000090)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_RMSK                                                 0x3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_VALUE_BMSK                               0x30
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_VALUE_SHFT                                0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_RFU_3_1_BMSK                                          0xe
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_RFU_3_1_SHFT                                          0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_EN_BMSK                                   0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CC_SW_CFG_SW_CLK_RATE_EN_SHFT                                   0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_ADDR                                      (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000000a0)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_RMSK                                           0xff7
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_SYNC_RATE_BMSK                                 0xf00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_SYNC_RATE_SHFT                                   0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_RFU_7_5_BMSK                                    0xe0
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_RFU_7_5_SHFT                                     0x5
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_OVERRIDE_BMSK                                   0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_OVERRIDE_SHFT                                    0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_INDEX_BMSK                                       0x7
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_CFG_INDEX_SHFT                                       0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_ADDR                                            (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000100)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_RMSK                                                   0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_RTCG_EN_BMSK                                           0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_CFG_RTCG_EN_SHFT                                           0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR                           (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000108)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_RMSK                                 0xff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_STABLE_CLK_TIMER_BMSK                0xff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_STABLE_CLK_TIMER_CFG_STABLE_CLK_TIMER_SHFT                 0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(n)                            (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000110 + 0x4 * (n))
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RMSK                                 0xffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_MAXn                                        3
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_INI(n)        \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(n), HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(n), mask)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_OUTI(n,val)    \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(n),val)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_ADDR(n),mask,val,HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_INI(n))
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RFU_15_12_BMSK                       0xf00000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_RFU_15_12_SHFT                           0x14
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_OFFSET_BMSK                0xf0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_OFFSET_SHFT                   0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_BMSK                        0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_RTCG_IDLE_TIMER_CFG_n_IDLE_TIMER_SHFT                           0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_ADDR                                           (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000300)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_RMSK                                           0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_BLK_SELECT_BMSK                                0xffff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_BLK_SELECT_SHFT                                      0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_SELECT_BMSK                                        0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEBUG_CFG_SELECT_SHFT                                           0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_ADDR                                           (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000003b0)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_RMSK                                           0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_OUT(v)      \
        out_dword(HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_ADDR,v)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_ADDR,m,v,HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_IN)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_RFU_31_0_BMSK                                  0xffffffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SPARE_CFG_RFU_31_0_SHFT                                         0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_ADDR                                         (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000400)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_RMSK                                         0x8003ffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_CLKON_BMSK                                   0x80000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_CLKON_SHFT                                         0x1f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_RANK_IDLE_BMSK                                  0x30000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_RANK_IDLE_SHFT                                     0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_BANK_IDLE_BMSK                                   0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_IDLE_STATUS_BANK_IDLE_SHFT                                      0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_ADDR                                       (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000404)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RMSK                                           0x3333
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_READY_BMSK                               0x3000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_READY_SHFT                                  0xc
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_IN_SELFRFRSH_BMSK                         0x300
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_IN_SELFRFRSH_SHFT                           0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_IN_CSPD_BMSK                               0x30
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_IN_CSPD_SHFT                                0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_IN_PD_BMSK                                  0x3
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_DEVICE_STATUS_RANKS_IN_PD_SHFT                                  0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ADDR                                      (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000410)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_RMSK                                          0x1111
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_FULL_BMSK                            0x1000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_FULL_SHFT                               0xc
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_EMPTY_BMSK                            0x100
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ATK_FIFO_EMPTY_SHFT                              0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_FULL_BMSK                              0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_FULL_SHFT                               0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_EMPTY_BMSK                              0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_ACH_STATUS_ACH_FIFO_EMPTY_SHFT                              0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_ADDR                                      (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000414)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_RMSK                                        0x111111
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_FULL_BMSK                   0x100000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_FULL_SHFT                       0x14
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_EMPTY_BMSK                   0x10000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCMD_ORDER_FIFO_EMPTY_SHFT                      0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_FULL_BMSK                            0x1000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_FULL_SHFT                               0xc
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_EMPTY_BMSK                            0x100
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WTK_FIFO_EMPTY_SHFT                              0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_FULL_BMSK                              0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_FULL_SHFT                               0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_EMPTY_BMSK                              0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WCH_STATUS_WCH_FIFO_EMPTY_SHFT                              0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_ADDR                                      (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000418)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RMSK                                      0xffff0011
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RCREDIT_CNTR_BMSK                         0xffff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RCREDIT_CNTR_SHFT                               0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_FULL_BMSK                              0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_FULL_SHFT                               0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_EMPTY_BMSK                              0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_RCH_STATUS_RCH_FIFO_EMPTY_SHFT                              0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR                                  (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000420)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_RMSK                                  0x1f1f3f3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_WR_HP_CMDS_IN_USE_BMSK                0x1f000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_WR_HP_CMDS_IN_USE_SHFT                      0x18
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_WR_LP_CMDS_IN_USE_BMSK                  0x1f0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_WR_LP_CMDS_IN_USE_SHFT                      0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_RD_HP_CMDS_IN_USE_BMSK                    0x3f00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_RD_HP_CMDS_IN_USE_SHFT                       0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_RD_LP_CMDS_IN_USE_BMSK                      0x3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS0_RD_LP_CMDS_IN_USE_SHFT                       0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR                                  (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000424)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_RMSK                                      0x3f11
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_WR_CMDS_WAITON_DATA_BMSK                  0x3f00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_WR_CMDS_WAITON_DATA_SHFT                     0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_WRQ_FULL_BMSK                           0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_WRQ_FULL_SHFT                            0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_RDQ_FULL_BMSK                            0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_CMDBUF_STATUS1_CBU_RDQ_FULL_SHFT                            0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_ADDR                                    (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000430)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_RMSK                                          0x11
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_WBUF_FULL_BMSK                                0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_WBUF_FULL_SHFT                                 0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_WBUF_EMPTY_BMSK                                0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_ISU_WRBUF_STATUS_WBUF_EMPTY_SHFT                                0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(m)                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000440 + 0x10 * (m))
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_RMSK                                     0x3f3f3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_MAXm                                            0
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_INI(m)        \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(m), HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_INMI(m,mask)    \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_ADDR(m), mask)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_HP_CMDS_IN_USE_BMSK                      0x3f0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_HP_CMDS_IN_USE_SHFT                          0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_MP_CMDS_IN_USE_BMSK                        0x3f00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_MP_CMDS_IN_USE_SHFT                           0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_LP_CMDS_IN_USE_BMSK                          0x3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_RDCQ_STATUS_LP_CMDS_IN_USE_SHFT                           0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(m)                                (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x00000448 + 0x10 * (m))
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_RMSK                                     0x3f3f3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_MAXm                                            0
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_INI(m)        \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(m), HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_INMI(m,mask)    \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_ADDR(m), mask)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_HP_CMDS_IN_USE_BMSK                      0x3f0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_HP_CMDS_IN_USE_SHFT                          0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_MP_CMDS_IN_USE_BMSK                        0x3f00
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_MP_CMDS_IN_USE_SHFT                           0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_LP_CMDS_IN_USE_BMSK                          0x3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_CBU_m_WRCQ_STATUS_LP_CMDS_IN_USE_SHFT                           0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_ADDR                                          (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004a0)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_RMSK                                          0x3f311111
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_HKS_CMD_PEND_BMSK                             0x3f000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_HKS_CMD_PEND_SHFT                                   0x18
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_HKS_RANK_PEND_BMSK                              0x300000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_HKS_RANK_PEND_SHFT                                  0x14
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_RD_BKPR_STATUS_BMSK                              0x10000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_RD_BKPR_STATUS_SHFT                                 0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PRQ_FULL_BMSK                                     0x1000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PRQ_FULL_SHFT                                        0xc
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PRQ_EMPTY_BMSK                                     0x100
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PRQ_EMPTY_SHFT                                       0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PWQ_FULL_BMSK                                       0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PWQ_FULL_SHFT                                        0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PWQ_EMPTY_BMSK                                       0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_MPE_STATUS_PWQ_EMPTY_SHFT                                       0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_ADDR                                         (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004b0)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_RMSK                                         0x77003730
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_RANK1_REFRESH_RATE_BMSK                      0x70000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_RANK1_REFRESH_RATE_SHFT                            0x1c
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_RANK0_REFRESH_RATE_BMSK                       0x7000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_RANK0_REFRESH_RATE_SHFT                            0x18
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_FSW_SELF_REFRESH_BMSK                            0x3000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_FSW_SELF_REFRESH_SHFT                               0xc
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_WDOG_PRE_ARES_DONE_BMSK                           0x400
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_WDOG_PRE_ARES_DONE_SHFT                             0xa
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_WDOG_SELF_REFRESH_BMSK                            0x300
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_WDOG_SELF_REFRESH_SHFT                              0x8
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_SW_SELF_REFRESH_BMSK                               0x30
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_STATUS_SW_SELF_REFRESH_SHFT                                0x4

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR                            (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004b4)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_RMSK                                0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_BANK_UNAVAIL_BMSK                   0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_BANK_UNAVAIL_STATUS_BANK_UNAVAIL_SHFT                      0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_ADDR                                     (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004b8)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_RMSK                                     0x1f1fffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_ACK_STATE_BMSK                  0x1f000000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_ACK_STATE_SHFT                        0x18
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_REQ_STATE_BMSK                    0x1f0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_CURR_FSW_REQ_STATE_SHFT                        0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_TASK_COMPLETE_BMSK                           0xffff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_FSW_STATUS_TASK_COMPLETE_SHFT                              0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_ADDR                                    (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004bc)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_RMSK                                         0x1f1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_FSM_STATE_BMSK                               0x1f0
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_FSM_STATE_SHFT                                 0x4
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_PRE_ARES_DONE_BMSK                             0x1
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_SHKE_WDOG_STATUS_PRE_ARES_DONE_SHFT                             0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_ADDR                                          (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004d0)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_RMSK                                            0xff003f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_PWRS_STATUS_BMSK                                0xff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_PWRS_STATUS_SHFT                                    0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_TIMESTAMP_VAL_BMSK                                  0x3f
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_STATUS_TIMESTAMP_VAL_SHFT                                   0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR                                 (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004d4)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_RMSK                                   0xff00ff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_FULL_BMSK                     0xff0000
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_FULL_SHFT                         0x10
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_EMPTY_BMSK                        0xff
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_OSU_DQS_FIFO_STATUS_DQS_FIFO_EMPTY_SHFT                         0x0

#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_ADDR                                   (CABO_BROADCAST_CABO_GLOBAL_REG_BASE      + 0x000004e0)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_RMSK                                          0x7
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_IN          \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_ADDR, HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_RMSK)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_INM(m)      \
        in_dword_masked(HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_ADDR, m)
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_INDEX_IN_USE_BMSK                             0x7
#define HWIO_CABO_BROADCAST_CABO_GLOBAL_QOS_POLICY_STATUS_INDEX_IN_USE_SHFT                             0x0

/*----------------------------------------------------------------------------
 * MODULE: DDRCC_CH01_DDR_CC
 *--------------------------------------------------------------------------*/

#define DDRCC_CH01_DDR_CC_REG_BASE                                                                            (DDR_SS_BASE      + 0x00306000)

#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_ADDR                                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000000)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_RMSK                                                                0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_MAJOR_BMSK                                                          0xff000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_MAJOR_SHFT                                                                0x18
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_BRANCH_BMSK                                                           0xff0000
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_BRANCH_SHFT                                                               0x10
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_MINOR_BMSK                                                              0xff00
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_MINOR_SHFT                                                                 0x8
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_ECO_BMSK                                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_INFO_ECO_SHFT                                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000004)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_RMSK                                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_MAJOR_BMSK                                                       0xf0000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_MAJOR_SHFT                                                             0x1c
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_MINOR_BMSK                                                        0xfff0000
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_MINOR_SHFT                                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_STEP_BMSK                                                            0xffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_VERSION_STEP_SHFT                                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000000c)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_BMSK                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000010)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_RMSK                                                                0xfffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_SW_OVRD_PLL_PWRDN_DISABLE_BMSK                                      0x8000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_SW_OVRD_PLL_PWRDN_DISABLE_SHFT                                           0x1b
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL_SW_RESET_BMSK                                                   0x4000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL_SW_RESET_SHFT                                                        0x1a
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL1_SLEEP_B_BMSK                                                   0x2000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL1_SLEEP_B_SHFT                                                        0x19
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL1_BIAS_ENABLE_BMSK                                               0x1000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL1_BIAS_ENABLE_SHFT                                                    0x18
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL1_ENABLE_BMSK                                                     0x800000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL1_ENABLE_SHFT                                                         0x17
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL0_SLEEP_B_BMSK                                                    0x400000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL0_SLEEP_B_SHFT                                                        0x16
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL0_BIAS_ENABLE_BMSK                                                0x200000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL0_BIAS_ENABLE_SHFT                                                    0x15
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL0_ENABLE_BMSK                                                     0x100000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_PLL0_ENABLE_SHFT                                                         0x14
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_BMSK                                   0x80000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_SHFT                                      0x13
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_BMSK                                   0x40000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_SHFT                                      0x12
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_BMSK                                       0x3fc00
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_SHFT                                           0xa
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_BMSK                                              0x200
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_SHFT                                                0x9
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_BMSK                                               0x1fe
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_SHFT                                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_BMSK                                               0x1
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000014)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_GCC_MODE_THRESHOLD_BMSK                                           0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG1_GCC_MODE_THRESHOLD_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000018)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_RMSK                                                                 0xffff3
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_BMSK                                               0x80000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_SHFT                                                  0x13
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_SEL_BMSK                                           0x40000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_CXO_REF_SW_CLK_ON_SEL_SHFT                                              0x12
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_BMSK                                                    0x20000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_SHFT                                                       0x11
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_SEL_BMSK                                                0x10000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_XO_SW_CLK_ON_SEL_SHFT                                                   0x10
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_SEL_BMSK                                 0x8000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_SEL_SHFT                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_CLK_ON_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_RES_BMSK                                        0x2000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH1_MOD_CNT_SW_RES_SHFT                                           0xd
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_SEL_BMSK                                 0x1000
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_SEL_SHFT                                    0xc
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_BMSK                                      0x800
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_CLK_ON_SHFT                                        0xb
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_RES_BMSK                                         0x400
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_PHY_TX_CH0_MOD_CNT_SW_RES_SHFT                                           0xa
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_SEL_BMSK                                      0x200
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_SEL_SHFT                                        0x9
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_BMSK                                          0x100
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_CLK_ON_SHFT                                            0x8
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_RES_BMSK                                              0x80
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX1_MOD_CNT_SW_RES_SHFT                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_SEL_BMSK                                       0x40
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_SEL_SHFT                                        0x6
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_BMSK                                           0x20
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_CLK_ON_SHFT                                            0x5
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_RES_BMSK                                              0x10
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_MC_TX0_MOD_CNT_SW_RES_SHFT                                               0x4
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_VAL_BMSK                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_VAL_SHFT                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_SEL_BMSK                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG2_GCC_MODE_SW_OVRD_SEL_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000001c)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_RMSK                                                                  0xffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_HW_EVENT_MUX_SEL_BMSK                                                 0xff00
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_HW_EVENT_MUX_SEL_SHFT                                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_HW_EVENT_DUMMY_SW_INPUT_BMSK                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG3_HW_EVENT_DUMMY_SW_INPUT_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000020)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_RMSK                                                                  0xffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH1_BMSK                                              0xff00
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH1_SHFT                                                 0x8
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH0_BMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_CTRL_CFG4_SPM_PWRS_SW_FAL_CH0_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000024)
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_RMSK                                                              0x3ffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_EN_BMSK                                                 0x2000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_EN_SHFT                                                      0x19
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_CSR_CLK_EN_BMSK                                         0x1000000
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_DDRCC_FPM_CSR_CLK_EN_SHFT                                              0x18
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK                                          0xffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000028)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_RMSK                                                           0xffff00ff
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_RFU_BMSK                                                       0xffff0000
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_RFU_SHFT                                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_SELECT_BMSK                                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_SELECT_SELECT_SHFT                                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000002c)
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK                                                            0x7f
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_BMSK                                      0x70
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_BMSK                                        0xf
#define HWIO_DDRCC_CH01_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000030)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_RMSK                                                                     0x1f
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_SEL_BMSK                                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_SEL_SHFT                                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_EN_BMSK                                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_CGC_0_OVRD_EN_SHFT                                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_BMSK                                                      0x4
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_SHFT                                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_BMSK                                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_SHFT                                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_BMSK                                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_ADDR                                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000034)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_RMSK                                                         0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_BMSK                                                0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000038)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_RMSK                                                          0x1ff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SEL_BMSK                                    0x100
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SEL_SHFT                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_TEST_CTRL_HW_EVENT_TEST_REG_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000003c)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_RMSK                                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_ADDR, HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_HW_EVENT_OUT_BMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_TOP_HW_EVENT_STA0_HW_EVENT_OUT_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000040)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_RMSK                                                               0x3fff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_BMSK                                             0x3000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_SHFT                                                0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_BMSK                                            0x800
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_SHFT                                              0xb
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_BMSK                                            0x400
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_SHFT                                              0xa
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_BMSK                                                 0x200
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_SHFT                                                   0x9
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_BMSK                                            0x100
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_BMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000044)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_BMSK                              0xf8000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_SHFT                                    0x1b
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_BMSK                           0x7c00000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_SHFT                                0x16
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_BMSK                              0x3e0000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_SHFT                                  0x11
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_BMSK                                    0x1f000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_BMSK                                     0xe00
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_SHFT                                       0x9
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_PWRDN_CNT_DISABLE_BMSK                                   0x100
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_PWRDN_CNT_DISABLE_SHFT                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_BMSK                                     0x80
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_SHFT                                      0x7
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_BMSK                                        0x40
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_SHFT                                         0x6
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_BMSK                                    0x20
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_SHFT                                     0x5
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_BMSK                                        0x10
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_SHFT                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_BMSK                                            0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_SHFT                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_BMSK                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_SHFT                                   0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_BMSK                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_SHFT                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                                              0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000048)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK                                                        0x3f
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_BMSK                               0x20
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_SHFT                                0x5
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_BMSK                              0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_SHFT                              0x3
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_BMSK                          0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_SHFT                          0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_BMSK                         0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_SHFT                         0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_BMSK                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000004c)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_RMSK                                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_BMSK                                            0x80000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_SHFT                                                  0x1f
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_BMSK                                                 0x7c000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_SHFT                                                       0x1a
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_BMSK                                        0x2000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_SHFT                                             0x19
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_BMSK                                              0x1000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_SHFT                                                   0x18
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_BMSK                                                   0x800000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_SHFT                                                       0x17
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_BMSK                                                   0x400000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_SHFT                                                       0x16
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_BMSK                                                   0x200000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_SHFT                                                       0x15
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_BMSK                                                   0x100000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_SHFT                                                       0x14
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_BMSK                                                   0x80000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_SHFT                                                      0x13
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_BMSK                                                0x40000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_SHFT                                                   0x12
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_BMSK                                                   0x3f000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_SHFT                                                       0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_BMSK                                                         0xfc0
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_SHFT                                                           0x6
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_BMSK                                                          0x3f
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_SHFT                                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000050)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK                                                        0xffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK                                   0xffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000054)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_RMSK                                                               0x1fffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_BMSK                                       0x100000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_SHFT                                           0x14
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_BMSK                                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_SHFT                                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_BMSK                                     0x40000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_SHFT                                        0x12
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_BMSK                                     0x20000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_SHFT                                        0x11
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_BMSK                                         0x10000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_SHFT                                            0x10
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_BMSK                                          0x8000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_SHFT                                             0xf
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_BMSK                                      0x4000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_SHFT                                         0xe
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_BMSK                                        0x2000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_SHFT                                           0xd
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_BMSK                                         0x1000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_SHFT                                            0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_DIV2_MODE_BMSK                                                        0x800
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_DIV2_MODE_SHFT                                                          0xb
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_BMSK                                                    0x400
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_SHFT                                                      0xa
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_BMSK                                                 0x200
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_SHFT                                                   0x9
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_BMSK                                                 0x100
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_SHFT                                                   0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_BMSK                                                     0xf0
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_SHFT                                                      0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_BMSK                                                0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_SHFT                                                0x3
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_BMSK                                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_SHFT                                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_BMSK                                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_SHFT                                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_BMSK                                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_SHFT                                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000058)
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_RMSK                                                                 0x700000
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_BMSK                                           0x400000
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_SHFT                                               0x16
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_BMSK                                           0x200000
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_SHFT                                               0x15
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_BMSK                                                  0x100000
#define HWIO_DDRCC_CH01_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_SHFT                                                      0x14

#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000060)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_RMSK                                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_BMSK                                           0x80000000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_SHFT                                                 0x1f
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_BMSK                                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_SHFT                                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_BMSK                                          0x3f000000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_SHFT                                                0x18
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_BMSK                                               0xf80000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_SHFT                                                   0x13
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_BMSK                                              0x7c000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_SHFT                                                  0xe
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_BMSK                                              0x3e00
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_SHFT                                                 0x9
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_BMSK                                                  0x1f0
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_SHFT                                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_BMSK                                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_SHFT                                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_BMSK                                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_SHFT                                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_BMSK                                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_SHFT                                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK                                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000064)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_RMSK                                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_BMSK                                          0x80
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_SHFT                                           0x7
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_BMSK                                          0x40
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_SHFT                                           0x6
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_BMSK                                               0x20
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_SHFT                                                0x5
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_BMSK                                                   0x10
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_SHFT                                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_BMSK                                                  0x8
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_SHFT                                                  0x3
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_BMSK                                                   0x7
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000068)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_RMSK                                                                    0x1f
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_BMSK                                                   0x10
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_SHFT                                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_BMSK                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_SHFT                                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK                                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000006c)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_RMSK                                                                   0x7
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_BMSK                                              0x4
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_SHFT                                              0x2
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_BMSK                                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000074)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_RMSK                                                               0x1fffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_BMSK                                                 0x1f000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_SHFT                                                       0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_BMSK                                                0xf80000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_SHFT                                                    0x13
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_BMSK                                            0x7c000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_SHFT                                                0xe
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_BMSK                                       0x3e00
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_SHFT                                          0x9
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_BMSK                                                 0x1f0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_SHFT                                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_BMSK                                                 0x8
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_SHFT                                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_BMSK                                                          0x4
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_SHFT                                                          0x2
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_BMSK                                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_SHFT                                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_BMSK                                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000078)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_RFU_BMSK                                                          0xe0000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_RFU_SHFT                                                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_BMSK                                            0x1f000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_SHFT                                                  0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_BMSK                                                  0x800000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_SHFT                                                      0x17
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_BMSK                                              0x7c0000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_SHFT                                                  0x12
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_BMSK                                                   0x20000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_SHFT                                                      0x11
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_BMSK                                        0x10000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_SHFT                                           0x10
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_BMSK                                             0x8000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_SHFT                                                0xf
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_POST_WORK_START_ST_BMSK                                          0x7c00
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_POST_WORK_START_ST_SHFT                                             0xa
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_ABORT_ST_BMSK                                                     0x3e0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_ABORT_ST_SHFT                                                       0x5
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_NEW_FREQ_ST_BMSK                                                   0x1f
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG1_MCCC_NEW_FREQ_ST_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000007c)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_RMSK                                                               0x7ffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_IN)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK                                0x4000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT                                     0x1a
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_VALID_STATE_CLEAR_STATUS_BMSK                                      0x2000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_VALID_STATE_CLEAR_STATUS_SHFT                                           0x19
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_BMSK                          0x1000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_SHFT                               0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_BMSK                          0x800000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_SHFT                              0x17
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_BMSK                                    0x400000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_SHFT                                        0x16
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_BMSK                                0x200000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_SHFT                                    0x15
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_BMSK                                   0x100000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_SHFT                                       0x14
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_TS_RESET_STATE_BMSK                                             0xf8000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_TS_RESET_STATE_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_END_BMSK                                              0x7c00
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_END_SHFT                                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_START_BMSK                                             0x3e0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_WORK_STATE_START_SHFT                                               0x5
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_MC_LVDS_TX_OFF_ST_BMSK                                             0x1f
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CFG2_MCCC_MC_LVDS_TX_OFF_ST_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000080)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_BMSK                                                0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000084)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_RMSK                                                               0x3ffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_PLL_FREEZE_BMSK                                                    0x2000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_PLL_FREEZE_SHFT                                                         0x19
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK                                0x1000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT                                     0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_VALID_STATE_CLEAR_STATUS_BMSK                                       0xf00000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_VALID_STATE_CLEAR_STATUS_SHFT                                           0x14
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_UPDATE_BMSK                                        0xf0000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_UPDATE_SHFT                                           0x10
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_NEW_FREQ_STATE_BMSK                                                   0x8000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_NEW_FREQ_STATE_SHFT                                                      0xf
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_CLK_SWITCH_PHY_ACK_BMSK                                               0x7800
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_CLK_SWITCH_PHY_ACK_SHFT                                                  0xb
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_CDIV_ARES_STATE_BMSK                                                   0x400
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_CDIV_ARES_STATE_SHFT                                                     0xa
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_ACK_BMSK                                             0x3e0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_ACK_SHFT                                               0x5
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_REQ_BMSK                                              0x1f
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_STA1_FREQ_SWITCH_STATE_REQ_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000008c)
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_RMSK                                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_BMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000090)
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_RMSK                                                                0x1f00ff
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_BMSK                                                 0x100000
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_SHFT                                                     0x14
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_BMSK                                                  0x80000
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_SHFT                                                     0x13
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_OE_BMSK                                                           0x40000
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_OE_SHFT                                                              0x12
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_RESET_N_BMSK                                                      0x20000
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_RESET_N_SHFT                                                         0x11
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_ANA_PU_BMSK                                                       0x10000
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_TX_ANA_PU_SHFT                                                          0x10
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_CSD_TX_USER_BMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_USER_CTRL_CSD_TX_USER_SHFT                                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000094)
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_RMSK                                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_BMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_SHFT                                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_ADDR                                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000098)
#define HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_RMSK                                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_CSD_TX_STATUS_BMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_TX0_STATUS_CSD_TX_STATUS_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000a0)
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_RMSK                                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_BMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000a4)
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_RMSK                                                                0x1f00ff
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_BMSK                                                 0x100000
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_SHFT                                                     0x14
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_BMSK                                                  0x80000
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_SHFT                                                     0x13
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_OE_BMSK                                                           0x40000
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_OE_SHFT                                                              0x12
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_RESET_N_BMSK                                                      0x20000
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_RESET_N_SHFT                                                         0x11
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_ANA_PU_BMSK                                                       0x10000
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_TX_ANA_PU_SHFT                                                          0x10
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_CSD_TX_USER_BMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_USER_CTRL_CSD_TX_USER_SHFT                                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000a8)
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_RMSK                                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_BMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_SHFT                                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_ADDR                                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000ac)
#define HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_RMSK                                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_CSD_TX_STATUS_BMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_TX1_STATUS_CSD_TX_STATUS_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000c8)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_RMSK                                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_BMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000cc)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_RMSK                                                              0x1f00ff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_BMSK                                               0x100000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_SHFT                                                   0x14
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_BMSK                                                0x80000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_SHFT                                                   0x13
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_OE_BMSK                                                         0x40000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_OE_SHFT                                                            0x12
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_BMSK                                                    0x20000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_SHFT                                                       0x11
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_BMSK                                                     0x10000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_SHFT                                                        0x10
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000d0)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_RMSK                                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000d4)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_RMSK                                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_BMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_SHFT                                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_ADDR                                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000000fc)
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_RMSK                                                                     0x3f3ff
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_ADDR, HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_IN)
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_BMSK                                              0x3f000
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_SHFT                                                  0xc
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_PHYTX1_TEST_CLK_SELECT_BMSK                                                0x200
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_PHYTX1_TEST_CLK_SELECT_SHFT                                                  0x9
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_TEST_CLK_SELECT_BMSK                                                       0x1ff
#define HWIO_DDRCC_CH01_DDRCC_TEST_CTRL_TEST_CLK_SELECT_SHFT                                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_ADDR                                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000114)
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_RMSK                                                                    0x1fffff
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_ADDR, HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_LOCK_BMSK                                                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_LOCK_SHFT                                                               0x14
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff000
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_SHFT                                                     0xc
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_BMSK                                                   0xff0
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_SHFT                                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_PLL0_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_ADDR                                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000138)
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_RMSK                                                                    0x1fffff
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_ADDR, HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_LOCK_BMSK                                                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_LOCK_SHFT                                                               0x14
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff000
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_SHFT                                                     0xc
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_BMSK                                                   0xff0
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_SHFT                                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_PLL1_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000015c)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_RMSK                                                       0x3fff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FREQ_RATIO_BMSK                                     0x3000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FREQ_RATIO_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_LEGACY_MODE_BMSK                                    0x800
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_LEGACY_MODE_SHFT                                      0xb
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_BYPASS_MODE_BMSK                                    0x400
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_BYPASS_MODE_SHFT                                      0xa
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_SELECT_BMSK                                         0x200
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_PLL_SELECT_SHFT                                           0x9
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_BIMC_SW_CTRL_EN_BMSK                                    0x100
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_GCC_BIMC_SW_CTRL_EN_SHFT                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FPM_PERIOD_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_GCC_CTRL_CH1_CFG_MC_QFI_FPM_PERIOD_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000160)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_RMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_MC_CNT_BMSK                      0xf8000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_MC_CNT_SHFT                            0x1b
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_LOCAL_CLK_SWITCH_CNT_BMSK                   0x7c00000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_LOCAL_CLK_SWITCH_CNT_SHFT                        0x16
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_PHY_CLK_SWITCH_CNT_BMSK                      0x3e0000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_POST_PHY_CLK_SWITCH_CNT_SHFT                          0x11
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_CNT_BMSK                            0x1f000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PRE_CLK_SWITCH_CNT_SHFT                                0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_CLKMUX_WAIT_TMR_BMSK                             0xe00
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_CLKMUX_WAIT_TMR_SHFT                               0x9
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_PWRDN_CNT_DISABLE_BMSK                           0x100
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PLL_PWRDN_CNT_DISABLE_SHFT                             0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PHY_CDC_TRIG_WAIT_EN_BMSK                             0x80
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_PHY_CDC_TRIG_WAIT_EN_SHFT                              0x7
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_PHY_INIT_START_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_PHY_INIT_START_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_BIMC_INIT_COMPLETE_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_BIMC_INIT_COMPLETE_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_REQ_ACK_OUT_EN_BMSK                                0x10
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_REQ_ACK_OUT_EN_SHFT                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_CFG_CLKON_CTRL_BMSK                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_CFG_CLKON_CTRL_SHFT                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_COMPLETE_BMSK                           0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_COMPLETE_SHFT                           0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_START_BMSK                              0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_INIT_START_SHFT                              0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_EN_BMSK                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CH1_CFG_SW_SWITCH_EN_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000164)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_RMSK                                                0x3f
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CDC_TRIG_COMPLETE_BMSK                       0x20
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CDC_TRIG_COMPLETE_SHFT                        0x5
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_START_BMSK                    0x10
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_START_SHFT                     0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_BIMC_CLK_SWITCH_INIT_START_BMSK                      0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_BIMC_CLK_SWITCH_INIT_START_SHFT                      0x3
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_COMPLETE_BMSK                  0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRCC_CLK_SWITCH_INIT_COMPLETE_SHFT                  0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CLK_SWITCH_INIT_COMPLETE_BMSK                 0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_DDRPHY_CLK_SWITCH_INIT_COMPLETE_SHFT                 0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_PLL_CTRL_ACTIVE_BMSK                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_CH1_STA_PLL_CTRL_ACTIVE_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000168)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_RMSK                                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_OUT_EN_BMSK                                    0x80000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_OUT_EN_SHFT                                          0x1f
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PWRDN_CNT_BMSK                                         0x7c000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PWRDN_CNT_SHFT                                               0x1a
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_CNT_TC_STATUS_CLEAR_BMSK                                0x2000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_CNT_TC_STATUS_CLEAR_SHFT                                     0x19
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_LOCAL_CLK_SEL_BMSK                                      0x1000000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_LOCAL_CLK_SEL_SHFT                                           0x18
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX2_SEL_BMSK                                           0x800000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX2_SEL_SHFT                                               0x17
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX2_SEL_BMSK                                           0x400000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX2_SEL_SHFT                                               0x16
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX1_SEL_BMSK                                           0x200000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL1_MUX1_SEL_SHFT                                               0x15
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX1_SEL_BMSK                                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL0_MUX1_SEL_SHFT                                               0x14
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_EN_BMSK                                           0x80000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_SW_PLL_CTRL_EN_SHFT                                              0x13
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PHYTX_CLK_SEL_BMSK                                        0x40000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_PLL_PHYTX_CLK_SEL_SHFT                                           0x12
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_DLL_LOCK_COUNT_BMSK                                           0x3f000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_DLL_LOCK_COUNT_SHFT                                               0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_BIAS_COUNT_BMSK                                                 0xfc0
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_BIAS_COUNT_SHFT                                                   0x6
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_LOCK_COUNT_BMSK                                                  0x3f
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_CTRL_CH1_CFG_LOCK_COUNT_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000016c)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_RMSK                                                0xffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_DDRCC_QFI_FPM_PERIOD_BMSK                           0xffffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_MC_FPM_PERIOD_CH1_CFG_DDRCC_QFI_FPM_PERIOD_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000170)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_RMSK                                                       0x1fffff
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_WAIT_TMR_TC_BMSK                               0x100000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_WAIT_TMR_TC_SHFT                                   0x14
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_READY_BMSK                                      0x80000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL_CLK_MUX_READY_SHFT                                         0x13
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_REF_SEL_BMSK                             0x40000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_REF_SEL_SHFT                                0x12
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_REF_SEL_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_REF_SEL_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_SEL_BMSK                                 0x10000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LEGACY_BYPASS_SEL_SHFT                                    0x10
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_SEL_BMSK                                  0x8000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LEGACY_BYPASS_SEL_SHFT                                     0xf
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_MC_CNT_TC_BMSK                              0x4000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_MC_CNT_TC_SHFT                                 0xe
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_POST_SWITCH_CNT_TC_BMSK                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_POST_SWITCH_CNT_TC_SHFT                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_CNT_TC_BMSK                                 0x1000
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_GFMUX_PRE_SWITCH_CNT_TC_SHFT                                    0xc
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_DIV2_MODE_BMSK                                                0x800
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_DIV2_MODE_SHFT                                                  0xb
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCAL_CLK_SEL_BMSK                                            0x400
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCAL_CLK_SEL_SHFT                                              0xa
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LOCK_DETECT_BMSK                                         0x200
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL0_LOCK_DETECT_SHFT                                           0x9
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LOCK_DETECT_BMSK                                         0x100
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_PLL1_LOCK_DETECT_SHFT                                           0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_CLK_SWITCH_SM_BMSK                                             0xf0
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_CLK_SWITCH_SM_SHFT                                              0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_DLL_LOCK_CNT_EXPIRE_BMSK                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_DLL_LOCK_CNT_EXPIRE_SHFT                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_BIAS_COUNT_EXPIRE_BMSK                                          0x4
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_BIAS_COUNT_EXPIRE_SHFT                                          0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCK_COUNT_EXPIRE_BMSK                                          0x2
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_LOCK_COUNT_EXPIRE_SHFT                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_ACTIVE_PLL_BMSK                                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_PLLCTRL_STATUS_CH1_STA_ACTIVE_PLL_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000017c)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_TX_SW_TRIGGER_BMSK                                   0x80000000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_TX_SW_TRIGGER_SHFT                                         0x1f
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_FORCE_EN_BMSK                                  0x40000000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_FORCE_EN_SHFT                                        0x1e
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_PHCLK_WAIT_CNT_BMSK                                  0x3f000000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_PHY_PHCLK_WAIT_CNT_SHFT                                        0x18
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RX_ARES_DLY_CNT_BMSK                                       0xf80000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_RX_ARES_DLY_CNT_SHFT                                           0x13
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_DLY_CNT_BMSK                                      0x7c000
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_CDIV_ARES_DLY_CNT_SHFT                                          0xe
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_CLK_DISABLE_CNT_BMSK                                      0x3e00
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_CLK_DISABLE_CNT_SHFT                                         0x9
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_CLK_WINDOW_BMSK                                          0x1f0
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_CLK_WINDOW_SHFT                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_CDIV_ARES_BMSK                                               0x8
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_CDIV_ARES_SHFT                                               0x3
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_RX_ARES_BMSK                                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_SW_RX_ARES_SHFT                                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_SW_CTRL_EN_BMSK                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_ARES_SW_CTRL_EN_SHFT                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_SW_CTRL_IN_EN_BMSK                                           0x1
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_CTRL_CH1_CFG_TX_SW_CTRL_IN_EN_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000180)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_PHY_PH_CLK_WAIT_CNT_TC_BMSK                                  0x80
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_PHY_PH_CLK_WAIT_CNT_TC_SHFT                                   0x7
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ARES_CLK_WINDOW_CNT_TC_BMSK                                  0x40
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_ARES_CLK_WINDOW_CNT_TC_SHFT                                   0x6
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_DIV1_TO_DIV2_MODE_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_DIV1_TO_DIV2_MODE_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RX_ARES_READY_BMSK                                           0x10
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_RX_ARES_READY_SHFT                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_CDIV_ARES_READY_BMSK                                          0x8
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_CDIV_ARES_READY_SHFT                                          0x3
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_TX_PHY_CTRL_SM_BMSK                                           0x7
#define HWIO_DDRCC_CH01_DDRCC_TXPHYCTRL_STATUS_CH1_STA_TX_PHY_CTRL_SM_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000001c0)
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_PHYTX1_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000001d0)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_RMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_CONFIG_CTRL_CH1_CFG_CSD_TX_CONFIG_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000001d4)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_RMSK                                                      0x1f00ff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_B_BMSK                                       0x100000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_B_SHFT                                           0x14
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_A_BMSK                                        0x80000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_DIFF_MODE_A_SHFT                                           0x13
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_OE_BMSK                                                 0x40000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_OE_SHFT                                                    0x12
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_RESET_N_BMSK                                            0x20000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_RESET_N_SHFT                                               0x11
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_ANA_PU_BMSK                                             0x10000
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_TX_ANA_PU_SHFT                                                0x10
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_CSD_TX_USER_BMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_USER_CTRL_CH1_CFG_CSD_TX_USER_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000001d8)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_RMSK                                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_CSD_TX_TEST_BMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_TEST_CTRL_CH1_CFG_CSD_TX_TEST_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000001dc)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_RMSK                                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_CSD_TX_STATUS_BMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_TXPHY_STATUS_CH1_STA_CSD_TX_STATUS_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000260)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_RMSK                                                           0x1fffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_TX_OE_ST_BMSK                                             0x1f000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_TX_OE_ST_SHFT                                                   0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_RX_VALID_ST_BMSK                                            0xf80000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_RX_VALID_ST_SHFT                                                0x13
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_PRE_CDIV_ARES_ST_BMSK                                        0x7c000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_PRE_CDIV_ARES_ST_SHFT                                            0xe
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_DEASSERT_ST_BMSK                                   0x3e00
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_DEASSERT_ST_SHFT                                      0x9
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_ST_BMSK                                             0x1f0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_START_ST_SHFT                                               0x4
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_CDIV_STATE_MODE_BMSK                                             0x8
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_CDIV_STATE_MODE_SHFT                                             0x3
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_BYPASS_BMSK                                                      0x4
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_BYPASS_SHFT                                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_PLL_SELECT_BMSK                                             0x2
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_INIT_PLL_SELECT_SHFT                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_LEGACY_CLK_MODE_BMSK                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG_MCCC_LEGACY_CLK_MODE_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000264)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_RMSK                                                          0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_RFU_BMSK                                                      0xe0000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_RFU_SHFT                                                            0x1d
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_VAL_BMSK                                        0x1f000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_VAL_SHFT                                              0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_BMSK                                              0x800000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ACK_OVRD_SHFT                                                  0x17
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_VAL_BMSK                                          0x7c0000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_VAL_SHFT                                              0x12
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_BMSK                                               0x20000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_REQ_OVRD_SHFT                                                  0x11
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_BMSK                                         0x8000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_PLL_FREEZE_OVRD_SHFT                                            0xf
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_POST_WORK_START_ST_BMSK                                      0x7c00
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_POST_WORK_START_ST_SHFT                                         0xa
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ABORT_ST_BMSK                                                 0x3e0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_ABORT_ST_SHFT                                                   0x5
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_NEW_FREQ_ST_BMSK                                               0x1f
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG1_MCCC_NEW_FREQ_ST_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000268)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_RMSK                                                           0x7ffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_IN)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_VALID_STATE_CLEAR_STATUS_BMSK                                  0x2000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_VALID_STATE_CLEAR_STATUS_SHFT                                       0x19
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_BMSK                      0x1000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MC_TX_CTLR_STATE_UPDATE_CLEAR_STATUS_SHFT                           0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_BMSK                      0x800000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_FREQ_SWITCH_STATE_UPDATE_CLEAR_STATUS_SHFT                          0x17
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_BMSK                                0x400000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_NEW_FREQ_STATE_CLEAR_STATUS_SHFT                                    0x16
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_BMSK                            0x200000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_CLK_SWITCH_PHY_ACK_CLEAR_STATUS_SHFT                                0x15
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_BMSK                               0x100000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_CDIV_ARES_STATE_CLEAR_STATUS_SHFT                                   0x14
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_TS_RESET_STATE_BMSK                                         0xf8000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_TS_RESET_STATE_SHFT                                             0xf
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_END_BMSK                                          0x7c00
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_END_SHFT                                             0xa
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_START_BMSK                                         0x3e0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_WORK_STATE_START_SHFT                                           0x5
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_MC_LVDS_TX_OFF_ST_BMSK                                         0x1f
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_CFG2_MCCC_MC_LVDS_TX_OFF_ST_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000026c)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_RMSK                                                           0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_MCCC_STATUS_BMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA_MCCC_STATUS_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000270)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_RMSK                                                           0x3ffffff
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_ADDR, HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_PLL_FREEZE_BMSK                                                0x2000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_PLL_FREEZE_SHFT                                                     0x19
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_LVDS_TX_OFF_STATE_CLEAR_STATUS_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_VALID_STATE_CLEAR_STATUS_BMSK                                   0xf00000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_VALID_STATE_CLEAR_STATUS_SHFT                                       0x14
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_UPDATE_BMSK                                    0xf0000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_UPDATE_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_NEW_FREQ_STATE_BMSK                                               0x8000
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_NEW_FREQ_STATE_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_CLK_SWITCH_PHY_ACK_BMSK                                           0x7800
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_CLK_SWITCH_PHY_ACK_SHFT                                              0xb
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_CDIV_ARES_STATE_BMSK                                               0x400
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_CDIV_ARES_STATE_SHFT                                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_ACK_BMSK                                         0x3e0
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_ACK_SHFT                                           0x5
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_REQ_BMSK                                          0x1f
#define HWIO_DDRCC_CH01_DDRCC_MCCC_TOP_CH1_STA1_FREQ_SWITCH_STATE_REQ_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000400)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_RMSK                                                          0x3fffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_14_ADDRESS_BMSK                                    0x3ff00000
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_14_ADDRESS_SHFT                                          0x14
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_13_ADDRESS_BMSK                                       0xffc00
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_13_ADDRESS_SHFT                                           0xa
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_12_ADDRESS_BMSK                                         0x3ff
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG0_FPMEXT_CTL_12_ADDRESS_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000404)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_RMSK                                                          0x3fffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_5_ADDRESS_BMSK                                     0x3ff00000
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_5_ADDRESS_SHFT                                           0x14
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_4_ADDRESS_BMSK                                        0xffc00
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_4_ADDRESS_SHFT                                            0xa
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_3_ADDRESS_BMSK                                          0x3ff
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG1_FPMEXT_CTL_3_ADDRESS_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000408)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_RMSK                                                          0x3fffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_8_ADDRESS_BMSK                                     0x3ff00000
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_8_ADDRESS_SHFT                                           0x14
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_7_ADDRESS_BMSK                                        0xffc00
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_7_ADDRESS_SHFT                                            0xa
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_6_ADDRESS_BMSK                                          0x3ff
#define HWIO_DDRCC_CH01_DDRCC_FPM_EXT_ADDR_CFG2_FPMEXT_CTL_6_ADDRESS_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000040c)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_RMSK                                                               0xffff
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH1_BMSK                                               0x8000
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH1_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH1_BMSK                                               0x4000
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH1_SHFT                                                  0xe
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH0_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R1_CH0_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH0_BMSK                                               0x1000
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0_CH0_SHFT                                                  0xc
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH1_BMSK                                              0xf00
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH1_SHFT                                                0x8
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH0_BMSK                                               0xf0
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_REQ_TYPE_CH0_SHFT                                                0x4
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH1_BMSK                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH1_SHFT                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH1_BMSK                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH1_SHFT                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH0_BMSK                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_VAL_CH0_SHFT                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH0_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_CFG0_UPDT_ACK_R0R1_SW_OVRD_SEL_CH0_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000410)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_RMSK                                                                 0x7f
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_ADDR, HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_OR_CH1_STICKY_BMSK                                  0x40
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_OR_CH1_STICKY_SHFT                                   0x6
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH1_STICKY_BMSK                                         0x20
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH1_STICKY_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_STICKY_BMSK                                         0x10
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_PHY_UPDT_REQ_CH0_STICKY_SHFT                                          0x4
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH1_BMSK                                                  0x8
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH1_SHFT                                                  0x3
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH0_BMSK                                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_ACK_CH0_SHFT                                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH1_BMSK                                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH1_SHFT                                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH0_BMSK                                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_UPDATE_INTF_STA0_MC_UPDT_REQ_CH0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000470)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_0_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000474)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_1_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000478)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_2_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000047c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_3_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000480)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_4_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000484)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_5_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000488)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_6_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000048c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_7_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000490)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_8_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000494)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_RMSK                                                               0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_FEA_PHASE_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_9_TRAIT_CFG_FEA_PHASE_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000498)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_10_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000049c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_11_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004a0)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_12_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004a4)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_13_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004a8)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_14_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004ac)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_15_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004b0)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_16_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004b4)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_17_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004b8)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_18_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004bc)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_19_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004c0)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_20_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004c4)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_21_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004c8)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_22_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004cc)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_23_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004d0)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_24_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004d4)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_25_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004d8)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_26_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004dc)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_27_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004e0)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_28_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004e4)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_29_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004e8)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_30_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000004ec)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_RMSK                                                              0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_FEA_PHASE_BMSK                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_FEA_31_TRAIT_CFG_FEA_PHASE_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000500)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000504)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000508)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000050c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000510)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000514)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000518)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000051c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE0_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000530)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_0_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000534)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_1_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000538)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_2_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000053c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_3_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000540)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_4_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000544)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_5_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000548)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_6_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000054c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_RMSK                                               0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_BMSK                          0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_12_SHFT                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_BMSK                          0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_11_SHFT                                0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_BMSK                          0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_10_SHFT                                0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_BMSK                           0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_9_SHFT                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_BMSK                            0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_8_SHFT                                 0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_BMSK                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_7_SHFT                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_BMSK                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_6_SHFT                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_BMSK                            0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_5_SHFT                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_BMSK                             0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_4_SHFT                                 0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_BMSK                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_3_SHFT                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_BMSK                             0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_SPM_SPARE_FEATURE_2_SHFT                                 0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_BMSK                           0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_MODE_SHFT                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_BMSK                              0x80000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_SPM_XO_CLK_ON_SHFT                                 0x13
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_BMSK                                  0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_MCCC_LVDS_RX_PU_SHFT                                     0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_BMSK                             0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_OUTPUT_EN_SHFT                                0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_BMSK                                    0x10000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL1_EN_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_BMSK                              0x8000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_OUTPUT_EN_SHFT                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_BMSK                                     0x4000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PLL0_EN_SHFT                                        0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_BMSK                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_MC_LVDS_TX_CGC_CLK_ON_SHFT                          0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_BMSK                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRCC_PHY_LVDS_TX_CGC_CLK_ON_SHFT                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_BMSK                        0x800
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_CDC_MASTER_EN_SHFT                          0xb
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_BMSK                               0x400
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_EN_SHFT                                 0xa
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_BMSK                           0x200
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LDO_BYPASS_SHFT                             0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_BMSK                              0x100
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_CA_PHY_LVDS_PU_SHFT                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_BMSK                         0x80
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_CDC_MASTER_EN_SHFT                          0x7
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_BMSK                                0x40
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_EN_SHFT                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_BMSK                            0x20
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LDO_BYPASS_SHFT                             0x5
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_BMSK                            0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_MP_EN_SHFT                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_BMSK                             0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_VREF_HP_EN_SHFT                             0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_BMSK                             0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_IO_BIAS_EN_SHFT                             0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_PHY_LVDS_PU_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_BMSK                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_7_FEA_VAL_MODE1_CFG_DDRPHY_DQ_LVDS_RX_CGC_CLK_ON_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000550)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_RMSK                                                      0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_3_BMSK                              0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_3_SHFT                                    0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_2_BMSK                                0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_2_SHFT                                    0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_1_BMSK                                  0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_1_SHFT                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_0_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG0_SPM_PWRS_BUS_DEC_INDX_0_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000554)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_RMSK                                                      0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_7_BMSK                              0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_7_SHFT                                    0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_6_BMSK                                0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_6_SHFT                                    0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_5_BMSK                                  0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_5_SHFT                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_4_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_PWRS_BUS_DEC_CFG1_SPM_PWRS_BUS_DEC_INDX_4_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000558)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_RMSK                                                              0xfff3fff7
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_CLK_CGC_OVRD_BMSK                                         0x80000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_CLK_CGC_OVRD_SHFT                                               0x1f
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_FAL_CLK_CGC_OVRD_BMSK                                         0x40000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_FAL_CLK_CGC_OVRD_SHFT                                               0x1e
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_CLK_CGC_OVRD_BMSK                                             0x20000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_CLK_CGC_OVRD_SHFT                                                   0x1d
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH1_BMSK                                              0x10000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH1_SHFT                                                    0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH0_BMSK                                               0x8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SW_OVRD_SEL_CH0_SHFT                                                    0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SW_SPM_SPP_STALE_UPD_EN_BMSK                                       0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SW_SPM_SPP_STALE_UPD_EN_SHFT                                            0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_BMSK                                          0x2000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_SHFT                                               0x19
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_SEL_BMSK                                      0x1000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_DONE_SW_OVRD_SEL_SHFT                                           0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_BMSK                                                0x800000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_SHFT                                                    0x17
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_SEL_BMSK                                            0x400000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_SPP_SW_OVRD_SEL_SHFT                                                0x16
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_BMSK                                                   0x200000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_SHFT                                                       0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_SEL_BMSK                                               0x100000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_WAKE_SW_OVRD_SEL_SHFT                                                   0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_BMSK                                         0x3e000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_SHFT                                             0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_SEL_BMSK                                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_DECODE_SW_OVRD_SEL_SHFT                                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_BMSK                                              0xff0
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_SHFT                                                0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_SEL_BMSK                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_SW_OVRD_SEL_SHFT                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_CAPTURE_PULSE_CLR_SW_OVRD_BMSK                              0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_PWRS_BUS_CAPTURE_PULSE_CLR_SW_OVRD_SHFT                              0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_XO_CLK_SW_OVRD_SEL_BMSK                                              0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG0_SPM_XO_CLK_SW_OVRD_SEL_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000055c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_RMSK                                                                0xffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_SW_SPM_WAKE_ON_PWRS_BMSK                                            0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_SW_SPM_WAKE_ON_PWRS_SHFT                                                0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_GCC_WAKE_ON_PWRS_BMSK                                                 0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_GCC_WAKE_ON_PWRS_SHFT                                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_DDRCC_WAKE_ON_PWRS_BMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG1_DDRCC_WAKE_ON_PWRS_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000560)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_RMSK                                                                 0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_FSM_CGC_DISABLE_BMSK                                             0x40000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_FSM_CGC_DISABLE_SHFT                                                0x12
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_FSM_ENABLE_BMSK                                                  0x20000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_FSM_ENABLE_SHFT                                                     0x11
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_SW_CFG_BMSK                                                      0x1fe00
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_SW_CFG_SHFT                                                          0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_BMSK                                                       0x1fe
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_SHFT                                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_SEL_BMSK                                                     0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG2_FAL_SW_OVRD_SEL_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000564)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_4_FEA_CONFIG_TIMER_VAL_BMSK                                 0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_4_FEA_CONFIG_TIMER_VAL_SHFT                                       0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_3_FEA_CONFIG_TIMER_VAL_BMSK                                   0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_3_FEA_CONFIG_TIMER_VAL_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_2_FEA_CONFIG_TIMER_VAL_BMSK                                     0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_2_FEA_CONFIG_TIMER_VAL_SHFT                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_1_FEA_CONFIG_TIMER_VAL_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG3_PHASE_1_FEA_CONFIG_TIMER_VAL_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000568)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_RMSK                                                                     0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_4_FEA_CONFIG_TIMER_TYPE_BMSK                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_4_FEA_CONFIG_TIMER_TYPE_SHFT                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_3_FEA_CONFIG_TIMER_TYPE_BMSK                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_3_FEA_CONFIG_TIMER_TYPE_SHFT                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_2_FEA_CONFIG_TIMER_TYPE_BMSK                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_2_FEA_CONFIG_TIMER_TYPE_SHFT                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_1_FEA_CONFIG_TIMER_TYPE_BMSK                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG4_PHASE_1_FEA_CONFIG_TIMER_TYPE_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000056c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_7_LATENCY_BMSK                                         0xf0000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_7_LATENCY_SHFT                                               0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_6_LATENCY_BMSK                                          0xf000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_6_LATENCY_SHFT                                               0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_5_LATENCY_BMSK                                           0xf00000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_5_LATENCY_SHFT                                               0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_4_LATENCY_BMSK                                            0xf0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_4_LATENCY_SHFT                                               0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_3_LATENCY_BMSK                                             0xf000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_3_LATENCY_SHFT                                                0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_2_LATENCY_BMSK                                              0xf00
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_2_LATENCY_SHFT                                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_1_LATENCY_BMSK                                               0xf0
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_1_LATENCY_SHFT                                                0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_0_LATENCY_BMSK                                                0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG5_DDRCC_PWRS_0_LATENCY_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000570)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_7_LATENCY_BMSK                                           0xf0000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_7_LATENCY_SHFT                                                 0x1c
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_6_LATENCY_BMSK                                            0xf000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_6_LATENCY_SHFT                                                 0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_5_LATENCY_BMSK                                             0xf00000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_5_LATENCY_SHFT                                                 0x14
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_4_LATENCY_BMSK                                              0xf0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_4_LATENCY_SHFT                                                 0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_3_LATENCY_BMSK                                               0xf000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_3_LATENCY_SHFT                                                  0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_2_LATENCY_BMSK                                                0xf00
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_2_LATENCY_SHFT                                                  0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_1_LATENCY_BMSK                                                 0xf0
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_1_LATENCY_SHFT                                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_0_LATENCY_BMSK                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG6_GCC_PWRS_0_LATENCY_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000574)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_RMSK                                                                 0xffff1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_GCC_WAKE_OFF_PWRS_BMSK                                               0xff000
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_GCC_WAKE_OFF_PWRS_SHFT                                                   0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_DDRCC_WAKE_OFF_PWRS_BMSK                                               0xff0
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_DDRCC_WAKE_OFF_PWRS_SHFT                                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_WAKE_OFF_PWRS_SEL_BMSK                                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG7_WAKE_OFF_PWRS_SEL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000578)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_RMSK                                                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_BMSK                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_SHFT                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_SEL_BMSK                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG8_SW_SPM_SPP_FMODE_SEL_SEL_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000057c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_RMSK                                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_SPM_SW_OVRD_CH0_BMSK                                              0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG9_SPM_SW_OVRD_CH0_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000580)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_RMSK                                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_SPM_SW_OVRD_CH1_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG10_SPM_SW_OVRD_CH1_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000584)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_RMSK                                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_RFU_BMSK                                                         0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG11_RFU_SHFT                                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000588)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_RMSK                                                      0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_3_BMSK                                       0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_3_SHFT                                             0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_2_BMSK                                         0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_2_SHFT                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_1_BMSK                                           0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_1_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_0_BMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG0_FAL_DEC_INDX_0_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000058c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_RMSK                                                      0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_7_BMSK                                       0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_7_SHFT                                             0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_6_BMSK                                         0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_6_SHFT                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_5_BMSK                                           0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_5_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_4_BMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_INDX_CFG1_FAL_DEC_INDX_4_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000590)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_RMSK                                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_3_BMSK                                         0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_3_SHFT                                               0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_2_BMSK                                           0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_2_SHFT                                               0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_1_BMSK                                             0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_1_SHFT                                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_0_BMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG0_FAL_DEC_OUT_0_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000594)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_RMSK                                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_7_BMSK                                         0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_7_SHFT                                               0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_6_BMSK                                           0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_6_SHFT                                               0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_5_BMSK                                             0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_5_SHFT                                                0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_4_BMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_DEC_OUT_CFG1_FAL_DEC_OUT_4_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000598)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_RMSK                                                      0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_3_BMSK                                       0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_3_SHFT                                             0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_2_BMSK                                         0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_2_SHFT                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_1_BMSK                                           0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_1_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_0_BMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG0_FAL_INDX_TMR_0_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000059c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_RMSK                                                      0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_7_BMSK                                       0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_7_SHFT                                             0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_6_BMSK                                         0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_6_SHFT                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_5_BMSK                                           0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_5_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_4_BMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_TMR_CFG1_FAL_INDX_TMR_4_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000600)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_3_BMSK                                   0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_3_SHFT                                         0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_2_BMSK                                     0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_2_SHFT                                         0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_1_BMSK                                       0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_1_SHFT                                          0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_0_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG0_FAL_INDX_STATE_0_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000604)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_7_BMSK                                   0xff000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_7_SHFT                                         0x18
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_6_BMSK                                     0xff0000
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_6_SHFT                                         0x10
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_5_BMSK                                       0xff00
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_5_SHFT                                          0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_4_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_FAL_INDX_STATE_CFG1_FAL_INDX_STATE_4_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000610)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_RFU_CH0_BMSK                                                    0xf8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_RFU_CH0_SHFT                                                          0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH0_BMSK                      0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH0_SHFT                           0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH0_BMSK                       0x3e00000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH0_SHFT                            0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_STA_CH0_BMSK                               0x1fe000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_NXT_PWRS_STATE_STA_CH0_SHFT                                    0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_WAKE_SYNC_STA_CH0_BMSK                                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_WAKE_SYNC_STA_CH0_SHFT                                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_INDX_STA_CH0_BMSK                                            0xe00
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_INDX_STA_CH0_SHFT                                              0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_STATE_STA_CH0_BMSK                                       0x1fe
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_STATE_STA_CH0_SHFT                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH0_BMSK                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA0_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH0_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000614)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_RFU_CH1_BMSK                                                    0xf8000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_RFU_CH1_SHFT                                                          0x1b
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH1_BMSK                      0x4000000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_SYNC_EDGE_OUT_STA_CH1_SHFT                           0x1a
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH1_BMSK                       0x3e00000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_DECODE_STA_CH1_SHFT                            0x15
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_STA_CH1_BMSK                               0x1fe000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_NXT_PWRS_STATE_STA_CH1_SHFT                                    0xd
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_WAKE_SYNC_STA_CH1_BMSK                                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_WAKE_SYNC_STA_CH1_SHFT                                         0xc
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_INDX_STA_CH1_BMSK                                            0xe00
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_INDX_STA_CH1_SHFT                                              0x9
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_STATE_STA_CH1_BMSK                                       0x1fe
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_STATE_STA_CH1_SHFT                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH1_BMSK                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA1_CSR_SPM_FAL_CAPTURE_PULSE_STA_CH1_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000618)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_RMSK                                                              0x3fffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH0_BMSK                          0x3fc000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH0_SHFT                               0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_CSR_SPM_INDX_DRAGONLINK_STA_CH0_BMSK                                0x3f00
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_CSR_SPM_INDX_DRAGONLINK_STA_CH0_SHFT                                   0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH0_BMSK                             0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA2_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH0_SHFT                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000061c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_RMSK                                                              0x3fffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH1_BMSK                          0x3fc000
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_CSR_SPM_NEW_PWRS_DRAGONLINK_STA_CH1_SHFT                               0xe
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_CSR_SPM_INDX_DRAGONLINK_STA_CH1_BMSK                                0x3f00
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_CSR_SPM_INDX_DRAGONLINK_STA_CH1_SHFT                                   0x8
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH1_BMSK                             0xff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA3_CSR_SPM_FAL_STATE_DRAGONLINK_STA_CH1_SHFT                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000620)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_CSR_SPM_FBUS_STA_CH0_BMSK                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA4_CSR_SPM_FBUS_STA_CH0_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000624)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_CSR_SPM_FBUS_STA_CH1_BMSK                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA5_CSR_SPM_FBUS_STA_CH1_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000628)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_RFU_CH0_BMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA6_RFU_CH0_SHFT                                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000062c)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_RMSK                                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_RFU_CH1_BMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_STATUS_STA7_RFU_CH1_SHFT                                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000630)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_RMSK                                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_ADDR, HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_IN)
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_RFU_BMSK                                                         0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_SPM_CTRL_CFG12_RFU_SHFT                                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_ADDR                                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000006e0)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_RMSK                                                                  0x3ffffff
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_BMSK                                                0x2000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_SHFT                                                     0x19
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_BMSK                                             0x1000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_SHFT                                                  0x18
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_BMSK                                                   0x800000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_SHFT                                                       0x17
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_BMSK                                                0x400000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_SHFT                                                    0x16
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_BMSK                                                     0x200000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_SHFT                                                         0x15
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_CGC_EN_BMSK                                                         0x100000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_CGC_EN_SHFT                                                             0x14
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_BMSK                                                   0x80000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_SHFT                                                      0x13
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_EN_BMSK                                                0x40000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_RESTORE_RF_EN_SHFT                                                   0x12
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_BMSK                                                      0x20000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_SHFT                                                         0x11
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_EN_BMSK                                                   0x10000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_SAVE_RF_EN_SHFT                                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_BMSK                                                 0x8000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_SHFT                                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_EN_BMSK                                              0x4000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_CLK_DIS_EN_SHFT                                                 0xe
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_BMSK                                                     0x2000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_SHFT                                                        0xd
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_BMSK                                                  0x1000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_SHFT                                                     0xc
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_BMSK                                                   0x800
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_SHFT                                                     0xb
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_EN_BMSK                                                0x400
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_N_EN_SHFT                                                  0xa
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_BMSK                                             0x200
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_SHFT                                               0x9
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_EN_BMSK                                          0x100
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_OUTPUT_EARLY_N_EN_SHFT                                            0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_BMSK                                                     0x80
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_SHFT                                                      0x7
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_EN_BMSK                                                  0x40
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_1_EN_SHFT                                                   0x6
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_BMSK                                                     0x20
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_SHFT                                                      0x5
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_EN_BMSK                                                  0x10
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_0_EN_SHFT                                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_BMSK                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_SHFT                                                      0x3
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_EN_BMSK                                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_ISO_INPUT_N_EN_SHFT                                                   0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_REQ_BMSK                                                              0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_REQ_SHFT                                                              0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_BMSK                                                           0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_SHFT                                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_ADDR                                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000006e4)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_RMSK                                                                    0xff03
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_IN)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_HS_CNTL_BMSK                                                            0xff00
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_HS_CNTL_SHFT                                                               0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_GDSC_RETENTION_CTRL_EN_BMSK                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_GDSC_RETENTION_CTRL_EN_SHFT                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_SW_HS_BROADCAST_MODE_BMSK                                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG0_SW_HS_BROADCAST_MODE_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_ADDR                                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000006e8)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_RMSK                                                                 0xf0f0f0f
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_BMSK                                          0x8000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SHFT                                               0x1b
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_BMSK                                            0x4000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_SHFT                                                 0x1a
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_BMSK                                            0x2000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_SHFT                                                 0x19
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_BMSK                                                0x1000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_SHFT                                                     0x18
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SEL_BMSK                                        0x80000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SEL_SHFT                                           0x13
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_SEL_BMSK                                          0x40000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENR_OVR_SEL_SHFT                                             0x12
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_SEL_BMSK                                          0x20000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENR_OVR_SEL_SHFT                                             0x11
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_SEL_BMSK                                              0x10000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENR_OVR_SEL_SHFT                                                 0x10
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_BMSK                                              0x800
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SHFT                                                0xb
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_BMSK                                                0x400
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_SHFT                                                  0xa
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_BMSK                                                0x200
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_SHFT                                                  0x9
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_BMSK                                                    0x100
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SEL_BMSK                                            0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SEL_SHFT                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_SEL_BMSK                                              0x4
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH1_HS_ENF_OVR_SEL_SHFT                                              0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_SEL_BMSK                                              0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_PHYCH0_HS_ENF_OVR_SEL_SHFT                                              0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_SEL_BMSK                                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG1_SW_CC_HS_ENF_OVR_SEL_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_ADDR                                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000006ec)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_RMSK                                                                 0x3000707
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_IN)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_BMSK                                              0x2000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_SHFT                                                   0x19
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_EN_BMSK                                           0x1000000
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ISO_OUTPUT_N_EN_SHFT                                                0x18
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ENR_EN_BMSK                                                        0x700
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ENR_EN_SHFT                                                          0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ENF_EN_BMSK                                                          0x7
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_CFG2_SW_HS_ENF_EN_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000006f0)
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_RMSK                                                                      0x7
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_HW_EVENT_MUX_SEL_BMSK                                                     0x7
#define HWIO_DDRCC_CH01_DDRCC_PCC_TEST_CFG_HW_EVENT_MUX_SEL_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_ADDR                                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000700)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_RMSK                                                                     0x3ff7
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_BMSK                                                       0x2000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_SHFT                                                          0xd
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ISO_INPUT_N_BMSK                                                      0x1000
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ISO_INPUT_N_SHFT                                                         0xc
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_EARLY_N_BMSK                                                0x800
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_EARLY_N_SHFT                                                  0xb
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_N_BMSK                                                      0x400
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ISO_OUTPUT_N_SHFT                                                        0xa
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FREEZE_IO_1_BMSK                                                       0x200
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FREEZE_IO_1_SHFT                                                         0x9
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FREEZE_IO_0_BMSK                                                       0x100
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FREEZE_IO_0_SHFT                                                         0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FSM_STATE_BMSK                                                          0xf0
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FSM_STATE_SHFT                                                           0x4
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FSM_BUSY_BMSK                                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_FSM_BUSY_SHFT                                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ACK_BMSK                                                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_ACK_SHFT                                                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_REQ_BMSK                                                                 0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_PC_STA_PC_REQ_SHFT                                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_ADDR                                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000704)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_RMSK                                                                      0xf0f
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_GDSC_HS_ENR_ACK_BMSK                                                      0x800
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_GDSC_HS_ENR_ACK_SHFT                                                        0xb
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH1_HS_ENR_ACK_BMSK                                                    0x400
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH1_HS_ENR_ACK_SHFT                                                      0xa
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH0_HS_ENR_ACK_BMSK                                                    0x200
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH0_HS_ENR_ACK_SHFT                                                      0x9
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_CC_HS_ENR_ACK_BMSK                                                        0x100
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_CC_HS_ENR_ACK_SHFT                                                          0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_GDSC_HS_ENF_ACK_BMSK                                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_GDSC_HS_ENF_ACK_SHFT                                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH1_HS_ENF_ACK_BMSK                                                      0x4
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH1_HS_ENF_ACK_SHFT                                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH0_HS_ENF_ACK_BMSK                                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_PHYCH0_HS_ENF_ACK_SHFT                                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_CC_HS_ENF_ACK_BMSK                                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_PCC_HS_STA_CC_HS_ENF_ACK_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000710)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_BMSK                                   0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_SHFT                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_BMSK                                    0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_SHFT                                     0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_BMSK                                    0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_SHFT                                     0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_BMSK                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_BMSK                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_SHFT                                      0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_BMSK                                          0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_RST_SHFT                                          0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_BMSK                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_SHFT                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_BMSK                                        0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000714)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_RMSK                                                    0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_BMSK                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_BMSK                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_SHFT                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_BMSK                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_RESET_SHFT                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_BMSK                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_SHFT                                        0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_BMSK                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_TWO_PWRDN_B_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000718)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_RMSK                                                      0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_QIL_POLARITY_BMSK                                         0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_QIL_POLARITY_SHFT                                          0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_LFSR_SEED_BMSK                                            0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_LFSR_SEED_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000071c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_RMSK                                                  0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_LFSR_EN_BMSK                                          0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_LFSR_EN_SHFT                                           0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_BMSK                                   0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_SHFT                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_BMSK                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_SHFT                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_BMSK                                           0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_SETTINGS_TWO_QIL_DEC_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000720)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_RMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000724)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000728)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_BMSK                                      0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_SHFT                                       0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_AVG_DEC_BMSK                                              0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_AVG_DEC_SHFT                                               0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_DECIMATE_BMSK                                         0x38
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_DECIMATE_SHFT                                          0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_BMSK                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_SHFT                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_BMSK                                             0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_CLEAR_SHFT                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_POLARITY_BMSK                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_INT_LOOP_CONTROLS_TDC_POLARITY_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000072c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_RMSK                                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_CM_PLL_DSMDIV_BMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DSM_DIVIDER_CM_PLL_DSMDIV_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000730)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_CM_PLL_FBDIV_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FEEDBACK_DIVIDER_CM_PLL_FBDIV_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000734)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_MUX_BMSK                                            0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_MUX_SHFT                                             0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_BMSK                                                0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_BIAS_EN_SHFT                                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_BMSK                                        0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_SHFT                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_BMSK                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_SHFT                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_BMSK                                        0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_SHFT                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_BMSK                                           0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_SHFT                                           0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_BMSK                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000738)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK                                          0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_BMSK                      0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_SHFT                       0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_BMSK                          0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_SHFT                           0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_BMSK                           0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_SHFT                           0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_BMSK                               0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_SHFT                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_BMSK                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_SHFT                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_BMSK                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000073c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_RMSK                                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_CM_CMODE_BMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CMODE_CM_CMODE_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000740)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_MUX_BMSK                                      0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_MUX_SHFT                                       0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_BMSK                                          0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BS_UPPER_SHFT                                           0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_BMSK                                0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_SHFT                                 0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_BMSK                               0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_SHFT                                0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_BMSK                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_SHFT                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_BMSK                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_SHFT                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_BMSK                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_SHFT                                     0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_BMSK                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CALIBRATION_SETTINGS_CM_PLL_CAL_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000744)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000748)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_RMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_BMSK                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000074c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_RMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000750)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_BAND_SEL_CAL_MIN_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MIN_BAND_SEL_CAL_MIN_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000754)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_BAND_SEL_CAL_MAX_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_MAX_BAND_SEL_CAL_MAX_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000758)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_RMSK                                                         0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_BS_PFILT_BMSK                                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_PFILT_BS_PFILT_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000075c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_RMSK                                                         0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_BS_IFILT_BMSK                                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_IFILT_BS_IFILT_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000760)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_BMSK                              0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_SHFT                               0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_BMSK                                  0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_SHFT                                   0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_BMSK                              0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_SHFT                               0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_BMSK                                0x1c
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_SHFT                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_BMSK                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000764)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_RMSK                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_BMSK                            0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_SHFT                             0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_BMSK                               0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_SHFT                                0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_BMSK                                    0x3c
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_BMSK                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_SHFT                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_BMSK                              0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_SHFT                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000768)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_RMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_BMSK                              0xf0
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_SHFT                               0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_BMSK                              0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_SHFT                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000076c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_RMSK                                                    0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_BMSK                                  0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_SHFT                                   0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_BMSK                                  0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_SHFT                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_BMSK                                       0xc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SHFT                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_BMSK                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000770)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000774)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_RMSK                                               0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_BMSK                                 0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_SHFT                                  0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_BMSK                                   0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_SHFT                                    0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_BMSK                        0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_SHFT                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_BMSK                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_SHFT                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_MODE_BMSK                                        0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_MODE_SHFT                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_BMSK                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_SHFT                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_BMSK                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000778)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_FD_THRESH_BMSK                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DETECT_THRESH_FD_THRESH_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000077c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_RMSK                                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_BMSK                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000780)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_FD_REF_LOW_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_REFCLK_LOW_FD_REF_LOW_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000784)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000788)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000078c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_RMSK                                                                  0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_MUX_BMSK                                                 0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_MUX_SHFT                                                  0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_BMSK                                                     0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PFILT_CM_PLL_PFILT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000790)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_RMSK                                                                  0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_MUX_BMSK                                                 0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_MUX_SHFT                                                  0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_BMSK                                                     0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_IFILT_CM_PLL_IFILT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_ADDR                                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000794)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_RMSK                                                               0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_PROP_GAIN_BMSK                                              0x78
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_PROP_GAIN_SHFT                                               0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_INT_GAIN_BMSK                                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_GAIN_CM_PLL_INT_GAIN_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000798)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_RMSK                                                              0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_BMSK                                         0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_BMSK                                             0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_LOW_CM_PLL_ICODE_LOW_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000079c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_RMSK                                                             0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_BMSK                                       0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_SHFT                                        0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_BMSK                                           0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_HIGH_CM_PLL_ICODE_HIGH_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007a0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_RMSK                                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_CM_PLL_LOCKDET_BMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_LOCKDET_CM_PLL_LOCKDET_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007a4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_RMSK                                                                  0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_MUX_BMSK                                                0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_MUX_SHFT                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_BMSK                                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_OUTDIV_CM_PLL_OUTDIV_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007a8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_RMSK                                                       0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_BMSK                                0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_SHFT                                 0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_BMSK                                    0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_SHFT                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_BMSK                           0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_SHFT                           0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_BMSK                               0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007ac)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_RMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_BMSK                            0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_SHFT                             0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_BMSK                                0x78
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_SHFT                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_BMSK                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_SHFT                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_BMSK                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007b0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_RMSK                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007b4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_RMSK                                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_MUX_BMSK                                         0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_MUX_SHFT                                          0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_BMSK                                             0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_UNLOCK_READY_SHFT                                              0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_MUX_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_MUX_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_BMSK                                           0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_PASS_PLL_READY_SHFT                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_BMSK                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_SHFT                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_BMSK                                           0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_PLL_UNLOCK_SHFT                                           0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_MUX_BMSK                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_MUX_SHFT                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_BMSK                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_OVERRIDE_CORE_READY_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007b8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_RMSK                                                    0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_BMSK                                     0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_SHFT                                      0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_BMSK                                         0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_RESET_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_BMSK                             0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_SHFT                              0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_BMSK                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_SHFT                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_BMSK                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_EN_SHFT                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_BMSK                                   0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_SHFT                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_BMSK                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007bc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_RMSK                                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_PLL_RATE_CHANGE_BMSK                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_RATE_CHANGE_PLL_RATE_CHANGE_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007c0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RMSK                                                      0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_BMSK                                   0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007c4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_BMSK                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007c8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_PLL_DIV_DEC_START_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_PLL_DIV_DEC_START_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007cc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007d0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007d4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_RMSK                                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_BMSK                             0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007d8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_RMSK                                                          0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_BMSK                              0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_SHFT                              0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_BMSK                               0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_SHFT                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_BMSK                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_SHFT                               0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007dc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007e0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007e4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007e8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_RMSK                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_BMSK                         0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007ec)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007f0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007f4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007f8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_RMSK                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_BMSK                         0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000007fc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_RMSK                                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_ORD_BMSK                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_ORD_SHFT                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_FFEN_BMSK                                               0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_MASH_CONTROL_PLL_DIV_FFEN_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000800)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000804)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000808)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_RMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_BMSK                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000080c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_BMSK                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000810)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_RMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_BMSK                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000814)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_RMSK                                                         0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_BMSK                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000818)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_RMSK                                                        0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_BMSK                                0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_SHFT                                 0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_BMSK                                 0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_SHFT                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_BMSK                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_SHFT                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_BMSK                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_BMSK                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_SHFT                               0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_BMSK                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000081c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000820)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_BMSK                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000824)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000828)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000082c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000830)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_RMSK                                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_BMSK                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000834)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000838)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_BMSK                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000083c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000840)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000844)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000848)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_RMSK                                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_BMSK                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000084c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_RMSK                                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_MUX_BMSK                                               0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_MUX_SHFT                                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_BMSK                                                   0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCSTART_SHFT                                                    0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_MUX_BMSK                                             0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_MUX_SHFT                                              0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_BMSK                                                 0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_UPDATE_SSC_SHFT                                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_MUX_BMSK                                             0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_MUX_SHFT                                             0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_BMSK                                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_FREQ_UPDATE_SHFT                                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCEN_BMSK                                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCEN_SHFT                                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCCENTER_BMSK                                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SSC_CONTROL_SSCCENTER_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000850)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_RMSK                                                         0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_2_BMSK                                            0xc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_2_SHFT                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_1_BMSK                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_OUTDIV_RATE_PLL_OUTDIV_1_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000854)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000858)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000085c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_RMSK                                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_BMSK                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000860)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_RMSK                                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_BMSK                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000864)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_BMSK                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000868)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_BMSK                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000086c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_BMSK                                  0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_SHFT                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_BMSK                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000870)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_BMSK                                  0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_SHFT                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_BMSK                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000874)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_BMSK                               0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_SHFT                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_BMSK                    0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_SHFT                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000878)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_BMSK                               0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_SHFT                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_BMSK                    0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_SHFT                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000087c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_RMSK                                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_BMSK                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_SHFT                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_BMSK                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_SHFT                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000880)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_RMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000884)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_RMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000888)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000088c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_RMSK                                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_BMSK                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_SHFT                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_BMSK                             0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_SHFT                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_BMSK                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000890)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_STICKY_LOCK_BMSK                                          0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_STICKY_LOCK_SHFT                                           0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_BMSK                                      0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_SHFT                                       0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_BMSK                                          0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_SHFT                                           0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_BMSK                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_BMSK                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_SHFT                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_BMSK                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_PLL_RELOCK_SHFT                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000894)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_RMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_LOCK_DELAY_BMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_DELAY_LOCK_DELAY_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000898)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_BMSK                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000089c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_RMSK                                                        0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_BMSK                                         0x60
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCCAP_EN_BMSK                                           0x18
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCCAP_EN_SHFT                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_BMSK                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_DSMCLK_BMSK                                           0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_DSMCLK_SHFT                                           0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_FRACNCLK_BMSK                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_CLOCK_INVERTERS_INVERT_FRACNCLK_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008a0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_RMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_BMSK                           0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_SHFT                            0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_BMSK                           0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_SHFT                            0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_BMSK                           0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_SHFT                            0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_BMSK                           0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_SHFT                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_BMSK                                0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_SHFT                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_BMSK                                0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_SHFT                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_BMSK                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008a4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_RMSK                                                         0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_BMSK                                         0x7e
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_SHFT                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_SEL_BMSK                                              0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_1_CM_BIAS_SEL_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008a8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_RMSK                                                         0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_BMSK                                         0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008ac)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008b0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_UNLOCKED_STATUS_BMSK                                      0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_UNLOCKED_STATUS_SHFT                                       0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_BMSK                                     0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_SHFT                                      0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_RST_STATUS_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_RST_STATUS_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_BMSK                                   0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_SHFT                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_BMSK                                  0xc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_SHFT                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_BMSK                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_SHFT                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_READY_STATUS_BMSK                                     0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_ONE_CORE_READY_STATUS_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008b4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_COMMON_STATUS_TWO_BMSK                                    0xfc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_COMMON_STATUS_TWO_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_FD_LOCK_STATUS_BMSK                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_FD_LOCK_STATUS_SHFT                                        0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_BMSK                            0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_SHFT                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008b8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_CALIBRATED_BAND_SEL_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_BAND_SEL_CAL_CALIBRATED_BAND_SEL_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008bc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_RMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_BMSK                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_SHFT                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008c0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_BMSK                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_SHFT                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008c4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_RMSK                                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_FD_OUT_HIGH_BMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_HIGH_FD_OUT_HIGH_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008c8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_RMSK                                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_FD_OUT_LOW_BMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_FD_OUT_LOW_FD_OUT_LOW_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008cc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL0_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008e0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_BMSK                                   0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_VCOCLK_DIV2EN_SHFT                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_BMSK                                    0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_DISABLE_CLKGATE_SHFT                                     0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_BMSK                                    0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_LOCK_BYP_SHFT                                     0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_BMSK                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_BYPASS_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_BMSK                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_MUX_SHFT                                      0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_BMSK                                          0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_RST_SHFT                                          0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_BMSK                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_MUX_SHFT                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_BMSK                                        0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_ONE_CM_PLL_PWRDN_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008e4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_RMSK                                                    0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_BMSK                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_REFCLK_SO_SEL_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_BMSK                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_MUX_SHFT                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_BMSK                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_RESET_SHFT                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_BMSK                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_BIAS_SHFT                                        0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_BMSK                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_TWO_PWRDN_B_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008e8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_RMSK                                                      0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_QIL_POLARITY_BMSK                                         0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_QIL_POLARITY_SHFT                                          0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_LFSR_SEED_BMSK                                            0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_LFSR_SEED_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008ec)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_RMSK                                                  0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_LFSR_EN_BMSK                                          0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_LFSR_EN_SHFT                                           0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_BMSK                                   0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_SECOND_ORDER_EN_SHFT                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_BMSK                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_MUX_SHFT                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_BMSK                                           0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_SETTINGS_TWO_QIL_DEC_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008f0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_RMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_THREE_CM_PLL_BAND_SEL_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008f4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ANALOG_CONTROLS_FOUR_CM_PLL_ATB_SEL_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008f8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_BMSK                                      0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_BYP_OUTPUT_REGS_SHFT                                       0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_AVG_DEC_BMSK                                              0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_AVG_DEC_SHFT                                               0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_DECIMATE_BMSK                                         0x38
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_DECIMATE_SHFT                                          0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_BMSK                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_MUX_SHFT                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_BMSK                                             0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_CLEAR_SHFT                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_POLARITY_BMSK                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_INT_LOOP_CONTROLS_TDC_POLARITY_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000008fc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_RMSK                                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_CM_PLL_DSMDIV_BMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DSM_DIVIDER_CM_PLL_DSMDIV_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000900)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_CM_PLL_FBDIV_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FEEDBACK_DIVIDER_CM_PLL_FBDIV_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000904)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_MUX_BMSK                                            0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_MUX_SHFT                                             0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_BMSK                                                0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_BIAS_EN_SHFT                                                 0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_BAND_SEL_MUX_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_BMSK                                        0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_LOCKDET_MUX_SHFT                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_BMSK                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_PROP_GAIN_MUX_SHFT                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_BMSK                                        0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_INT_GAIN_MUX_SHFT                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_BMSK                                           0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_FBDIV_MUX_SHFT                                           0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_BMSK                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SYSTEM_MUXES_CM_PLL_DSMDIV_MUX_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000908)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK                                          0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_BMSK                      0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_MUX_SHFT                       0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_BMSK                          0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_HOLD_SSC_OUTPUT_SHFT                           0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_BMSK                           0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_MUX_SHFT                           0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_BMSK                               0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_LOOP_SHFT                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_BMSK                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_MUX_SHFT                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_BMSK                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_UPDATE_CONTROL_OVERRIDES_UPDATE_PARAMS_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000090c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_RMSK                                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_CM_CMODE_BMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CMODE_CM_CMODE_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000910)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_MUX_BMSK                                      0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_MUX_SHFT                                       0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_BMSK                                          0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BS_UPPER_SHFT                                           0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_BMSK                                0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_USE_BAND_SEL_TIMER_SHFT                                 0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_BMSK                               0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_MUX_SHFT                                0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_BMSK                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_BAND_SEL_CAL_EN_SHFT                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_BMSK                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_SKIP_BAND_SEL_CAL_SHFT                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_BMSK                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_MUX_SHFT                                     0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_BMSK                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CALIBRATION_SETTINGS_CM_PLL_CAL_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000914)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_LOW_BAND_SEL_CAL_TIMER_LOW_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000918)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_RMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_BMSK                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_TIMER_HIGH_BAND_SEL_CAL_TIMER_HIGH_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000091c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_RMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_BAND_SEL_CAL_INIT_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000920)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_BAND_SEL_CAL_MIN_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MIN_BAND_SEL_CAL_MIN_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000924)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_BAND_SEL_CAL_MAX_BMSK                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_MAX_BAND_SEL_CAL_MAX_SHFT                                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000928)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_RMSK                                                         0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_BS_PFILT_BMSK                                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_PFILT_BS_PFILT_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000092c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_RMSK                                                         0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_BS_IFILT_BMSK                                                0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_IFILT_BS_IFILT_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000930)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_BMSK                              0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_MUX_SHFT                               0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_BMSK                                  0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_CAL_DONE_SHFT                                   0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_BMSK                              0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_STOP_ON_DONE_SHFT                               0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_BMSK                                0x1c
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_COUNT_SHFT                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_BMSK                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_TWO_BS_LOCK_THRESH_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000934)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_RMSK                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_BMSK                            0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_USE_BS_CAL_CODE_SHFT                             0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_BMSK                               0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_NO_SETTLE_SHFT                                0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_BMSK                                    0x3c
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_GAIN_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_BMSK                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_INIT_ON_REENABLE_SHFT                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_BMSK                              0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_THREE_BS_DEMET_ERROR_SHFT                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000938)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_RMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_BMSK                              0xf0
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_SETTLE_TIME_SHFT                               0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_BMSK                              0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_SETTINGS_FOUR_BS_INITIAL_TIME_SHFT                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000093c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_RMSK                                                    0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_BMSK                                  0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SAT_SHFT                                   0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_BMSK                                  0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_MUX_SHFT                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_BMSK                                       0xc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_2LSB_SHFT                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_BMSK                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_HIGH_BAND_SEL_ICODE_HIGH_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000940)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_ICODE_LOW_BAND_SEL_ICODE_LOW_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000944)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_RMSK                                               0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_BMSK                                 0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_STICKY_UNLOCK_SHFT                                  0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_BMSK                                   0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_USE_FD_LOCK_SHFT                                    0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_BMSK                        0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_INVERT_DETECT_POLARITY_SHFT                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_BMSK                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_PFD_SOURCE_SHFT                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_MODE_BMSK                                        0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_MODE_SHFT                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_BMSK                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_MUX_SHFT                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_BMSK                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_SETTINGS_ONE_FD_ENABLE_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000948)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_FD_THRESH_BMSK                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DETECT_THRESH_FD_THRESH_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000094c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_RMSK                                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_BMSK                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_HIGH_FD_REF_HIGH_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000950)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_FD_REF_LOW_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_REFCLK_LOW_FD_REF_LOW_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000954)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_HIGH_FD_PLL_HIGH_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000958)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_BMSK                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_DET_PLLCLK_LOW_FD_PLL_LOW_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000095c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_RMSK                                                                  0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_MUX_BMSK                                                 0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_MUX_SHFT                                                  0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_BMSK                                                     0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PFILT_CM_PLL_PFILT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_ADDR                                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000960)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_RMSK                                                                  0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_MUX_BMSK                                                 0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_MUX_SHFT                                                  0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_BMSK                                                     0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_IFILT_CM_PLL_IFILT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_ADDR                                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000964)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_RMSK                                                               0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_PROP_GAIN_BMSK                                              0x78
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_PROP_GAIN_SHFT                                               0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_INT_GAIN_BMSK                                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_GAIN_CM_PLL_INT_GAIN_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_ADDR                                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000968)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_RMSK                                                              0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_BMSK                                         0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_MUX_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_BMSK                                             0x1f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_LOW_CM_PLL_ICODE_LOW_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000096c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_RMSK                                                             0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_BMSK                                       0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_MUX_SHFT                                        0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_BMSK                                           0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_HIGH_CM_PLL_ICODE_HIGH_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000970)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_RMSK                                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_CM_PLL_LOCKDET_BMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_LOCKDET_CM_PLL_LOCKDET_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_ADDR                                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000974)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_RMSK                                                                  0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_MUX_BMSK                                                0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_MUX_SHFT                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_BMSK                                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_OUTDIV_CM_PLL_OUTDIV_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000978)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_RMSK                                                       0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_BMSK                                0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_MUX_SHFT                                 0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_BMSK                                    0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_FASTLOCK_EN_SHFT                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_BMSK                           0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_MUX_SHFT                           0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_BMSK                               0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FASTLOCK_CONTROL_CM_PLL_INT_GAIN_FASTLOCK_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000097c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_RMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_BMSK                            0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_MUX_SHFT                             0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_BMSK                                0x78
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_RES_CODE_OUT_SHFT                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_BMSK                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_MUX_SHFT                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_BMSK                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_ONE_PASS_BAND_OUT_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000980)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_RMSK                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_MUX_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PASS_OUT_OVERRIDE_TWO_PASS_LS_EN_OUT_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000984)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_RMSK                                                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_MUX_BMSK                                         0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_MUX_SHFT                                          0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_BMSK                                             0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_UNLOCK_READY_SHFT                                              0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_MUX_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_MUX_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_BMSK                                           0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_PASS_PLL_READY_SHFT                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_BMSK                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_MUX_SHFT                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_BMSK                                           0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_PLL_UNLOCK_SHFT                                           0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_MUX_BMSK                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_MUX_SHFT                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_BMSK                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_OVERRIDE_CORE_READY_SHFT                                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000988)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_RMSK                                                    0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_BMSK                                     0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_MUX_SHFT                                      0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_BMSK                                         0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_RESET_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_BMSK                             0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_FROM_RESET_SHFT                              0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_BMSK                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_MUX_SHFT                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_BMSK                                         0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_EN_SHFT                                         0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_BMSK                                   0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_MUX_SHFT                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_BMSK                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CORE_INPUT_OVERRIDE_CORE_PLL_RATE_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000098c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_RMSK                                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_PLL_RATE_CHANGE_BMSK                                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_RATE_CHANGE_PLL_RATE_CHANGE_SHFT                                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000990)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RMSK                                                      0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_BMSK                                   0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_RATE_CHANGE_SETTLE_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000994)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_BMSK                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_DIGITAL_TIMERS_TWO_PLL_EN_TO_RESET_TIME_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000998)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_PLL_DIV_DEC_START_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_PLL_DIV_DEC_START_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x0000099c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_PLL_DIV_FRAC_START_LOW_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009a0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_PLL_DIV_FRAC_START_MID_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009a4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_RMSK                                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_BMSK                             0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_PLL_DIV_FRAC_START_HIGH_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009a8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_RMSK                                                          0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_BMSK                              0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_HIGH_MUX_SHFT                              0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_BMSK                               0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_MID_MUX_SHFT                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_BMSK                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_FRAC_START_LOW_MUX_SHFT                               0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DEC_FRAC_MUXES_PLL_DIV_DEC_START_MUX_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009ac)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_1_PLL_DIV_DEC_START_1_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009b0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_1_PLL_DIV_FRAC_START_LOW_1_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009b4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_1_PLL_DIV_FRAC_START_MID_1_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009b8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_RMSK                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_BMSK                         0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_1_PLL_DIV_FRAC_START_HIGH_1_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009bc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_DECIMAL_DIV_START_2_PLL_DIV_DEC_START_2_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009c0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_LOW_2_PLL_DIV_FRAC_START_LOW_2_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009c4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_MID_2_PLL_DIV_FRAC_START_MID_2_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR                                            (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009c8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_RMSK                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_BMSK                         0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FRAC_DIV_START_HIGH_2_PLL_DIV_FRAC_START_HIGH_2_SHFT                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009cc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_RMSK                                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_ORD_BMSK                                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_ORD_SHFT                                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_FFEN_BMSK                                               0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_MASH_CONTROL_PLL_DIV_FFEN_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009d0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_PLL_DIV_STEPSIZE_LOW_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009d4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_PLL_DIV_STEPSIZE_HIGH_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009d8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_RMSK                                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_BMSK                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_PLL_DIV_PER_LOW_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009dc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_BMSK                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_PLL_DIV_PER_HIGH_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009e0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_RMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_BMSK                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_PLL_DIV_ADJPER_LOW_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009e4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_RMSK                                                         0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_BMSK                                     0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_PLL_DIV_ADJPER_HIGH_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009e8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_RMSK                                                        0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_BMSK                                0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_HIGH_MUX_SHFT                                 0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_BMSK                                 0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_ADJPER_LOW_MUX_SHFT                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_BMSK                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_HIGH_MUX_SHFT                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_BMSK                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_PER_LOW_MUX_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_BMSK                               0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_HIGH_MUX_SHFT                               0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_BMSK                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_MUX_CONTROL_PLL_DIV_STEPSIZE_LOW_MUX_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009ec)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_1_PLL_DIV_STEPSIZE_LOW_1_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009f0)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_BMSK                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_1_PLL_DIV_STEPSIZE_HIGH_1_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009f4)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_1_PLL_DIV_PER_LOW_1_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009f8)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_1_PLL_DIV_PER_HIGH_1_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x000009fc)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_1_PLL_DIV_ADJPER_LOW_1_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a00)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_RMSK                                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_BMSK                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_1_PLL_DIV_ADJPER_HIGH_1_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a04)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_LOW_2_PLL_DIV_STEPSIZE_LOW_2_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a08)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_BMSK                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_STEPSIZE_HIGH_2_PLL_DIV_STEPSIZE_HIGH_2_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a0c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_BMSK                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_LOW_2_PLL_DIV_PER_LOW_2_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a10)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_DIV_PER_HIGH_2_PLL_DIV_PER_HIGH_2_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR                                                 (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a14)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_RMSK                                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_BMSK                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_LOW_2_PLL_DIV_ADJPER_LOW_2_SHFT                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a18)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_RMSK                                                       0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_BMSK                                 0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_ADJPER_HIGH_2_PLL_DIV_ADJPER_HIGH_2_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a1c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_RMSK                                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_MUX_BMSK                                               0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_MUX_SHFT                                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_BMSK                                                   0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCSTART_SHFT                                                    0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_MUX_BMSK                                             0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_MUX_SHFT                                              0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_BMSK                                                 0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_UPDATE_SSC_SHFT                                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_MUX_BMSK                                             0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_MUX_SHFT                                             0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_BMSK                                                 0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_FREQ_UPDATE_SHFT                                                 0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCEN_BMSK                                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCEN_SHFT                                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCCENTER_BMSK                                                   0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SSC_CONTROL_SSCCENTER_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a20)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_RMSK                                                         0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_2_BMSK                                            0xc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_2_SHFT                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_1_BMSK                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_OUTDIV_RATE_PLL_OUTDIV_1_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a24)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_1_PLL_LOCKDET_1_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a28)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCKDET_RATE_2_PLL_LOCKDET_2_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a2c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_RMSK                                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_BMSK                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_1_PLL_PROP_GAIN_1_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a30)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_RMSK                                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_BMSK                                    0xf
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_PROP_GAIN_RATE_2_PLL_PROP_GAIN_2_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a34)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_BMSK                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_1_PLL_BAND_SEL_1_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a38)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_RMSK                                                    0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_BMSK                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_BAND_SEL_RATE_2_PLL_BAND_SEL_2_SHFT                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a3c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_BMSK                                  0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_IFILT_1_SHFT                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_BMSK                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_1_PLL_INT_GAIN_1_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a40)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_BMSK                                  0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_IFILT_2_SHFT                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_BMSK                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_INT_GAIN_IFILT_BAND_2_PLL_INT_GAIN_2_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a44)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_BMSK                               0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_PFILT_1_SHFT                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_BMSK                    0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_1_PLL_INT_GAIN_FASTLOCK_1_SHFT                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a48)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_BMSK                               0xf8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_PFILT_2_SHFT                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_BMSK                    0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FL_INT_GAIN_PFILT_BAND_2_PLL_INT_GAIN_FASTLOCK_2_SHFT                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a4c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_RMSK                                                    0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_BMSK                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_2_SHFT                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_BMSK                                  0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_FASTLOCK_EN_BAND_PLL_FASTLOCK_EN_1_SHFT                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a50)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_RMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_LOW_FTUNE_CODE_LOW_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a54)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_RMSK                                               0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_BMSK                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MID_FTUNE_CODE_MID_SHFT                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR                                        (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a58)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_BMSK                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_HIGH_FTUNE_CODE_HIGH_SHFT                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR                                         (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a5c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_RMSK                                                0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_BMSK                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_HIGH_MUX_SHFT                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_BMSK                             0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_MID_MUX_SHFT                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_BMSK                             0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FREQ_TUNE_ACCUM_INIT_MUX_FTUNE_CODE_LOW_MUX_SHFT                             0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a60)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_STICKY_LOCK_BMSK                                          0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_STICKY_LOCK_SHFT                                           0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_BMSK                                      0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_MUX_SHFT                                       0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_BMSK                                          0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCK_SHFT                                           0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_BMSK                                      0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_LOCK_SELECT_SHFT                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_BMSK                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_MUX_SHFT                                        0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_BMSK                                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_PLL_RELOCK_SHFT                                            0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_MUX_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_BMSK                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_OVERRIDE_CM_PLL_LOCKOUT_OUT_SHFT                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a64)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_RMSK                                                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_LOCK_DELAY_BMSK                                              0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_DELAY_LOCK_DELAY_SHFT                                               0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a68)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_RMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_BMSK                                        0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_PLL_LOCK_MIN_DELAY_LOCK_MIN_DLY_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a6c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_RMSK                                                        0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_BMSK                                         0x60
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCBIAS_ADJ_SHFT                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCCAP_EN_BMSK                                           0x18
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCCAP_EN_SHFT                                            0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_BMSK                                     0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_CM_OSCLOWCMRATIO_EN_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_DSMCLK_BMSK                                           0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_DSMCLK_SHFT                                           0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_FRACNCLK_BMSK                                         0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_CLOCK_INVERTERS_INVERT_FRACNCLK_SHFT                                         0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a70)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_RMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_BMSK                           0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_MUX_SHFT                            0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_BMSK                           0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_MUX_SHFT                            0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_BMSK                           0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_MUX_SHFT                            0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_BMSK                           0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_MUX_SHFT                            0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_BMSK                                0x8
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_3_SHFT                                0x3
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_BMSK                                0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_2_SHFT                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_1_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_BMSK                                0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_SPARE_AND_JPC_OVERRIDES_CM_PLL_SPARE_A_0_SHFT                                0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a74)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_RMSK                                                         0x7f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_BMSK                                         0x7e
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_IE_CTRL_SHFT                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_SEL_BMSK                                              0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_1_CM_BIAS_SEL_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a78)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_RMSK                                                         0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_BMSK                                         0x3f
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BIAS_CONTROL_2_CM_BIAS_IP_CTRL_SHFT                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a7c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_RMSK                                                   0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_IN)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_CTRL_1_ALOG_OBSV_BUS_CTRL_1_SEL_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a80)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_UNLOCKED_STATUS_BMSK                                      0x80
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_UNLOCKED_STATUS_SHFT                                       0x7
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_BMSK                                     0x40
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_PWRDN_STATUS_SHFT                                      0x6
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_RST_STATUS_BMSK                                       0x20
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_RST_STATUS_SHFT                                        0x5
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_BMSK                                   0x10
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_PLL_LOCKOUT_STATUS_SHFT                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_BMSK                                  0xc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_RATE_STATUS_SHFT                                  0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_BMSK                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_PLL_EN_STATUS_SHFT                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_READY_STATUS_BMSK                                     0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_ONE_CORE_READY_STATUS_SHFT                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a84)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_RMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_COMMON_STATUS_TWO_BMSK                                    0xfc
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_COMMON_STATUS_TWO_SHFT                                     0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_FD_LOCK_STATUS_BMSK                                        0x2
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_FD_LOCK_STATUS_SHFT                                        0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_BMSK                            0x1
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_COMMON_STATUS_TWO_BAND_SEL_CAL_LOCKED_STATUS_SHFT                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a88)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_RMSK                                                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_CALIBRATED_BAND_SEL_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_BAND_SEL_CAL_CALIBRATED_BAND_SEL_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a8c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_RMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_BMSK                         0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_HIGH_FTUNE_CODE_STATUS_HIGH_SHFT                          0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a90)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_BMSK                           0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ICODE_ACCUM_STATUS_LOW_FTUNE_CODE_STATUS_MID_SHFT                            0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a94)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_RMSK                                                            0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_FD_OUT_HIGH_BMSK                                                0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_HIGH_FD_OUT_HIGH_SHFT                                                 0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a98)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_RMSK                                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_FD_OUT_LOW_BMSK                                                  0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_FD_OUT_LOW_FD_OUT_LOW_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR                                           (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000a9c)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_RMSK                                                 0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR, HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_BMSK                          0xff
#define HWIO_DDRCC_CH01_DDRCC_QLINKPLL1_ALOG_OBSV_BUS_STATUS_1_ALOG_OBSV_BUS_STATUS_1_SHFT                           0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000aa0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_0_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000aa4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_1_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000aa8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_2_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000aac)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_3_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ab0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_4_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ab4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_5_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ab8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_6_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000abc)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_7_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ac0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_8_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ac4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_RMSK                                                          0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_BMSK                                              0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_SHFT                                                  0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_BMSK                                                 0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_SHFT                                                    0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_BMSK                                                0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_SHFT                                                   0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_BMSK                                                   0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_SHFT                                                      0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_WT_BMSK                                                      0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_9_CFG_FEA_WT_SHFT                                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ac8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_RMSK                                                         0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_BMSK                                             0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_BMSK                                                0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_SHFT                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_BMSK                                                  0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_SHFT                                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_WT_BMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_10_CFG_FEA_WT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000acc)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_RMSK                                                         0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_BMSK                                             0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_BMSK                                                0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_SHFT                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_BMSK                                                  0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_SHFT                                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_WT_BMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_11_CFG_FEA_WT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ad0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_RMSK                                                         0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_BMSK                                             0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_BMSK                                                0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_SHFT                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_BMSK                                                  0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_SHFT                                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_WT_BMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_12_CFG_FEA_WT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ad4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_RMSK                                                         0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_BMSK                                             0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_BMSK                                                0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_SHFT                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_BMSK                                                  0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_SHFT                                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_WT_BMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_13_CFG_FEA_WT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ad8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_RMSK                                                         0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_BMSK                                             0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_BMSK                                                0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_SHFT                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_BMSK                                                  0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_SHFT                                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_WT_BMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_14_CFG_FEA_WT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR                                                      (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000adc)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_RMSK                                                         0x7ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_BMSK                                             0x78000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_SHFT                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_BMSK                                                0x4000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_SHFT                                                   0xe
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_BMSK                                               0x2000
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_SHFT                                                  0xd
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_BMSK                                                  0x1f00
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_SHFT                                                     0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_WT_BMSK                                                     0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_FEA_WT_DEP_15_CFG_FEA_WT_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b0c)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b10)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b14)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_0_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b24)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b28)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b34)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_1_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b3c)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b40)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b4c)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_2_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b54)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b58)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b64)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_3_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b6c)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b70)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b7c)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_4_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b84)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b88)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000b94)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_5_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ba4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ba8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bb4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_6_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bbc)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_RMSK                                                   0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_PWRS_0_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_LO_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR                                                   (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bc0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_RMSK                                                    0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_PWRS_0_BMSK                                             0x1ffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI_CFG_PWRS_0_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR                                                  (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bcc)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_RMSK                                                      0x1fff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_BMSK                                     0x1000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_MSTRCDC_RATE_CTL_SHFT                                        0xc
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_PWRS_0_BMSK                                                0xfff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_7_PWRS_0_HI2_CFG_PWRS_0_SHFT                                                  0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bd4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_RMSK                                                          0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_BMSK                                       0xff000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_SHFT                                             0x18
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_BMSK                                         0xff0000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_SHFT                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_BMSK                                           0xff00
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_BMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bd8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_RMSK                                                          0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_BMSK                                       0xff000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_SHFT                                             0x18
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_BMSK                                         0xff0000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_SHFT                                             0x10
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_BMSK                                           0xff00
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_SHFT                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_BMSK                                             0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_SHFT                                              0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bdc)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_RMSK                                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_BMSK                                 0xff000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_SHFT                                       0x18
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_BMSK                                   0xff0000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_BMSK                                     0xff00
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_SHFT                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR                                                       (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000be0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_RMSK                                                       0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_BMSK                                 0xff000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_SHFT                                       0x18
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_BMSK                                   0xff0000
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_SHFT                                       0x10
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_BMSK                                     0xff00
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_SHFT                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_BMSK                                       0xff
#define HWIO_DDRCC_CH01_DDRCC_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_SHFT                                        0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_ADDR                                                              (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000be4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_RMSK                                                              0xffe0ffff
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_CLK_ON_CGC_SW_OVRD_BMSK                                       0x80000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_CLK_ON_CGC_SW_OVRD_SHFT                                             0x1f
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_INV_INIT_COMP_BMSK                                            0x40000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_INV_INIT_COMP_SHFT                                                  0x1e
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_16_12_BMSK                                          0x3e000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_16_12_SHFT                                                0x19
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_CDC_TRIG_BMSK                                                      0x1000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_CDC_TRIG_SHFT                                                           0x18
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_PERIOD_SW_HNDSHK_BMSK                                           0x800000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_PERIOD_SW_HNDSHK_SHFT                                               0x17
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_BMSK                                             0x400000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_SHFT                                                 0x16
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_COMP_BMSK                                                0x200000
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_COMP_SHFT                                                    0x15
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_BMSK                                                    0xff00
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_SHFT                                                       0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_11_8_BMSK                                                 0xf0
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_PERIOD_11_8_SHFT                                                  0x4
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_INIT_START_BMSK                                                   0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_INIT_START_SHFT                                                   0x3
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_HNDSHK_BMSK                                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_SW_HNDSHK_SHFT                                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_BMSK                                                          0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_BYPASS_SHFT                                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_WT_CALC_EN_BMSK                                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG_FPM_WT_CALC_EN_SHFT                                                      0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_ADDR                                                             (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000be8)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_RMSK                                                                    0x7
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_TRIGGER_CLEAR_STATUS_BMSK                                    0x4
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_TRIGGER_CLEAR_STATUS_SHFT                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_CSR_FEA_ACK_CLEAR_STATUS_BMSK                                0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_FPM_MASTER_CSR_FEA_ACK_CLEAR_STATUS_SHFT                                0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_FPM_CSR_FEA_REQ_CLEAR_STATUS_BMSK                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_CNTRL_CFG1_FPM_CSR_FEA_REQ_CLEAR_STATUS_SHFT                                       0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_ADDR                                                          (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bec)
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_RMSK                                                                 0xf
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_EXT_CSR_BYPASS_BMSK                                              0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_EXT_CSR_BYPASS_SHFT                                              0x3
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_OUTPUT_INIT_START_MUX_SEL_BMSK                                   0x4
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_OUTPUT_INIT_START_MUX_SEL_SHFT                                   0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_BMSK                                    0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_SHFT                                    0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_BMSK                                            0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_SHFT                                            0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_ADDR                                                                (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bf0)
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_RMSK                                                                0xfff00ff3
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_BMSK                                    0xf0000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_SHFT                                          0x1c
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_CSR_WR_FSM_ST_BMSK                                               0xe000000
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_CSR_WR_FSM_ST_SHFT                                                    0x19
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_CSR_CNT_ST_BMSK                                                  0x1f00000
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_CSR_CNT_ST_SHFT                                                       0x14
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_BMSK                                             0x800
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_SHFT                                               0xb
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_FSW_FSM_ST_BMSK                                                      0x700
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_FSW_FSM_ST_SHFT                                                        0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_WKUP_FSM_ST_BMSK                                                      0xf0
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_WKUP_FSM_ST_SHFT                                                       0x4
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_SW_INIT_COMP_BMSK                                                      0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_SW_INIT_COMP_SHFT                                                      0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_SW_INIT_START_BMSK                                                     0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA_FPM_SW_INIT_START_SHFT                                                     0x0

#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_ADDR                                                               (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000bf4)
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_RMSK                                                                    0x3ff
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_ADDR, HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_FPM_MASTER_TRIGGER_BMSK                                                 0x200
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_FPM_MASTER_TRIGGER_SHFT                                                   0x9
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_DDRCC_OR_GCC_MODE_BMSK                                                  0x100
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_DDRCC_OR_GCC_MODE_SHFT                                                    0x8
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_FPM_PLL_SEL_BMSK                                                         0x80
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_FPM_PLL_SEL_SHFT                                                          0x7
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_CSR_FEA_ACK_BMSK                                                         0x40
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_CSR_FEA_ACK_SHFT                                                          0x6
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_CSR_FEA_REQ_BMSK                                                         0x20
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_CSR_FEA_REQ_SHFT                                                          0x5
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_PRFS_SEL_BMSK                                                            0x1c
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_PRFS_SEL_SHFT                                                             0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_CSR_SLAVE_BUSY_BMSK                                                       0x2
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_CSR_SLAVE_BUSY_SHFT                                                       0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_FPM_TRIGGER_BMSK                                                          0x1
#define HWIO_DDRCC_CH01_DDRCC_FPM_TOP_STA0_FPM_TRIGGER_SHFT                                                          0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c08)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c0c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c10)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c14)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c18)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c1c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c20)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c24)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c28)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c2c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c30)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c34)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c38)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c3c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c40)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF0_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c44)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c48)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c4c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c50)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c54)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c58)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c5c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c60)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c64)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c68)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c6c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c70)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c74)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c78)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c7c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF1_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c80)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c84)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c88)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c8c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c90)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c94)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c98)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000c9c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ca0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ca4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ca8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cac)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cb0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cb4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cb8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF2_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cbc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cc0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cc4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cc8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ccc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cd0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cd4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cd8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cdc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ce0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ce4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ce8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cec)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cf0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cf4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF3_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cf8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000cfc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d00)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d04)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d08)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d0c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d10)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d14)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d18)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d1c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d20)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d24)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d28)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d2c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d30)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF4_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d34)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d38)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d3c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d40)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d44)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d48)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d4c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d50)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d54)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d58)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d5c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d60)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d64)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d68)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d6c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF5_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d70)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d74)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d78)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d7c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d80)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d84)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d88)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d8c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d90)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d94)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d98)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000d9c)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000da0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000da4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000da8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF6_CTL_14_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dac)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_0_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000db0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_1_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000db4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_2_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000db8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_3_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dbc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_4_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dc0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_5_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dc4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_6_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dc8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_7_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dcc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_8_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR                                                     (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dd0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_RMSK                                                     0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_CONTROL_BMSK                                             0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_9_CFG_CONTROL_SHFT                                                    0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dd4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_10_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000dd8)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_11_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000ddc)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_12_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000de0)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_13_CFG_CONTROL_SHFT                                                   0x0

#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR                                                    (DDRCC_CH01_DDR_CC_REG_BASE      + 0x00000de4)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_RMSK                                                    0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_IN          \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR, HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_RMSK)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_INM(m)      \
        in_dword_masked(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR, m)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_OUT(v)      \
        out_dword(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR,v)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_ADDR,m,v,HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_IN)
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_CONTROL_BMSK                                            0xffffffff
#define HWIO_DDRCC_CH01_DDRCC_FPMEXT_PERF7_CTL_14_CFG_CONTROL_SHFT                                                   0x0


#endif /* __DDR_HWIO_H__ */
