// Seed: 247986430
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3
);
  wire  id_5;
  logic id_6;
  logic id_7 = id_7, id_8;
  localparam id_9 = -1;
  assign id_8 = id_2;
endmodule
module module_1 #(
    parameter id_17 = 32'd14
) (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9
    , id_19,
    input tri id_10,
    output wor id_11,
    output wor id_12,
    output uwire id_13,
    output wor id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wor _id_17
);
  logic id_20;
  assign id_14 = id_15;
  assign id_13 = id_20[id_17];
  module_0 modCall_1 (
      id_4,
      id_10,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
  logic [-1 : 1] id_21 = id_19;
  wire id_22 = id_22;
endmodule
