\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def}{}\section{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_i2_s_init_type_def}\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}


P\+L\+L\+I2S Clock structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}{P\+L\+L\+I2\+SN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}{P\+L\+L\+I2\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a158ad7609d011d8f976556479cccb646}{P\+L\+L\+I2\+SQ}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+L\+L\+I2S Clock structure definition. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SN@{PLLI2SN}}
\index{PLLI2SN@{PLLI2SN}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\subsubsection{\texorpdfstring{PLLI2SN}{PLLI2SN}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SN}

Specifies the multiplication factor for P\+L\+L\+I2S V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. This parameter will be used only when P\+L\+L\+I2S is selected as Clock Source I2S or S\+AI \mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a158ad7609d011d8f976556479cccb646}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a158ad7609d011d8f976556479cccb646}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SQ@{PLLI2SQ}}
\index{PLLI2SQ@{PLLI2SQ}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\subsubsection{\texorpdfstring{PLLI2SQ}{PLLI2SQ}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SQ}

Specifies the division factor for S\+A\+I1 clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. This parameter will be used only when P\+L\+L\+I2S is selected as Clock Source S\+AI \mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SR@{PLLI2SR}}
\index{PLLI2SR@{PLLI2SR}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\subsubsection{\texorpdfstring{PLLI2SR}{PLLI2SR}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SR}

Specifies the division factor for I2S clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. This parameter will be used only when P\+L\+L\+I2S is selected as Clock Source I2S or S\+AI 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
