Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct 10 15:09:21 2025
| Host         : DESKTOP-HPA0FNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.321        0.000                      0                14579        0.094        0.000                      0                14579        9.146        0.000                       0                  5061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.321        0.000                      0                12973        0.094        0.000                      0                12973        9.146        0.000                       0                  5061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.215        0.000                      0                 1606        0.880        0.000                      0                 1606  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[15][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.538ns (4.824%)  route 10.615ns (95.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.635    13.790    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[15][2]/C
                         clock pessimism              0.124    22.549    
                         clock uncertainty           -0.302    22.247    
    SLICE_X86Y115        FDRE (Setup_fdre_C_CE)      -0.136    22.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[15][2]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[16][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.538ns (4.824%)  route 10.615ns (95.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.635    13.790    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[16][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[16][2]/C
                         clock pessimism              0.124    22.549    
                         clock uncertainty           -0.302    22.247    
    SLICE_X86Y115        FDRE (Setup_fdre_C_CE)      -0.136    22.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[16][2]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[17][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.538ns (4.824%)  route 10.615ns (95.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.635    13.790    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[17][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[17][2]/C
                         clock pessimism              0.124    22.549    
                         clock uncertainty           -0.302    22.247    
    SLICE_X86Y115        FDRE (Setup_fdre_C_CE)      -0.136    22.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[17][2]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[18][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.538ns (4.824%)  route 10.615ns (95.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.635    13.790    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[18][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X86Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[18][2]/C
                         clock pessimism              0.124    22.549    
                         clock uncertainty           -0.302    22.247    
    SLICE_X86Y115        FDRE (Setup_fdre_C_CE)      -0.136    22.111    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[18][2]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[10][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 0.538ns (4.923%)  route 10.391ns (95.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 22.424 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.411    13.566    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X86Y117        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[10][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.442    22.424    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X86Y117        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[10][2]/C
                         clock pessimism              0.124    22.548    
                         clock uncertainty           -0.302    22.246    
    SLICE_X86Y117        FDRE (Setup_fdre_C_CE)      -0.136    22.110    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[10][2]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 0.538ns (4.923%)  route 10.391ns (95.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 22.424 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.411    13.566    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X86Y117        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.442    22.424    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X86Y117        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][2]/C
                         clock pessimism              0.124    22.548    
                         clock uncertainty           -0.302    22.246    
    SLICE_X86Y117        FDRE (Setup_fdre_C_CE)      -0.136    22.110    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[19][2]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.614ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.056ns  (logic 1.048ns (9.479%)  route 10.008ns (90.521%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X33Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.379     3.016 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/mode_reg_reg[2]_rep__2/Q
                         net (fo=102, routed)         1.031     4.047    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[502]
    SLICE_X46Y112        LUT2 (Prop_lut2_I0_O)        0.118     4.165 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_11/O
                         net (fo=1169, routed)        8.488    12.653    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1599]_i_11_n_0
    SLICE_X67Y141        LUT5 (Prop_lut5_I4_O)        0.264    12.917 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1298]_i_5/O
                         net (fo=1, routed)           0.490    13.406    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1298]_i_5_n_0
    SLICE_X64Y141        LUT6 (Prop_lut6_I5_O)        0.105    13.511 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1298]_i_3/O
                         net (fo=1, routed)           0.000    13.511    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/keccak_state_in[1322]
    SLICE_X64Y141        MUXF7 (Prop_muxf7_I1_O)      0.182    13.693 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]_i_1/O
                         net (fo=1, routed)           0.000    13.693    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]_i_1_n_0
    SLICE_X64Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X64Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]/C
                         clock pessimism              0.124    22.549    
                         clock uncertainty           -0.302    22.247    
    SLICE_X64Y141        FDCE (Setup_fdce_C_D)        0.060    22.307    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1298]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  8.614    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 0.538ns (4.973%)  route 10.281ns (95.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.300    13.456    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X83Y116        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X83Y116        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[5][4]/C
                         clock pessimism              0.124    22.549    
                         clock uncertainty           -0.302    22.247    
    SLICE_X83Y116        FDRE (Setup_fdre_C_CE)      -0.168    22.079    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[5][4]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.628ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[11][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 0.538ns (4.976%)  route 10.274ns (95.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 22.423 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.294    13.449    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X84Y118        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[11][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.441    22.423    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X84Y118        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[11][3]/C
                         clock pessimism              0.124    22.547    
                         clock uncertainty           -0.302    22.245    
    SLICE_X84Y118        FDRE (Setup_fdre_C_CE)      -0.168    22.077    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[11][3]
  -------------------------------------------------------------------
                         required time                         22.077    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  8.628    

Slack (MET) :             8.635ns  (required time - arrival time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 0.538ns (4.979%)  route 10.268ns (95.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.424ns = ( 22.424 - 20.000 ) 
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.558     2.637    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X32Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDRE (Prop_fdre_C_Q)         0.433     3.070 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_ready_flag_reg/Q
                         net (fo=4, routed)           0.980     4.050    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_ready_flag_reg[3]
    SLICE_X32Y108        LUT4 (Prop_lut4_I3_O)        0.105     4.155 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/result_regs[0][31]_i_1/O
                         net (fo=1344, routed)        9.287    13.443    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/busy_flag0
    SLICE_X87Y117        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.442    22.424    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X87Y117        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[6][2]/C
                         clock pessimism              0.124    22.548    
                         clock uncertainty           -0.302    22.246    
    SLICE_X87Y117        FDRE (Setup_fdre_C_CE)      -0.168    22.078    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[6][2]
  -------------------------------------------------------------------
                         required time                         22.078    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  8.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.320%)  route 0.209ns (59.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.659     0.995    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.209     1.345    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X28Y97         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.845     1.211    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y97         FDRE (Hold_fdre_C_D)         0.075     1.251    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[640]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.250ns (51.153%)  route 0.239ns (48.847%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.629     0.965    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X49Y130        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[248]/Q
                         net (fo=8, routed)           0.239     1.345    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[312]
    SLICE_X50Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.390 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[640]_i_3/O
                         net (fo=1, routed)           0.000     1.390    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/keccak_state_in[696]
    SLICE_X50Y132        MUXF7 (Prop_muxf7_I1_O)      0.064     1.454 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[640]_i_1/O
                         net (fo=1, routed)           0.000     1.454    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[640]_i_1_n_0
    SLICE_X50Y132        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[640]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.898     1.264    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X50Y132        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[640]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X50Y132        FDCE (Hold_fdce_C_D)         0.134     1.359    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[640]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.368%)  route 0.177ns (55.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.572     0.908    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.177     1.225    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y89         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.841     1.207    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1279]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.852%)  route 0.262ns (67.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.630     0.966    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X53Y115        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y115        FDRE (Prop_fdre_C_Q)         0.128     1.094 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1279]/Q
                         net (fo=3, routed)           0.262     1.356    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/p_2_out[31]
    SLICE_X48Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.908     1.274    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X48Y110        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][31]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.018     1.253    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[39][31]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.010%)  route 0.179ns (55.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    cpu_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.878     1.244    cpu_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.209    cpu_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.010%)  route 0.179ns (55.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.656     0.992    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.179     1.312    cpu_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.878     1.244    cpu_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cpu_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.209    cpu_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.569     0.905    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.053     1.099    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X26Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.144 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0/O
                         net (fo=1, routed)           0.000     1.144    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[51]_i_1__0_n_0
    SLICE_X26Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.838     1.204    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.121     1.039    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.569     0.905    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.053     1.099    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X26Y86         LUT3 (Prop_lut3_I2_O)        0.045     1.144 r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[52]_i_1__0/O
                         net (fo=1, routed)           0.000     1.144    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[52]_i_1__0_n_0
    SLICE_X26Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.838     1.204    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y86         FDRE                                         r  cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y86         FDRE (Hold_fdre_C_D)         0.121     1.039    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[632]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1088]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.295ns (58.876%)  route 0.206ns (41.124%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.636     0.972    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X49Y141        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[632]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y141        FDRE (Prop_fdre_C_Q)         0.141     1.113 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[632]/Q
                         net (fo=7, routed)           0.152     1.265    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/data_buf_reg[696]_0
    SLICE_X50Y141        LUT6 (Prop_lut6_I3_O)        0.045     1.310 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1088]_i_4/O
                         net (fo=1, routed)           0.054     1.364    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1088]_i_4_n_0
    SLICE_X50Y141        LUT6 (Prop_lut6_I1_O)        0.045     1.409 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data[1088]_i_3/O
                         net (fo=1, routed)           0.000     1.409    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/keccak_state_in[1144]
    SLICE_X50Y141        MUXF7 (Prop_muxf7_I1_O)      0.064     1.473 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1088]_i_1/O
                         net (fo=1, routed)           0.000     1.473    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1088]_i_1_n_0
    SLICE_X50Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.905     1.271    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X50Y141        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1088]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y141        FDCE (Hold_fdce_C_D)         0.134     1.366    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1088]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1190]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[37][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.826%)  route 0.258ns (61.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.634     0.970    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/s0_axi_aclk
    SLICE_X46Y113        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y113        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/data_buf_reg[1190]/Q
                         net (fo=3, routed)           0.258     1.392    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/p_4_out[6]
    SLICE_X50Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.905     1.271    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X50Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[37][6]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.052     1.284    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/result_regs_reg[37][6]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y85    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y85    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y86    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y86    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y90    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y89    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X27Y90    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y89    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y89    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y101   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y101   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y103   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y103   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y103   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y103   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y99    cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y100   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y101   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y101   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y103   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y103   cpu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1521]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.217ns  (logic 0.484ns (4.737%)  route 9.733ns (95.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.934    12.686    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X84Y134        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1521]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X84Y134        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1521]/C
                         clock pessimism              0.109    22.534    
                         clock uncertainty           -0.302    22.232    
    SLICE_X84Y134        FDCE (Recov_fdce_C_CLR)     -0.331    21.901    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1521]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                  9.215    

Slack (MET) :             9.219ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1009]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 0.484ns (4.739%)  route 9.729ns (95.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 22.425 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.931    12.682    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X85Y134        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1009]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.443    22.425    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X85Y134        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1009]/C
                         clock pessimism              0.109    22.534    
                         clock uncertainty           -0.302    22.232    
    SLICE_X85Y134        FDCE (Recov_fdce_C_CLR)     -0.331    21.901    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1009]
  -------------------------------------------------------------------
                         required time                         21.901    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  9.219    

Slack (MET) :             9.250ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[657]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.183ns  (logic 0.484ns (4.753%)  route 9.699ns (95.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 22.426 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.900    12.652    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X81Y136        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[657]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.444    22.426    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X81Y136        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[657]/C
                         clock pessimism              0.109    22.535    
                         clock uncertainty           -0.302    22.233    
    SLICE_X81Y136        FDCE (Recov_fdce_C_CLR)     -0.331    21.902    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[657]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  9.250    

Slack (MET) :             9.279ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1075]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.154ns  (logic 0.484ns (4.766%)  route 9.670ns (95.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 22.427 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.872    12.623    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X80Y137        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1075]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.445    22.427    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X80Y137        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1075]/C
                         clock pessimism              0.109    22.536    
                         clock uncertainty           -0.302    22.234    
    SLICE_X80Y137        FDCE (Recov_fdce_C_CLR)     -0.331    21.903    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1075]
  -------------------------------------------------------------------
                         required time                         21.903    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  9.279    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[849]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 0.484ns (4.768%)  route 9.667ns (95.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 22.427 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.868    12.620    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X81Y137        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[849]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.445    22.427    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X81Y137        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[849]/C
                         clock pessimism              0.109    22.536    
                         clock uncertainty           -0.302    22.234    
    SLICE_X81Y137        FDCE (Recov_fdce_C_CLR)     -0.331    21.903    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[849]
  -------------------------------------------------------------------
                         required time                         21.903    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.283ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[913]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.151ns  (logic 0.484ns (4.768%)  route 9.667ns (95.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 22.427 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.868    12.620    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X81Y137        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[913]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.445    22.427    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X81Y137        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[913]/C
                         clock pessimism              0.109    22.536    
                         clock uncertainty           -0.302    22.234    
    SLICE_X81Y137        FDCE (Recov_fdce_C_CLR)     -0.331    21.903    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[913]
  -------------------------------------------------------------------
                         required time                         21.903    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.322ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1010]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 0.484ns (4.786%)  route 9.629ns (95.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 22.429 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.831    12.582    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X83Y139        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1010]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.447    22.429    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X83Y139        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1010]/C
                         clock pessimism              0.109    22.538    
                         clock uncertainty           -0.302    22.236    
    SLICE_X83Y139        FDCE (Recov_fdce_C_CLR)     -0.331    21.905    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1010]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  9.322    

Slack (MET) :             9.322ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1266]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.113ns  (logic 0.484ns (4.786%)  route 9.629ns (95.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 22.429 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.831    12.582    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X83Y139        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1266]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.447    22.429    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X83Y139        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1266]/C
                         clock pessimism              0.109    22.538    
                         clock uncertainty           -0.302    22.236    
    SLICE_X83Y139        FDCE (Recov_fdce_C_CLR)     -0.331    21.905    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1266]
  -------------------------------------------------------------------
                         required time                         21.905    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  9.322    

Slack (MET) :             9.329ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1043]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.484ns (4.792%)  route 9.617ns (95.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 22.423 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.818    12.570    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X63Y143        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1043]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.441    22.423    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X63Y143        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1043]/C
                         clock pessimism              0.109    22.532    
                         clock uncertainty           -0.302    22.230    
    SLICE_X63Y143        FDCE (Recov_fdce_C_CLR)     -0.331    21.899    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1043]
  -------------------------------------------------------------------
                         required time                         21.899    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  9.329    

Slack (MET) :             9.329ns  (required time - arrival time)
  Source:                 cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1107]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.484ns (4.792%)  route 9.617ns (95.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 22.423 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.390     2.469    cpu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y97         FDRE                                         r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  cpu_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.798     4.646    cpu_i/sha3_1003_tIP1_0/inst/s0_axi_aresetn
    SLICE_X30Y111        LUT2 (Prop_lut2_I1_O)        0.105     4.751 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        7.818    12.570    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X63Y143        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        1.441    22.423    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X63Y143        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1107]/C
                         clock pessimism              0.109    22.532    
                         clock uncertainty           -0.302    22.230    
    SLICE_X63Y143        FDCE (Recov_fdce_C_CLR)     -0.331    21.899    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1107]
  -------------------------------------------------------------------
                         required time                         21.899    
                         arrival time                         -12.570    
  -------------------------------------------------------------------
                         slack                                  9.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1381]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.328     1.819    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X42Y111        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1381]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.908     1.274    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X42Y111        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1381]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X42Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1381]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1445]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.328     1.819    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X42Y111        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1445]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.908     1.274    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X42Y111        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1445]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X42Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1445]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1446]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.167%)  route 0.653ns (77.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.342     1.832    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X38Y115        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1446]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.904     1.270    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X38Y115        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1446]/C
                         clock pessimism             -0.268     1.002    
    SLICE_X38Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.935    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1446]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1510]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.167%)  route 0.653ns (77.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.342     1.832    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X38Y115        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1510]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.904     1.270    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X38Y115        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1510]/C
                         clock pessimism             -0.268     1.002    
    SLICE_X38Y115        FDCE (Remov_fdce_C_CLR)     -0.067     0.935    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1510]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.328     1.819    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X43Y111        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.908     1.274    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X43Y111        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X43Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1509]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1573]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.529%)  route 0.640ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.328     1.819    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X43Y111        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1573]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.908     1.274    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X43Y111        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1573]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X43Y111        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1573]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1061]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.167%)  route 0.653ns (77.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.342     1.832    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X39Y115        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1061]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.904     1.270    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X39Y115        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1061]/C
                         clock pessimism             -0.268     1.002    
    SLICE_X39Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.910    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/reg_data_reg[1061]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.209%)  route 0.691ns (78.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.379     1.870    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X30Y115        FDPE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.924     1.290    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X30Y115        FDPE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg/C
                         clock pessimism             -0.286     1.004    
    SLICE_X30Y115        FDPE (Remov_fdpe_C_PRE)     -0.071     0.933    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.551%)  route 0.765ns (80.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.454     1.944    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X30Y117        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.922     1.288    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X30Y117        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]/C
                         clock pessimism             -0.286     1.002    
    SLICE_X30Y117        FDCE (Remov_fdce_C_CLR)     -0.067     0.935    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.551%)  route 0.765ns (80.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.657     0.993    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/s0_axi_aclk
    SLICE_X31Y108        FDRE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=42, routed)          0.312     1.446    cpu_i/sha3_1003_tIP1_0/inst/start_i
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.045     1.491 f  cpu_i/sha3_1003_tIP1_0/inst/reg_data[1599]_i_3/O
                         net (fo=1614, routed)        0.454     1.944    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/Ready_reg_0
    SLICE_X30Y117        FDCE                                         f  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cpu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5061, routed)        0.922     1.288    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/s0_axi_aclk
    SLICE_X30Y117        FDCE                                         r  cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[2]/C
                         clock pessimism             -0.286     1.002    
    SLICE_X30Y117        FDCE (Remov_fdce_C_CLR)     -0.067     0.935    cpu_i/sha3_1003_tIP1_0/inst/sha3_1003_tIP1_v1_0_S0_AXI_inst/u_shake_top/keccak_top/counter_nr_rounds_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  1.009    





