{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701392619270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701392619274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:03:39 2023 " "Processing started: Thu Nov 30 18:03:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701392619274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392619274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392619274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701392619586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine_tb " "Found entity 1: bananachine_tb" {  } { { "bananachine_tb.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine " "Found entity 1: bananachine" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 4 4 " "Found 4 design units, including 4 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626220 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626220 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626220 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/Data/GIT/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Data/GIT/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Data/GIT/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MX mx vga.v(1) " "Verilog HDL Declaration information at vga.v(1): object \"MX\" differs only in case from object \"mx\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MY my vga.v(1) " "Verilog HDL Declaration information at vga.v(1): object \"MY\" differs only in case from object \"my\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1X p1x vga.v(1) " "Verilog HDL Declaration information at vga.v(1): object \"P1X\" differs only in case from object \"p1x\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1Y p1y vga.v(1) " "Verilog HDL Declaration information at vga.v(1): object \"P1Y\" differs only in case from object \"p1y\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2X p2x vga.v(1) " "Verilog HDL Declaration information at vga.v(1): object \"P2X\" differs only in case from object \"p2x\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2Y p2y vga.v(1) " "Verilog HDL Declaration information at vga.v(1): object \"P2Y\" differs only in case from object \"p2y\" in the same scope" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clut_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file clut_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clut_mem " "Found entity 1: clut_mem" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701392626230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bananachine " "Elaborating entity \"bananachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701392626259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "bananachine.v" "cpu" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:cont\"" {  } { { "cpu.v" "cont" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "cpu.v" "dp" { Text "C:/Data/GIT/Bananachine/ALU/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i\"" {  } { { "datapath.v" "pc_counter_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|flopenr:pc_flopenr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopenr:pc_flopenr\"" {  } { { "datapath.v" "pc_flopenr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:cpu\|datapath:dp\|reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"cpu:cpu\|datapath:dp\|reg_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626286 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file reg_file.v(19) " "Verilog HDL Display System Task info at reg_file.v(19): Loading register file" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626287 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load reg_file.v(21) " "Verilog HDL Display System Task info at reg_file.v(21): done with RF load" {  } { { "reg_file.v" "" { Text "C:/Data/GIT/Bananachine/ALU/reg_file.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626287 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr cpu:cpu\|datapath:dp\|flopr:reg_A_flopr " "Elaborating entity \"flopr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopr:reg_A_flopr\"" {  } { { "datapath.v" "reg_A_flopr" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:alu_A_mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:alu_A_mux\"" {  } { { "datapath.v" "alu_A_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|datapath:dp\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|datapath:dp\|mux4:pc_src_mux\"" {  } { { "datapath.v" "pc_src_mux" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i " "Elaborating entity \"alu_rf\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\"" {  } { { "datapath.v" "alu_rf_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626294 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(33) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(33) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(33) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(33) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(33) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626295 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(33) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(33) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(33) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(33) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(33) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(33) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(33) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(33) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(33) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(33) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(33) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(33) " "Inferred latch for \"n_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(33) " "Inferred latch for \"z_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(33) " "Inferred latch for \"l_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(33) " "Inferred latch for \"f_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(33) " "Inferred latch for \"c_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/Data/GIT/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626296 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i " "Elaborating entity \"instruction_reg\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\"" {  } { { "datapath.v" "instruction_reg_i" { Text "C:/Data/GIT/Bananachine/ALU/datapath.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr\"" {  } { { "instruction_reg.v" "op_code_flopr" { Text "C:/Data/GIT/Bananachine/ALU/instruction_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mem basic_mem:mem " "Elaborating entity \"basic_mem\" for hierarchy \"basic_mem:mem\"" {  } { { "bananachine.v" "mem" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626302 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory basic_mem.v(23) " "Verilog HDL Display System Task info at basic_mem.v(23): Loading memory" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626303 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 65535 basic_mem.v(24) " "Verilog HDL warning at basic_mem.v(24): number of words (5) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701392626303 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(1) " "Verilog HDL assignment warning at memory.dat(1): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626303 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(2) " "Verilog HDL assignment warning at memory.dat(2): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626304 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(3) " "Verilog HDL assignment warning at memory.dat(3): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626304 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(4) " "Verilog HDL assignment warning at memory.dat(4): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626304 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 memory.dat(5) " "Verilog HDL assignment warning at memory.dat(5): truncated value with size 64 to match size of target (16)" {  } { { "memory.dat" "" { Text "C:/Data/GIT/Bananachine/ALU/memory.dat" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626304 "|bananachine|basic_mem:mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading basic_mem.v(25) " "Verilog HDL Display System Task info at basic_mem.v(25): done loading" {  } { { "basic_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/basic_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626304 "|bananachine|basic_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "bananachine.v" "vga" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626305 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mx vga.v(3) " "Output port \"mx\" at vga.v(3) has no driver" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701392626306 "|bananachine|vga:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "my vga.v(3) " "Output port \"my\" at vga.v(3) has no driver" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701392626306 "|bananachine|vga:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p1x vga.v(3) " "Output port \"p1x\" at vga.v(3) has no driver" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701392626306 "|bananachine|vga:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p1y vga.v(3) " "Output port \"p1y\" at vga.v(3) has no driver" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701392626306 "|bananachine|vga:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p2x vga.v(3) " "Output port \"p2x\" at vga.v(3) has no driver" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701392626306 "|bananachine|vga:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p2y vga.v(3) " "Output port \"p2y\" at vga.v(3) has no driver" {  } { { "vga.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701392626306 "|bananachine|vga:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen vga:vga\|bit_gen:bit_gen " "Elaborating entity \"bit_gen\" for hierarchy \"vga:vga\|bit_gen:bit_gen\"" {  } { { "vga.v" "bit_gen" { Text "C:/Data/GIT/Bananachine/ALU/vga.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(66) " "Verilog HDL assignment warning at bit_gen.v(66): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626312 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(69) " "Verilog HDL assignment warning at bit_gen.v(69): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626312 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(73) " "Verilog HDL assignment warning at bit_gen.v(73): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626312 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bit_gen.v(74) " "Verilog HDL assignment warning at bit_gen.v(74): truncated value with size 32 to match size of target (16)" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626312 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:vga\|bit_gen:bit_gen\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|vga_control:control\"" {  } { { "bit_gen.v" "control" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626323 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(44) " "Verilog HDL assignment warning at vga_control.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626323 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626323 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626323 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626324 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701392626324 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(74) " "Inferred latch for \"v_sync\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626324 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame vga_control.v(74) " "Inferred latch for \"frame\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626324 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(58) " "Inferred latch for \"h_sync\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626324 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line vga_control.v(58) " "Inferred latch for \"line\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626324 "|vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\"" {  } { { "bit_gen.v" "sprite_f" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626326 "|vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626326 "|vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626326 "|vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626326 "|vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701392626326 "|vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626327 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'real_banana.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'real_banana.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626328 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626329 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626329 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626329 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\"" {  } { { "bit_gen.v" "sprite_f2" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626334 "|vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626334 "|vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626334 "|vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626334 "|vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701392626334 "|vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626335 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_f.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626336 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626337 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626337 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626337 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\"" {  } { { "bit_gen.v" "sprite_f3" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626343 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626343 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626343 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701392626343 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701392626343 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/Data/GIT/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626353 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_m.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_m.mem'." {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626353 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 159 rom_async.v(16) " "Verilog HDL warning at rom_async.v(16): number of words (64) in memory file does not match the number of elements in the address range \[0:159\]" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701392626354 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626356 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626356 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/Data/GIT/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701392626356 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clut_mem vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem " "Elaborating entity \"clut_mem\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\"" {  } { { "bit_gen.v" "clut_mem" { Text "C:/Data/GIT/Bananachine/ALU/bit_gen.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392626361 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading color pallete clut_mem.v(23) " "Verilog HDL Display System Task info at clut_mem.v(23): Loading color pallete" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626361 "|vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading clut_mem.v(25) " "Verilog HDL Display System Task info at clut_mem.v(25): done loading" {  } { { "clut_mem.v" "" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392626361 "|vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram " "RAM logic \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "clut_mem.v" "ram" { Text "C:/Data/GIT/Bananachine/ALU/clut_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701392626596 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701392626596 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_498f447a.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_498f447a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701392626597 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_498f447a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_498f447a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701392626597 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_f65d7fe0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_f65d7fe0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701392626598 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 160 C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_725bfd9d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (160) in the Memory Initialization File \"C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_rom_async_725bfd9d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701392626598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701392626757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701392626869 "|bananachine|vga_blue[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701392626869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701392626927 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701392627110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.map.smsg " "Generated suppressed messages file C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392627140 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701392627223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701392627223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "left " "No output dependent on input pin \"left\"" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701392627264 "|bananachine|left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right " "No output dependent on input pin \"right\"" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701392627264 "|bananachine|right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "bananachine.v" "" { Text "C:/Data/GIT/Bananachine/ALU/bananachine.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701392627264 "|bananachine|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701392627264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "450 " "Implemented 450 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701392627265 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701392627265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "416 " "Implemented 416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701392627265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701392627265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701392627280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:03:47 2023 " "Processing ended: Thu Nov 30 18:03:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701392627280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701392627280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701392627280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701392627280 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701392628194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701392628199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:03:47 2023 " "Processing started: Thu Nov 30 18:03:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701392628199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701392628199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701392628199 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701392628267 ""}
{ "Info" "0" "" "Project  = alu_rf" {  } {  } 0 0 "Project  = alu_rf" 0 0 "Fitter" 0 0 1701392628267 ""}
{ "Info" "0" "" "Revision = alu_rf" {  } {  } 0 0 "Revision = alu_rf" 0 0 "Fitter" 0 0 1701392628267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701392628356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_rf 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_rf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701392628362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701392628395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701392628395 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701392628680 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701392628693 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701392628806 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701392636179 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701392636239 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701392636239 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701392636240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701392636243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701392636243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701392636244 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701392636245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701392636245 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701392636245 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701392636662 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701392636662 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701392636663 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701392636667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701392636667 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701392636667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701392636689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701392636689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701392636689 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701392636722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701392640311 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701392640462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701392641688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701392642726 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701392643717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701392643717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701392644499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Data/GIT/Bananachine/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701392647794 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701392647794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701392648813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701392648813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701392648817 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701392649861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701392649888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701392650229 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701392650230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701392650559 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701392652319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.fit.smsg " "Generated suppressed messages file C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701392652514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6565 " "Peak virtual memory: 6565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701392652879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:04:12 2023 " "Processing ended: Thu Nov 30 18:04:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701392652879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701392652879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701392652879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701392652879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701392653753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701392653757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:04:13 2023 " "Processing started: Thu Nov 30 18:04:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701392653757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701392653757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701392653757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701392657819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701392658120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:04:18 2023 " "Processing ended: Thu Nov 30 18:04:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701392658120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701392658120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701392658120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701392658120 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701392658793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701392659143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701392659148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:04:18 2023 " "Processing started: Thu Nov 30 18:04:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701392659148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701392659148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701392659148 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701392659218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701392659662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392659692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392659692 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701392660060 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701392660079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660081 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701392660082 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701392660082 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701392660082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701392660084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701392660118 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701392660119 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701392660125 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701392660156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701392660156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.492 " "Worst-case setup slack is -7.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.492            -504.814 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.492            -504.814 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.274            -101.159 clk  " "   -4.274            -101.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.788 " "Worst-case hold slack is -2.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788             -44.584 clk  " "   -2.788             -44.584 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.145               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392660162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392660164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.822 " "Worst-case minimum pulse width slack is -0.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822             -18.396 clk  " "   -0.822             -18.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -71.078 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394             -71.078 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660165 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701392660175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701392660200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701392660858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701392660940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701392660975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701392660975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.838 " "Worst-case setup slack is -7.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.838            -505.078 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -7.838            -505.078 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093             -97.811 clk  " "   -4.093             -97.811 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.931 " "Worst-case hold slack is -2.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.931             -46.872 clk  " "   -2.931             -46.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.133               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392660982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392660984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.824 " "Worst-case minimum pulse width slack is -0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824             -19.782 clk  " "   -0.824             -19.782 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -69.925 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.394             -69.925 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392660985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392660985 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701392660995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701392661106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701392661668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701392661746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701392661748 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701392661748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.753 " "Worst-case setup slack is -3.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.753            -256.442 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.753            -256.442 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.121             -60.887 clk  " "   -3.121             -60.887 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392661750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.736 " "Worst-case hold slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -27.760 clk  " "   -1.736             -27.760 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.033               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392661754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392661756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392661758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.729 " "Worst-case minimum pulse width slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -3.810 clk  " "   -0.729              -3.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.029              -0.404 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -0.029              -0.404 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392661759 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701392661769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701392661915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701392661917 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701392661917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.572 " "Worst-case setup slack is -3.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.572            -235.262 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "   -3.572            -235.262 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686             -49.565 clk  " "   -2.686             -49.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392661919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.764 " "Worst-case hold slack is -1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764             -28.224 clk  " "   -1.764             -28.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.019               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392661923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392661925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1701392661927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.700 " "Worst-case minimum pulse width slack is -0.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.700              -3.839 clk  " "   -0.700              -3.839 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz  " "    0.020               0.000 vga:vga\|bit_gen:bit_gen\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701392661929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701392661929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701392663099 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701392663099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701392663140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:04:23 2023 " "Processing ended: Thu Nov 30 18:04:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701392663140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701392663140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701392663140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701392663140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701392664040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701392664043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 18:04:23 2023 " "Processing started: Thu Nov 30 18:04:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701392664043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701392664043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701392664043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_rf.vo C:/Data/GIT/Bananachine/ALU/simulation/modelsim/ simulation " "Generated file alu_rf.vo in folder \"C:/Data/GIT/Bananachine/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701392664768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701392664801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 18:04:24 2023 " "Processing ended: Thu Nov 30 18:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701392664801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701392664801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701392664801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701392664801 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus Prime Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701392665398 ""}
