<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_usart.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_usart.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_USART_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_USART_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Universal Synchronous Asynchronous Receiver Transmitter */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_USART Universal Synchronous Asynchronous Receiver Transmitter */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Usart hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_usart.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_usart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">00042</a>   __O  uint32_t US_CR;         <span class="comment">/**&lt; \brief (Usart Offset: 0x0000) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_usart.html#a68314d206a9ed9052c3d25e9b2df57d1">00043</a>   __IO uint32_t US_MR;         <span class="comment">/**&lt; \brief (Usart Offset: 0x0004) Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_usart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">00044</a>   __O  uint32_t US_IER;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0008) Interrupt Enable Register */</span>
<a name="l00045"></a><a class="code" href="struct_usart.html#a4b2ead40324f19b2adba6b11704c2500">00045</a>   __O  uint32_t US_IDR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x000C) Interrupt Disable Register */</span>
<a name="l00046"></a><a class="code" href="struct_usart.html#a201c0492c512c49f2c8ca95376cf2052">00046</a>   __I  uint32_t US_IMR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0010) Interrupt Mask Register */</span>
<a name="l00047"></a><a class="code" href="struct_usart.html#a8ca111dea2f880adb0d135784c045e85">00047</a>   __I  uint32_t US_CSR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0014) Channel Status Register */</span>
<a name="l00048"></a><a class="code" href="struct_usart.html#ac7d41150cc8cee1e68a5671906d8a314">00048</a>   __I  uint32_t US_RHR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0018) Receive Holding Register */</span>
<a name="l00049"></a><a class="code" href="struct_usart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">00049</a>   __O  uint32_t US_THR;        <span class="comment">/**&lt; \brief (Usart Offset: 0x001C) Transmit Holding Register */</span>
<a name="l00050"></a><a class="code" href="struct_usart.html#ab9e7c76fad7dab06225a4d134582f3b4">00050</a>   __IO uint32_t US_BRGR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0020) Baud Rate Generator Register */</span>
<a name="l00051"></a><a class="code" href="struct_usart.html#a379a01b93548081163fb16fe23ca0792">00051</a>   __IO uint32_t US_RTOR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0024) Receiver Time-out Register */</span>
<a name="l00052"></a><a class="code" href="struct_usart.html#a5498a19b7808fbb304a907813f00ab28">00052</a>   __IO uint32_t US_TTGR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0028) Transmitter Timeguard Register */</span>
<a name="l00053"></a>00053   __I  uint32_t Reserved1[5];
<a name="l00054"></a><a class="code" href="struct_usart.html#a3585671f3f60e19a816fdd0714ca64a7">00054</a>   __IO uint32_t US_FIDI;       <span class="comment">/**&lt; \brief (Usart Offset: 0x0040) FI DI Ratio Register */</span>
<a name="l00055"></a><a class="code" href="struct_usart.html#afc0736a842a861c4eaba268418b3bfc8">00055</a>   __I  uint32_t US_NER;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0044) Number of Errors Register */</span>
<a name="l00056"></a>00056   __I  uint32_t Reserved2[1];
<a name="l00057"></a><a class="code" href="struct_usart.html#a334950675ab1781120e58481d20d7581">00057</a>   __IO uint32_t US_IF;         <span class="comment">/**&lt; \brief (Usart Offset: 0x004C) IrDA Filter Register */</span>
<a name="l00058"></a><a class="code" href="struct_usart.html#a01ffa7ba9dfda7859242682198eccac8">00058</a>   __IO uint32_t US_MAN;        <span class="comment">/**&lt; \brief (Usart Offset: 0x0050) Manchester Configuration Register */</span>
<a name="l00059"></a><a class="code" href="struct_usart.html#aecbab0892d8e515361721920f5f2d2f9">00059</a>   __IO uint32_t US_LINMR;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0054) LIN Mode Register */</span>
<a name="l00060"></a><a class="code" href="struct_usart.html#ae1c2311c3a653045f1e05e8b29f7faa6">00060</a>   __IO uint32_t US_LINIR;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0058) LIN Identifier Register */</span>
<a name="l00061"></a><a class="code" href="struct_usart.html#aad379864784ee0f62b84c6b35aeecd13">00061</a>   __I  uint32_t US_LINBRR;     <span class="comment">/**&lt; \brief (Usart Offset: 0x005C) LIN Baud Rate Register */</span>
<a name="l00062"></a><a class="code" href="struct_usart.html#a2accbe36c585232fc40389d52d538de6">00062</a>   __IO uint32_t US_LONMR;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0060) LON Mode Register */</span>
<a name="l00063"></a><a class="code" href="struct_usart.html#a4d14ef17bce35a4627a869123ad13159">00063</a>   __IO uint32_t US_LONPR;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0064) LON Preamble Register */</span>
<a name="l00064"></a><a class="code" href="struct_usart.html#a42aa0a32543306e69557a593f619c447">00064</a>   __IO uint32_t US_LONDL;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0068) LON Data Length Register */</span>
<a name="l00065"></a><a class="code" href="struct_usart.html#aeb042b0a94ceb448a27d1d1f5cb81a1f">00065</a>   __IO uint32_t US_LONL2HDR;   <span class="comment">/**&lt; \brief (Usart Offset: 0x006C) LON L2HDR Register */</span>
<a name="l00066"></a><a class="code" href="struct_usart.html#a04a1a0d6add77205eb28b9e56c7ccf8d">00066</a>   __I  uint32_t US_LONBL;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0070) LON Backlog Register */</span>
<a name="l00067"></a><a class="code" href="struct_usart.html#ae81ace09cca03fe8122bce85103d5f8e">00067</a>   __IO uint32_t US_LONB1TX;    <span class="comment">/**&lt; \brief (Usart Offset: 0x0074) LON Beta1 Tx Register */</span>
<a name="l00068"></a><a class="code" href="struct_usart.html#aab4bd58c2696f2aebd3239e7e47e7d22">00068</a>   __IO uint32_t US_LONB1RX;    <span class="comment">/**&lt; \brief (Usart Offset: 0x0078) LON Beta1 Rx Register */</span>
<a name="l00069"></a><a class="code" href="struct_usart.html#a24bf712b0013ae7f91de11e575f2feea">00069</a>   __IO uint32_t US_LONPRIO;    <span class="comment">/**&lt; \brief (Usart Offset: 0x007C) LON Priority Register */</span>
<a name="l00070"></a><a class="code" href="struct_usart.html#a283e625bb186b67bec9957e6d3b0a2c8">00070</a>   __IO uint32_t US_IDTTX;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0080) LON IDT Tx Register */</span>
<a name="l00071"></a><a class="code" href="struct_usart.html#ac63db3a9418e9d03d55825840e096962">00071</a>   __IO uint32_t US_IDTRX;      <span class="comment">/**&lt; \brief (Usart Offset: 0x0084) LON IDT Rx Register */</span>
<a name="l00072"></a><a class="code" href="struct_usart.html#a02b13ce99b079765bac9b088b6f87553">00072</a>   __IO uint32_t US_ICDIFF;     <span class="comment">/**&lt; \brief (Usart Offset: 0x0088) IC DIFF Register */</span>
<a name="l00073"></a>00073   __I  uint32_t Reserved3[22];
<a name="l00074"></a><a class="code" href="struct_usart.html#a4f68929355c4a31ff533468a720438b7">00074</a>   __IO uint32_t US_WPMR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x00E4) Write Protection Mode Register */</span>
<a name="l00075"></a><a class="code" href="struct_usart.html#a0acc127462a24739e4d8f21fd0bc32ad">00075</a>   __I  uint32_t US_WPSR;       <span class="comment">/**&lt; \brief (Usart Offset: 0x00E8) Write Protection Status Register */</span>
<a name="l00076"></a>00076 } <a class="code" href="struct_usart.html" title="Usart hardware registers.">Usart</a>;
<a name="l00077"></a>00077 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00078"></a>00078 <span class="comment">/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga289015c89f844f43f1be6c29833d356e">00079</a> <span class="preprocessor">#define US_CR_RSTRX (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_CR) Reset Receiver */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa07f6e4568ce71892cfb8c1a1a313a04">00080</a> <span class="preprocessor">#define US_CR_RSTTX (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_CR) Reset Transmitter */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac12ad99304bacf5e2b8c0da6ec3f4f36">00081</a> <span class="preprocessor">#define US_CR_RXEN (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_CR) Receiver Enable */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga51a36c4766a595e9d869932ac42abe17">00082</a> <span class="preprocessor">#define US_CR_RXDIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_CR) Receiver Disable */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga633f8a52c37664add6f179677ed747f8">00083</a> <span class="preprocessor">#define US_CR_TXEN (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CR) Transmitter Enable */</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6a84fef45605c27ae80196c239337222">00084</a> <span class="preprocessor">#define US_CR_TXDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CR) Transmitter Disable */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga87fef988175697a83a1668452804858a">00085</a> <span class="preprocessor">#define US_CR_RSTSTA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_CR) Reset Status Bits */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga38fd9dd2978d5f71f0a13cd12b54a51b">00086</a> <span class="preprocessor">#define US_CR_STTBRK (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_CR) Start Break */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab301e4d5c1654197d0bae12f4cbf859d">00087</a> <span class="preprocessor">#define US_CR_STPBRK (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CR) Stop Break */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9537e0455ba8c2f60aa564096671bdfa">00088</a> <span class="preprocessor">#define US_CR_STTTO (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (US_CR) Clear TIMEOUT Flag and Start Time-out After Next Character Received */</span>
<a name="l00089"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7ed059b63de79497dcf0488650540df9">00089</a> <span class="preprocessor">#define US_CR_SENDA (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_CR) Send Address */</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6b36503b13b7a6b0e156ad264b2bd6b2">00090</a> <span class="preprocessor">#define US_CR_RSTIT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CR) Reset Iterations */</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab1c6fd111495dbe134b378a7101cd341">00091</a> <span class="preprocessor">#define US_CR_RSTNACK (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_CR) Reset Non Acknowledge */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2c3ab23df2c3d1c0ac1d1e9aa9bc4a91">00092</a> <span class="preprocessor">#define US_CR_RETTO (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_CR) Start Time-out Immediately */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaac509707138e79297f5e60d12fb9bc52">00093</a> <span class="preprocessor">#define US_CR_DTREN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_CR) Data Terminal Ready Enable */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa21f5f1439d67734e1a18339c69860da">00094</a> <span class="preprocessor">#define US_CR_DTRDIS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_CR) Data Terminal Ready Disable */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1e0a263a9247861720ed730f23f4fee1">00095</a> <span class="preprocessor">#define US_CR_RTSEN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CR) Request to Send Pin Control */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2942e9a6d89edc090f35e916edabf00a">00096</a> <span class="preprocessor">#define US_CR_RTSDIS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CR) Request to Send Pin Control */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga416e7a151e6871309b23b98dfda258ec">00097</a> <span class="preprocessor">#define US_CR_LINABT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_CR) Abort LIN Transmission */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga889eca179a64756fb623766210079b13">00098</a> <span class="preprocessor">#define US_CR_LINWKUP (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_CR) Send LIN Wakeup Signal */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae78f80fc64e7dd43cdb8b05ec5c1cfec">00099</a> <span class="preprocessor">#define US_CR_FCS (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CR) Force SPI Chip Select */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad3773dfe792a68f513c2e124130cdbdc">00100</a> <span class="preprocessor">#define US_CR_RCS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CR) Release SPI Chip Select */</span>
<a name="l00101"></a>00101 <span class="comment">/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define US_MR_USART_MODE_Pos 0</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga391f9579ecccc9b7443bcd6b97a641f6">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_USART_MODE_Msk (0xfu &lt;&lt; US_MR_USART_MODE_Pos) </span><span class="comment">/**&lt; \brief (US_MR) USART Mode of Operation */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define US_MR_USART_MODE(value) ((US_MR_USART_MODE_Msk &amp; ((value) &lt;&lt; US_MR_USART_MODE_Pos)))</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gadf759179d18a5c09c135067302cb6c49">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MR_USART_MODE_NORMAL (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Normal mode */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga0214bd1dae36f06951cd00ea2d7acca4">00106</a> <span class="preprocessor">#define   US_MR_USART_MODE_RS485 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) RS485 */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad91fe03d2558a3a53282014fec996d0f">00107</a> <span class="preprocessor">#define   US_MR_USART_MODE_HW_HANDSHAKING (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Hardware Handshaking */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga95c7770dd34cd192dc2b7aab91aa1af4">00108</a> <span class="preprocessor">#define   US_MR_USART_MODE_MODEM (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) Modem */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8fb6b8259bdeba5c81950a0a6ac640ff">00109</a> <span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_0 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IS07816 Protocol: T = 0 */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga561f83e0e3aa887d206ba3cb0f665283">00110</a> <span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_1 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IS07816 Protocol: T = 1 */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga31a11a75994d88501dc4130e7a86d731">00111</a> <span class="preprocessor">#define   US_MR_USART_MODE_IRDA (0x8u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) IrDA */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab8dbfea6d2c2861bcd721656bc6cf7da">00112</a> <span class="preprocessor">#define   US_MR_USART_MODE_LON (0x9u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) LON */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga67e5f2a65c10ff49f192f553cdd28c6c">00113</a> <span class="preprocessor">#define   US_MR_USART_MODE_SPI_MASTER (0xEu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) SPI master */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae309c5e0f300b7b975794109ee299c06">00114</a> <span class="preprocessor">#define   US_MR_USART_MODE_SPI_SLAVE (0xFu &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_MR) SPI Slave */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define US_MR_USCLKS_Pos 4</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaee59364806aa47527898f4224f566c26">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_USCLKS_Msk (0x3u &lt;&lt; US_MR_USCLKS_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Clock Selection */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define US_MR_USCLKS(value) ((US_MR_USCLKS_Msk &amp; ((value) &lt;&lt; US_MR_USCLKS_Pos)))</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7733911b186e511a30653235075fd92e">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MR_USCLKS_MCK (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Peripheral clock is selected */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga004a4afefc5fb8b6d940b1bab06be3d5">00119</a> <span class="preprocessor">#define   US_MR_USCLKS_DIV (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Peripheral clock divided (DIV=DIV=8) is selected */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacd7900c6587de1e3d64efbaccfee6388">00120</a> <span class="preprocessor">#define   US_MR_USCLKS_PCK (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) PMC programmable clock (PCK) is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1. */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad6d80cc136e170cfd806d62bdcf1f90b">00121</a> <span class="preprocessor">#define   US_MR_USCLKS_SCK (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_MR) Serial clock (SCK) is selected */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define US_MR_CHRL_Pos 6</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga43c3d69dae2e65898f6e04255eb569eb">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_CHRL_Msk (0x3u &lt;&lt; US_MR_CHRL_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Character Length */</span>
<a name="l00124"></a>00124 <span class="preprocessor">#define US_MR_CHRL(value) ((US_MR_CHRL_Msk &amp; ((value) &lt;&lt; US_MR_CHRL_Pos)))</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga069469109ace33ba48d7fb82131082ac">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MR_CHRL_5_BIT (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 5 bits */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga78cbcdb3e14aeb019b921b935eb5555d">00126</a> <span class="preprocessor">#define   US_MR_CHRL_6_BIT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 6 bits */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga91a3ac6e5428ca9f13ba77f6ed65b672">00127</a> <span class="preprocessor">#define   US_MR_CHRL_7_BIT (0x2u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 7 bits */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga89f742aa35c144273e5dd30e957fd25e">00128</a> <span class="preprocessor">#define   US_MR_CHRL_8_BIT (0x3u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_MR) Character length is 8 bits */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gabaa2196c67d72cd07afe92bb2332d590">00129</a> <span class="preprocessor">#define US_MR_SYNC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MR) Synchronous Mode Select */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define US_MR_PAR_Pos 9</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga747ea04f1cfc173edab9b1437dcb7ce1">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_PAR_Msk (0x7u &lt;&lt; US_MR_PAR_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Parity Type */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define US_MR_PAR(value) ((US_MR_PAR_Msk &amp; ((value) &lt;&lt; US_MR_PAR_Pos)))</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gafb5cfcf9f8a7e9993d7c6e79227e47f4">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Even parity */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3dda7092d66b6ccf31f95b20b1fb7d63">00134</a> <span class="preprocessor">#define   US_MR_PAR_ODD (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Odd parity */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6c2dfe7ff8193cc373f48a31870f3f7e">00135</a> <span class="preprocessor">#define   US_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Parity forced to 0 (Space) */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5f4ac88c5acd2a096733867b9e4ca201">00136</a> <span class="preprocessor">#define   US_MR_PAR_MARK (0x3u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Parity forced to 1 (Mark) */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga46dab6c5f7c5e581d55ee038e2e9de7f">00137</a> <span class="preprocessor">#define   US_MR_PAR_NO (0x4u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) No parity */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacdc45965ead02f56f2777d984e3e456f">00138</a> <span class="preprocessor">#define   US_MR_PAR_MULTIDROP (0x6u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_MR) Multidrop mode */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define US_MR_NBSTOP_Pos 12</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga594dda49a1880663607221e3699c01f0">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_NBSTOP_Msk (0x3u &lt;&lt; US_MR_NBSTOP_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Number of Stop Bits */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define US_MR_NBSTOP(value) ((US_MR_NBSTOP_Msk &amp; ((value) &lt;&lt; US_MR_NBSTOP_Pos)))</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8355916969a4df4881c757a72e2e8f49">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MR_NBSTOP_1_BIT (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 1 stop bit */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gabc926898e96d94d605220f5e7d4547bf">00143</a> <span class="preprocessor">#define   US_MR_NBSTOP_1_5_BIT (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9b79484af4f9388a4af6374f355b683c">00144</a> <span class="preprocessor">#define   US_MR_NBSTOP_2_BIT (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MR) 2 stop bits */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define US_MR_CHMODE_Pos 14</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2512d10851d28c2088958c74252a95e2">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_CHMODE_Msk (0x3u &lt;&lt; US_MR_CHMODE_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Channel Mode */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define US_MR_CHMODE(value) ((US_MR_CHMODE_Msk &amp; ((value) &lt;&lt; US_MR_CHMODE_Pos)))</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6af970a54b2e8f3a1867c7f216fbe4d3">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Normal mode */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga057ee9f1e6f3a41375befc125b901b02">00149</a> <span class="preprocessor">#define   US_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Automatic Echo. Receiver input is connected to the TXD pin. */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga296783db11c3b81ded2ba40aea8ca881">00150</a> <span class="preprocessor">#define   US_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Local Loopback. Transmitter output is connected to the Receiver Input. */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga14eba40ea16b23ba00883a4c1312a559">00151</a> <span class="preprocessor">#define   US_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_MR) Remote Loopback. RXD pin is internally connected to the TXD pin. */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga469db6fceea00e7836f01e6be31d7d4e">00152</a> <span class="preprocessor">#define US_MR_MSBF (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_MR) Bit Order */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab519a1f3353ca3654d5750a371c59781">00153</a> <span class="preprocessor">#define US_MR_MODE9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_MR) 9-bit Character Length */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1add06cd0911361c6ee44a68b35b8e32">00154</a> <span class="preprocessor">#define US_MR_CLKO (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_MR) Clock Output Select */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaedaa2023c626f194078a901f54319391">00155</a> <span class="preprocessor">#define US_MR_OVER (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_MR) Oversampling Mode */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaea75d07588599553140243d921ba9cb8">00156</a> <span class="preprocessor">#define US_MR_INACK (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_MR) Inhibit Non Acknowledge */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga23cf4e529dee20b6133714966e3c7849">00157</a> <span class="preprocessor">#define US_MR_DSNACK (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_MR) Disable Successive NACK */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa2a6ab3c4110c938bb6bebb41574e577">00158</a> <span class="preprocessor">#define US_MR_VAR_SYNC (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (US_MR) Variable Synchronization of Command/Data Sync Start Frame Delimiter */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab629a83ceeb144fe4483aeb5230389de">00159</a> <span class="preprocessor">#define US_MR_INVDATA (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_MR) Inverted Data */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define US_MR_MAX_ITERATION_Pos 24</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4680acd338dba9d030568721e575938f">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_MAX_ITERATION_Msk (0x7u &lt;&lt; US_MR_MAX_ITERATION_Pos) </span><span class="comment">/**&lt; \brief (US_MR) Maximum Number of Automatic Iteration */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk &amp; ((value) &lt;&lt; US_MR_MAX_ITERATION_Pos)))</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1b72ab69619b27bc382a63ef45b3ace9">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MR_FILTER (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_MR) Receive Line Filter */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5bae820d4630b71850526c8631b05630">00164</a> <span class="preprocessor">#define US_MR_MAN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_MR) Manchester Encoder/Decoder Enable */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga737c1c04c0c789958976cd2e7567575b">00165</a> <span class="preprocessor">#define US_MR_MODSYNC (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_MR) Manchester Synchronization Mode */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa3daf73fd54bb938dc60bca32b15b316">00166</a> <span class="preprocessor">#define US_MR_ONEBIT (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_MR) Start Frame Delimiter Selector */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaaa6a132061fd60383577289dd8382c1">00167</a> <span class="preprocessor">#define US_MR_CPHA (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MR) SPI Clock Phase */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9371c744be8c58e82876f1c4b9f7fac1">00168</a> <span class="preprocessor">#define US_MR_CPOL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_MR) SPI Clock Polarity */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3477e2d1793fe3e18134722419333e16">00169</a> <span class="preprocessor">#define US_MR_WRDBT (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_MR) Wait Read Data Before Transfer */</span>
<a name="l00170"></a>00170 <span class="comment">/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga69f7e8a9cc096027f7357c97810837f8">00171</a> <span class="preprocessor">#define US_IER_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IER) RXRDY Interrupt Enable */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7febb9688526233aa9694685c3e8c76f">00172</a> <span class="preprocessor">#define US_IER_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IER) TXRDY Interrupt Enable */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf8788ac377bf4815a9d1e87ac09dddea">00173</a> <span class="preprocessor">#define US_IER_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IER) Receiver Break Interrupt Enable */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga10a7e10c1a09d3c3db88a85fe5d4a6f3">00174</a> <span class="preprocessor">#define US_IER_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IER) Overrun Error Interrupt Enable */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga783b1334f6b7b22633ff845b918388cb">00175</a> <span class="preprocessor">#define US_IER_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IER) Framing Error Interrupt Enable */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4fea2a8cb7efc17f8a1c477ea9e5f824">00176</a> <span class="preprocessor">#define US_IER_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IER) Parity Error Interrupt Enable */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae7166a0a562b66d69d270e41b26c8f87">00177</a> <span class="preprocessor">#define US_IER_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IER) Time-out Interrupt Enable */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga250eb27df8772dda77f009ee0dda603f">00178</a> <span class="preprocessor">#define US_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IER) TXEMPTY Interrupt Enable */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga94c1b46fbf6fab653b7e78ed94800bd6">00179</a> <span class="preprocessor">#define US_IER_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IER) Max number of Repetitions Reached Interrupt Enable */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga576697ae726b020ab568c2eae2b641d3">00180</a> <span class="preprocessor">#define US_IER_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IER) Non Acknowledge Interrupt Enable */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga767eacf4f6838eae8d837a19885d60e7">00181</a> <span class="preprocessor">#define US_IER_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_IER) Ring Indicator Input Change Enable */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6ac7eb5f322ef836956899ecbd16c23a">00182</a> <span class="preprocessor">#define US_IER_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_IER) Data Set Ready Input Change Enable */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab27d71074978f267e163864889d596c5">00183</a> <span class="preprocessor">#define US_IER_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_IER) Data Carrier Detect Input Change Interrupt Enable */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga101e48a8626ce087edd6d00eef4bae53">00184</a> <span class="preprocessor">#define US_IER_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IER) Clear to Send Input Change Interrupt Enable */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3b48a60f353ccee7317ab3863dbdfc12">00185</a> <span class="preprocessor">#define US_IER_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IER) Manchester Error Interrupt Enable */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8c123db487d35e3ded13fef368871b63">00186</a> <span class="preprocessor">#define US_IER_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IER) SPI Underrun Error Interrupt Enable */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaced432678cd6efb0a642b5d3deaccde7">00187</a> <span class="preprocessor">#define US_IER_NSSE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IER) NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Enable */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2cbb0707c0f4837e88d6731e5be5b92c">00188</a> <span class="preprocessor">#define US_IER_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IER) LIN Break Sent or LIN Break Received Interrupt Enable */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3e6eb023d8a41986aec77e66b36c5703">00189</a> <span class="preprocessor">#define US_IER_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_IER) LIN Identifier Sent or LIN Identifier Received Interrupt Enable */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa63180f20c79e0aaf11b1cbbc3880d96">00190</a> <span class="preprocessor">#define US_IER_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_IER) LIN Transfer Completed Interrupt Enable */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa88bb8c4708f614dcc589235b8148392">00191</a> <span class="preprocessor">#define US_IER_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IER) LIN Bus Error Interrupt Enable */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga845bbcf5240edb57d96be130b2cb72b0">00192</a> <span class="preprocessor">#define US_IER_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IER) LIN Inconsistent Synch Field Error Interrupt Enable */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaf3f9e47263be170c5d061dff2f04fee">00193</a> <span class="preprocessor">#define US_IER_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IER) LIN Identifier Parity Interrupt Enable */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7aab7c83c46712174888484c1434265d">00194</a> <span class="preprocessor">#define US_IER_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IER) LIN Checksum Error Interrupt Enable */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac8f74cecedbf0b0de3f2ca971becc597">00195</a> <span class="preprocessor">#define US_IER_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_IER) LIN Slave Not Responding Error Interrupt Enable */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga167b6d85149fcb247bb1b3bbec80d10a">00196</a> <span class="preprocessor">#define US_IER_LINSTE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_IER) LIN Synch Tolerance Error Interrupt Enable */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gafecdd8b9c8aba3980661feb55bd4f9a8">00197</a> <span class="preprocessor">#define US_IER_LINHTE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_IER) LIN Header Timeout Error Interrupt Enable */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3e467ca57a9ee1a3664676cc161b416b">00198</a> <span class="preprocessor">#define US_IER_LSFE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IER) LON Short Frame Error Interrupt Enable */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac7cde60628605b2bc1865b7f0dec6f08">00199</a> <span class="preprocessor">#define US_IER_LCRCE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IER) LON CRC Error Interrupt Enable */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacda15f47f8b2bc7f13f71da2322c973b">00200</a> <span class="preprocessor">#define US_IER_LTXD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IER) LON Transmission Done Interrupt Enable */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacf4a62aa398fee87899412c5454f715b">00201</a> <span class="preprocessor">#define US_IER_LCOL (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IER) LON Collision Interrupt Enable */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaf167c62475f4afe3010a37df864f5bd">00202</a> <span class="preprocessor">#define US_IER_LFET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IER) LON Frame Early Termination Interrupt Enable */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga185eea39ce143b433b426ca988a61e20">00203</a> <span class="preprocessor">#define US_IER_LRXD (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IER) LON Reception Done Interrupt Enable */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae8d3286a747c0ee0b323a92f0638a633">00204</a> <span class="preprocessor">#define US_IER_LBLOVFE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IER) LON Backlog Overflow Error Interrupt Enable */</span>
<a name="l00205"></a>00205 <span class="comment">/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga58bb5dfeb9579c7d06c21438430e4bea">00206</a> <span class="preprocessor">#define US_IDR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IDR) RXRDY Interrupt Disable */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaef923cfe741e3e0989e9ca0beb1abf53">00207</a> <span class="preprocessor">#define US_IDR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IDR) TXRDY Interrupt Disable */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf0f32efb9cf2a1cd92d86c905662f389">00208</a> <span class="preprocessor">#define US_IDR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IDR) Receiver Break Interrupt Disable */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1d7b182c47282447de1a5d0e346ddb85">00209</a> <span class="preprocessor">#define US_IDR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IDR) Overrun Error Interrupt Enable */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga96dd0f0ad80f2e4b77a0597b6d415e5e">00210</a> <span class="preprocessor">#define US_IDR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IDR) Framing Error Interrupt Disable */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8201459971f233b74a5d65b424dfd40a">00211</a> <span class="preprocessor">#define US_IDR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IDR) Parity Error Interrupt Disable */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1646fd9bdbcb810a1b3f1538683f5d20">00212</a> <span class="preprocessor">#define US_IDR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IDR) Time-out Interrupt Disable */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaae7da827f74444f5d35f49c17f9a379f">00213</a> <span class="preprocessor">#define US_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IDR) TXEMPTY Interrupt Disable */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf4a1beffcea3e9d3c9f48e23935df935">00214</a> <span class="preprocessor">#define US_IDR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IDR) Max Number of Repetitions Reached Interrupt Disable */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga05dd653448acc9f4ad9994fa5c814951">00215</a> <span class="preprocessor">#define US_IDR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IDR) Non Acknowledge Interrupt Disable */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1b03d0afb9dfafcbc2382e9f04228c9d">00216</a> <span class="preprocessor">#define US_IDR_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_IDR) Ring Indicator Input Change Disable */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab7c5d4ac846bfc4f880f7947928648ac">00217</a> <span class="preprocessor">#define US_IDR_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_IDR) Data Set Ready Input Change Disable */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4f491e89d4fae0bb00f0c92d256fd898">00218</a> <span class="preprocessor">#define US_IDR_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_IDR) Data Carrier Detect Input Change Interrupt Disable */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga70a3bc6e3b8db0e7c2a9f9a446c9060b">00219</a> <span class="preprocessor">#define US_IDR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IDR) Clear to Send Input Change Interrupt Disable */</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaeff7ea7514fb8a6769028d282830f386">00220</a> <span class="preprocessor">#define US_IDR_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IDR) Manchester Error Interrupt Disable */</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8359697b6006ec9a807eb7799e274844">00221</a> <span class="preprocessor">#define US_IDR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IDR) SPI Underrun Error Interrupt Disable */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga65fc987379b2e4b5af9523ee29d16e48">00222</a> <span class="preprocessor">#define US_IDR_NSSE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IDR) NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Disable */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa9926f90451d155e064fd30d5c71adf6">00223</a> <span class="preprocessor">#define US_IDR_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Break Sent or LIN Break Received Interrupt Disable */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga37d305c7c8a2be06b94c20b24f332491">00224</a> <span class="preprocessor">#define US_IDR_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Identifier Sent or LIN Identifier Received Interrupt Disable */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad0ed2910f9630f57e71526602048ddf3">00225</a> <span class="preprocessor">#define US_IDR_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Transfer Completed Interrupt Disable */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae109102b34ea227a55a9a4ea03d19168">00226</a> <span class="preprocessor">#define US_IDR_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Bus Error Interrupt Disable */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga85b1c257e035b4009ae8ea879ab293cd">00227</a> <span class="preprocessor">#define US_IDR_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Inconsistent Synch Field Error Interrupt Disable */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga77b15db6bd36f2b6c70f6db33a2527ab">00228</a> <span class="preprocessor">#define US_IDR_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Identifier Parity Interrupt Disable */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga25b74ce0655697f934d38eb034b5ce72">00229</a> <span class="preprocessor">#define US_IDR_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Checksum Error Interrupt Disable */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac17cfb1b438ae95b0701630182bf6b87">00230</a> <span class="preprocessor">#define US_IDR_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Slave Not Responding Error Interrupt Disable */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6802083984611d8d377be0535949cd8a">00231</a> <span class="preprocessor">#define US_IDR_LINSTE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Synch Tolerance Error Interrupt Disable */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaeac1c868b0c4b912f8e54ca7003b35ce">00232</a> <span class="preprocessor">#define US_IDR_LINHTE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_IDR) LIN Header Timeout Error Interrupt Disable */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga44c68f9123227ce8279003f8cdb43f60">00233</a> <span class="preprocessor">#define US_IDR_LSFE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IDR) LON Short Frame Error Interrupt Disable */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad6a777a0637b40f2fa95475e959e9142">00234</a> <span class="preprocessor">#define US_IDR_LCRCE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IDR) LON CRC Error Interrupt Disable */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf6de1b57db38dff0703f773498894d22">00235</a> <span class="preprocessor">#define US_IDR_LTXD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IDR) LON Transmission Done Interrupt Disable */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga083bed244ff969ab7271472e26b7ace7">00236</a> <span class="preprocessor">#define US_IDR_LCOL (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IDR) LON Collision Interrupt Disable */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3e083403d284bf6c609601f47820d04d">00237</a> <span class="preprocessor">#define US_IDR_LFET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IDR) LON Frame Early Termination Interrupt Disable */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga40856167834e867fdb2190057da30cc0">00238</a> <span class="preprocessor">#define US_IDR_LRXD (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IDR) LON Reception Done Interrupt Disable */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2f13dbb23b40162d08c4d6d090c04d58">00239</a> <span class="preprocessor">#define US_IDR_LBLOVFE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IDR) LON Backlog Overflow Error Interrupt Disable */</span>
<a name="l00240"></a>00240 <span class="comment">/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga16219bddb2458da5950d31843045baaf">00241</a> <span class="preprocessor">#define US_IMR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_IMR) RXRDY Interrupt Mask */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga602b2667efb3699cace42e9016315692">00242</a> <span class="preprocessor">#define US_IMR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_IMR) TXRDY Interrupt Mask */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga32f426d52088e2d3de553a02b782f52f">00243</a> <span class="preprocessor">#define US_IMR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_IMR) Receiver Break Interrupt Mask */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1649c088824223149b740643fae6c44a">00244</a> <span class="preprocessor">#define US_IMR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_IMR) Overrun Error Interrupt Mask */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf33d643a9bb4ba4da69709b5aee8699e">00245</a> <span class="preprocessor">#define US_IMR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IMR) Framing Error Interrupt Mask */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga37609544c98340a2607180e910166c6d">00246</a> <span class="preprocessor">#define US_IMR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IMR) Parity Error Interrupt Mask */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga19ed0c724bb8095d45bda1211cecaf08">00247</a> <span class="preprocessor">#define US_IMR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_IMR) Time-out Interrupt Mask */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaf4a2c62f7d904dc8113e746ef55e514">00248</a> <span class="preprocessor">#define US_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_IMR) TXEMPTY Interrupt Mask */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9120c66961ca8132a21daf3d304e0190">00249</a> <span class="preprocessor">#define US_IMR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IMR) Max Number of Repetitions Reached Interrupt Mask */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac5ce462de3ae34351bc1da33e5a3a8d3">00250</a> <span class="preprocessor">#define US_IMR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IMR) Non Acknowledge Interrupt Mask */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga39e6f4dacfb8199b3c7bbc9aa51d936b">00251</a> <span class="preprocessor">#define US_IMR_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_IMR) Ring Indicator Input Change Mask */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga52bcc2205569fe93301d5886eea2cc12">00252</a> <span class="preprocessor">#define US_IMR_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_IMR) Data Set Ready Input Change Mask */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5daede36d12fd70b9a812c3e35126bcb">00253</a> <span class="preprocessor">#define US_IMR_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_IMR) Data Carrier Detect Input Change Interrupt Mask */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf6072a01dd41460ed440131f209abce0">00254</a> <span class="preprocessor">#define US_IMR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IMR) Clear to Send Input Change Interrupt Mask */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3608c9957c38751ccd18e7b8d5ba0732">00255</a> <span class="preprocessor">#define US_IMR_MANE (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IMR) Manchester Error Interrupt Mask */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacebd5ec83984d6b1d61f754cee5cd6ef">00256</a> <span class="preprocessor">#define US_IMR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_IMR) SPI Underrun Error Interrupt Mask */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac5f7cf8604a95a5e5fd06a296ec31085">00257</a> <span class="preprocessor">#define US_IMR_NSSE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_IMR) NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Mask */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga933dce85c1725203078c43f90f46dfb7">00258</a> <span class="preprocessor">#define US_IMR_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Break Sent or LIN Break Received Interrupt Mask */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3cea5831c8e54e4ee59bb24791d11b62">00259</a> <span class="preprocessor">#define US_IMR_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Identifier Sent or LIN Identifier Received Interrupt Mask */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5ffa5b161f4c12c100ed7acfac2bfdb2">00260</a> <span class="preprocessor">#define US_IMR_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Transfer Completed Interrupt Mask */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaffea6dacfa2580bbbe4f72ad0bb78a27">00261</a> <span class="preprocessor">#define US_IMR_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Bus Error Interrupt Mask */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad5510ebb0c25bfb31993545871c7f49a">00262</a> <span class="preprocessor">#define US_IMR_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Inconsistent Synch Field Error Interrupt Mask */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae3f225ca4bb1901aa79fd3457cd8142c">00263</a> <span class="preprocessor">#define US_IMR_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Identifier Parity Interrupt Mask */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf2f48f675fff05c1261374b5881cac27">00264</a> <span class="preprocessor">#define US_IMR_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Checksum Error Interrupt Mask */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga0013400c33226fcebbefc705c1135fd0">00265</a> <span class="preprocessor">#define US_IMR_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Slave Not Responding Error Interrupt Mask */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8e087fe00ba8e452c8fa8c7d1a190b41">00266</a> <span class="preprocessor">#define US_IMR_LINSTE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Synch Tolerance Error Interrupt Mask */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6dcf8692a716bc6da992caa4b6ac8f7c">00267</a> <span class="preprocessor">#define US_IMR_LINHTE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_IMR) LIN Header Timeout Error Interrupt Mask */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa99a6988c62ba9765b9aca2aa679588a">00268</a> <span class="preprocessor">#define US_IMR_LSFE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_IMR) LON Short Frame Error Interrupt Mask */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa9290d10488e25b2ddc7bc5102f75605">00269</a> <span class="preprocessor">#define US_IMR_LCRCE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_IMR) LON CRC Error Interrupt Mask */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae446c758371bf388b86e080378ff9fae">00270</a> <span class="preprocessor">#define US_IMR_LTXD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_IMR) LON Transmission Done Interrupt Mask */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga76edfd327f03593e32dde3637c3ffa3b">00271</a> <span class="preprocessor">#define US_IMR_LCOL (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_IMR) LON Collision Interrupt Mask */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga600425635b2be1fd1a220ab0bff109f0">00272</a> <span class="preprocessor">#define US_IMR_LFET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_IMR) LON Frame Early Termination Interrupt Mask */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga82e4ceea688f579a0627cc6b6abf599a">00273</a> <span class="preprocessor">#define US_IMR_LRXD (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_IMR) LON Reception Done Interrupt Mask */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf6ebfa031ead7d0526a24b8f6657327f">00274</a> <span class="preprocessor">#define US_IMR_LBLOVFE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_IMR) LON Backlog Overflow Error Interrupt Mask */</span>
<a name="l00275"></a>00275 <span class="comment">/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7621104c8da6f6ed914db2c659fd799b">00276</a> <span class="preprocessor">#define US_CSR_RXRDY (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_CSR) Receiver Ready (cleared by reading US_RHR) */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9b5dedc9d37df7ce85a1541463de7adc">00277</a> <span class="preprocessor">#define US_CSR_TXRDY (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_CSR) Transmitter Ready (cleared by writing US_THR) */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaf13a0e45aff03e12076e11c580b595a">00278</a> <span class="preprocessor">#define US_CSR_RXBRK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_CSR) Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad3f3d7b8d7385d2c7d1d8711e3e11e80">00279</a> <span class="preprocessor">#define US_CSR_OVRE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_CSR) Overrun Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8cf5208403cfa404ed9bdf78d6ba58e6">00280</a> <span class="preprocessor">#define US_CSR_FRAME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CSR) Framing Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga98a00944d7ef8740735f4f338bf3655e">00281</a> <span class="preprocessor">#define US_CSR_PARE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CSR) Parity Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga25bdb22091df2bb86bd19344b7db5111">00282</a> <span class="preprocessor">#define US_CSR_TIMEOUT (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_CSR) Receiver Time-out (cleared by writing a one to bit US_CR.STTTO) */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga963036529afc1d52a24e2b44a3293fae">00283</a> <span class="preprocessor">#define US_CSR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (US_CSR) Transmitter Empty (cleared by writing US_THR) */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga77c857302ed051433c00015e142acdef">00284</a> <span class="preprocessor">#define US_CSR_ITER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CSR) Max Number of Repetitions Reached (cleared by writing a one to bit US_CR.RSTIT) */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7c77bea39fba86fdf890e5716d3f4884">00285</a> <span class="preprocessor">#define US_CSR_NACK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CSR) Non Acknowledge Interrupt (cleared by writing a one to bit US_CR.RSTNACK) */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacd314dc6e0a0f76de454e686a79e6215">00286</a> <span class="preprocessor">#define US_CSR_RIIC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_CSR) Ring Indicator Input Change Flag (cleared on read) */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab2057ead394c3c1981eef3ec792baf35">00287</a> <span class="preprocessor">#define US_CSR_DSRIC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_CSR) Data Set Ready Input Change Flag (cleared on read) */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga68ca7da6fb49cd4631763c41a15962ec">00288</a> <span class="preprocessor">#define US_CSR_DCDIC (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (US_CSR) Data Carrier Detect Input Change Flag (cleared on read) */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga04e6782273af0cae94739e11d4b092e3">00289</a> <span class="preprocessor">#define US_CSR_CTSIC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CSR) Clear to Send Input Change Flag (cleared on read) */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7f55414e2b37fe2d1f1c509489ed3f8b">00290</a> <span class="preprocessor">#define US_CSR_RI (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (US_CSR) Image of RI Input */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab090615054dfb928bee433755a4fccda">00291</a> <span class="preprocessor">#define US_CSR_DSR (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (US_CSR) Image of DSR Input */</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga31347bfe85e8af557950993d11ad1183">00292</a> <span class="preprocessor">#define US_CSR_DCD (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (US_CSR) Image of DCD Input */</span>
<a name="l00293"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad4107dfc2b86dee4a36b6e0dc41fe73b">00293</a> <span class="preprocessor">#define US_CSR_CTS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_CSR) Image of CTS Input */</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae320c0de2fbc0bb089d222bcfb44c186">00294</a> <span class="preprocessor">#define US_CSR_MANERR (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_CSR) Manchester Error (cleared by writing a one to the bit US_CR.RSTSTA) */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gafcec58a022e7dc1cf53431b547d1aec7">00295</a> <span class="preprocessor">#define US_CSR_UNRE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (US_CSR) Underrun Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8056f693063fd980dab58f69ee1e10e5">00296</a> <span class="preprocessor">#define US_CSR_NSSE (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (US_CSR) NSS Line (Driving CTS Pin) Rising or Falling Edge Event (cleared on read) */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaa675b79c027fd4af33f0871f6805cc6">00297</a> <span class="preprocessor">#define US_CSR_NSS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_CSR) NSS Line (Driving CTS Pin) Rising or Falling Edge Event (cleared on read) */</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8fbff719f434e39b8e27048f4d81cf63">00298</a> <span class="preprocessor">#define US_CSR_LINBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Break Sent or LIN Break Received (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga606357407615049ca14a0d6f85451402">00299</a> <span class="preprocessor">#define US_CSR_LINID (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Identifier Sent or LIN Identifier Received (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa9e4d7571cb3bd336ebf1eaf27acbaa6">00300</a> <span class="preprocessor">#define US_CSR_LINTC (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Transfer Completed (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga054aedb45a086282cb27b2de6045a13f">00301</a> <span class="preprocessor">#define US_CSR_LINBLS (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Bus Line Status */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3740885109635cf0b194123cf9d908ec">00302</a> <span class="preprocessor">#define US_CSR_LINBE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Bit Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6704f66e42921130c66e0fcc17cafb2c">00303</a> <span class="preprocessor">#define US_CSR_LINISFE (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Inconsistent Synch Field Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacfa55207a0e8d39a4701264944d1473e">00304</a> <span class="preprocessor">#define US_CSR_LINIPE (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Identifier Parity Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4da9e06333150c3141323694add3ceb3">00305</a> <span class="preprocessor">#define US_CSR_LINCE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Checksum Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaeca02ab975030ec58c52de7c49f3b89a">00306</a> <span class="preprocessor">#define US_CSR_LINSNRE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Slave Not Responding Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac2db6214403ffb6fa75dea810a0c97eb">00307</a> <span class="preprocessor">#define US_CSR_LINSTE (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Synch Tolerance Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1bd960467fc980d6f92399aec3968455">00308</a> <span class="preprocessor">#define US_CSR_LINHTE (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_CSR) LIN Header Timeout Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1ae62ac1446402fb6b7f336fab366b89">00309</a> <span class="preprocessor">#define US_CSR_LSFE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_CSR) LON Short Frame Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga51358d36d0bbefa1c97dc3614a0db86c">00310</a> <span class="preprocessor">#define US_CSR_LCRCE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_CSR) LON CRC Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1dcf7a29b611317e91f81b7f31a57b0c">00311</a> <span class="preprocessor">#define US_CSR_LTXD (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_CSR) LON Transmission End Flag (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab41ffb1a252a2046ed7e6ffad3f0ccb4">00312</a> <span class="preprocessor">#define US_CSR_LCOL (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (US_CSR) LON Collision Detected Flag (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3a147ee8c2e5148644251ff8ba18a256">00313</a> <span class="preprocessor">#define US_CSR_LFET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (US_CSR) LON Frame Early Termination (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab0074a6a53a00fb652927f11eb835331">00314</a> <span class="preprocessor">#define US_CSR_LRXD (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (US_CSR) LON Reception End Flag (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4f93b55d5092a08b5195db458237d679">00315</a> <span class="preprocessor">#define US_CSR_LBLOVFE (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_CSR) LON Backlog Overflow Error (cleared by writing a one to bit US_CR.RSTSTA) */</span>
<a name="l00316"></a>00316 <span class="comment">/* -------- US_RHR : (USART Offset: 0x0018) Receive Holding Register -------- */</span>
<a name="l00317"></a>00317 <span class="preprocessor">#define US_RHR_RXCHR_Pos 0</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaffa6b5dfcafbc38df8072b70afb43494">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RHR_RXCHR_Msk (0x1ffu &lt;&lt; US_RHR_RXCHR_Pos) </span><span class="comment">/**&lt; \brief (US_RHR) Received Character */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf5ab8f8994ad8836c2a6b1fd4025ef74">00319</a> <span class="preprocessor">#define US_RHR_RXSYNH (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_RHR) Received Sync */</span>
<a name="l00320"></a>00320 <span class="comment">/* -------- US_THR : (USART Offset: 0x001C) Transmit Holding Register -------- */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define US_THR_TXCHR_Pos 0</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga576c7f2329de91e8e2489ded0f3cca59">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXCHR_Msk (0x1ffu &lt;&lt; US_THR_TXCHR_Pos) </span><span class="comment">/**&lt; \brief (US_THR) Character to be Transmitted */</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk &amp; ((value) &lt;&lt; US_THR_TXCHR_Pos)))</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga26c2a6b7a0c0710beaf41a8ea875df9b">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define US_THR_TXSYNH (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (US_THR) Sync Field to be Transmitted */</span>
<a name="l00325"></a>00325 <span class="comment">/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define US_BRGR_CD_Pos 0</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga0b17f9efd8463ee64487114c44cf06dd">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_CD_Msk (0xffffu &lt;&lt; US_BRGR_CD_Pos) </span><span class="comment">/**&lt; \brief (US_BRGR) Clock Divider */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define US_BRGR_CD(value) ((US_BRGR_CD_Msk &amp; ((value) &lt;&lt; US_BRGR_CD_Pos)))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_FP_Pos 16</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac5996fae48e9e7a0ccf6dfa18f8cfc21">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define US_BRGR_FP_Msk (0x7u &lt;&lt; US_BRGR_FP_Pos) </span><span class="comment">/**&lt; \brief (US_BRGR) Fractional Part */</span>
<a name="l00331"></a>00331 <span class="preprocessor">#define US_BRGR_FP(value) ((US_BRGR_FP_Msk &amp; ((value) &lt;&lt; US_BRGR_FP_Pos)))</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="comment">/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */</span>
<a name="l00333"></a>00333 <span class="preprocessor">#define US_RTOR_TO_Pos 0</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab482f9730cf521fcdedc56d3b26dbbb8">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define US_RTOR_TO_Msk (0x1ffffu &lt;&lt; US_RTOR_TO_Pos) </span><span class="comment">/**&lt; \brief (US_RTOR) Time-out Value */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#define US_RTOR_TO(value) ((US_RTOR_TO_Msk &amp; ((value) &lt;&lt; US_RTOR_TO_Pos)))</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="comment">/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define US_TTGR_TG_Pos 0</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa008f1e11bc961b0f56ca7f6a6def9cf">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TTGR_TG_Msk (0xffu &lt;&lt; US_TTGR_TG_Pos) </span><span class="comment">/**&lt; \brief (US_TTGR) Timeguard Value */</span>
<a name="l00339"></a>00339 <span class="preprocessor">#define US_TTGR_TG(value) ((US_TTGR_TG_Msk &amp; ((value) &lt;&lt; US_TTGR_TG_Pos)))</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#define US_TTGR_PCYCLE_Pos 0</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2f1184916fb97f6c79ca13a5a665694b">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define US_TTGR_PCYCLE_Msk (0xffffffu &lt;&lt; US_TTGR_PCYCLE_Pos) </span><span class="comment">/**&lt; \brief (US_TTGR) LON PCYCLE Length */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define US_TTGR_PCYCLE(value) ((US_TTGR_PCYCLE_Msk &amp; ((value) &lt;&lt; US_TTGR_PCYCLE_Pos)))</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="comment">/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Pos 0</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae26f1bc9f0944d6085531976862d9026">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Msk (0xffffu &lt;&lt; US_FIDI_FI_DI_RATIO_Pos) </span><span class="comment">/**&lt; \brief (US_FIDI) FI Over DI Ratio Value */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk &amp; ((value) &lt;&lt; US_FIDI_FI_DI_RATIO_Pos)))</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#define US_FIDI_BETA2_Pos 0</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1a18f4237a1fd21e72176b8503382bb0">00348</a> <span class="preprocessor"></span><span class="preprocessor">#define US_FIDI_BETA2_Msk (0xffffffu &lt;&lt; US_FIDI_BETA2_Pos) </span><span class="comment">/**&lt; \brief (US_FIDI) LON BETA2 Length */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define US_FIDI_BETA2(value) ((US_FIDI_BETA2_Msk &amp; ((value) &lt;&lt; US_FIDI_BETA2_Pos)))</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span><span class="comment">/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */</span>
<a name="l00351"></a>00351 <span class="preprocessor">#define US_NER_NB_ERRORS_Pos 0</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4780877d1a0e5f649a7f4adb27f5bb0a">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define US_NER_NB_ERRORS_Msk (0xffu &lt;&lt; US_NER_NB_ERRORS_Pos) </span><span class="comment">/**&lt; \brief (US_NER) Number of Errors */</span>
<a name="l00353"></a>00353 <span class="comment">/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */</span>
<a name="l00354"></a>00354 <span class="preprocessor">#define US_IF_IRDA_FILTER_Pos 0</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae378ad83a08252423e3fff0a6947e516">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define US_IF_IRDA_FILTER_Msk (0xffu &lt;&lt; US_IF_IRDA_FILTER_Pos) </span><span class="comment">/**&lt; \brief (US_IF) IrDA Filter */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk &amp; ((value) &lt;&lt; US_IF_IRDA_FILTER_Pos)))</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="comment">/* -------- US_MAN : (USART Offset: 0x0050) Manchester Configuration Register -------- */</span>
<a name="l00358"></a>00358 <span class="preprocessor">#define US_MAN_TX_PL_Pos 0</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2886463962c53e2423a526032539fe72">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PL_Msk (0xfu &lt;&lt; US_MAN_TX_PL_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Preamble Length */</span>
<a name="l00360"></a>00360 <span class="preprocessor">#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PL_Pos)))</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PP_Pos 8</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga8f75c922efbdc164583d7c306ebd3597">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_TX_PP_Msk (0x3u &lt;&lt; US_MAN_TX_PP_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Preamble Pattern */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#define US_MAN_TX_PP(value) ((US_MAN_TX_PP_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PP_Pos)))</span>
<a name="l00364"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga2061c4d45406bbf130db3779a74cae9a">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MAN_TX_PP_ALL_ONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;1&#39;s */</span>
<a name="l00365"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gac0b2e5adeea5ff17d642b90c1791e777">00365</a> <span class="preprocessor">#define   US_MAN_TX_PP_ALL_ZERO (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;0&#39;s */</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga900f4d32de1a9064102fcb856cdd3afe">00366</a> <span class="preprocessor">#define   US_MAN_TX_PP_ZERO_ONE (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;01&#39;s */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae15249ab227567cf22469dca61ea15ee">00367</a> <span class="preprocessor">#define   US_MAN_TX_PP_ONE_ZERO (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;10&#39;s */</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9545db2f59fcbb89e74b721d7e984849">00368</a> <span class="preprocessor">#define US_MAN_TX_MPOL (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (US_MAN) Transmitter Manchester Polarity */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define US_MAN_RX_PL_Pos 16</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga0e71a73f21a408e324dcc9040cc4410c">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PL_Msk (0xfu &lt;&lt; US_MAN_RX_PL_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Preamble Length */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PL_Pos)))</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PP_Pos 24</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab5d4bb7462a390a15c2fe6b61ec5f8e2">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define US_MAN_RX_PP_Msk (0x3u &lt;&lt; US_MAN_RX_PP_Pos) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Preamble Pattern detected */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define US_MAN_RX_PP(value) ((US_MAN_RX_PP_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PP_Pos)))</span>
<a name="l00375"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3e222f5aef50ece6194eea0f6ead2c9a">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_MAN_RX_PP_ALL_ONE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;1&#39;s */</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gad860d4aa311569818cac083627818511">00376</a> <span class="preprocessor">#define   US_MAN_RX_PP_ALL_ZERO (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;0&#39;s */</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga666173cfd8ca665002fc730b28ea60b2">00377</a> <span class="preprocessor">#define   US_MAN_RX_PP_ZERO_ONE (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;01&#39;s */</span>
<a name="l00378"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga32d7fe33a64a17eba00cf73bb318a136">00378</a> <span class="preprocessor">#define   US_MAN_RX_PP_ONE_ZERO (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (US_MAN) The preamble is composed of &#39;10&#39;s */</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf57138925229331781456483e799baa2">00379</a> <span class="preprocessor">#define US_MAN_RX_MPOL (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (US_MAN) Receiver Manchester Polarity */</span>
<a name="l00380"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga50b812e4655c27408cde2a4dbf4f648f">00380</a> <span class="preprocessor">#define US_MAN_ONE (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (US_MAN) Must Be Set to 1 */</span>
<a name="l00381"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5eecdaf6057642b346f5d3afdeeb5124">00381</a> <span class="preprocessor">#define US_MAN_DRIFT (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (US_MAN) Drift Compensation */</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3cab76464674fc00129ed713af689bef">00382</a> <span class="preprocessor">#define US_MAN_RXIDLEV (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (US_MAN)  */</span>
<a name="l00383"></a>00383 <span class="comment">/* -------- US_LINMR : (USART Offset: 0x0054) LIN Mode Register -------- */</span>
<a name="l00384"></a>00384 <span class="preprocessor">#define US_LINMR_NACT_Pos 0</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5f6e8c5607c9dc9c63062a8408ec41b5">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINMR_NACT_Msk (0x3u &lt;&lt; US_LINMR_NACT_Pos) </span><span class="comment">/**&lt; \brief (US_LINMR) LIN Node Action */</span>
<a name="l00386"></a>00386 <span class="preprocessor">#define US_LINMR_NACT(value) ((US_LINMR_NACT_Msk &amp; ((value) &lt;&lt; US_LINMR_NACT_Pos)))</span>
<a name="l00387"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaaba3b5a9dd898a4ef377cb1de0d24b48">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_LINMR_NACT_PUBLISH (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LINMR) The USART transmits the response. */</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab35ef94024511b727a0963b295b7f7e5">00388</a> <span class="preprocessor">#define   US_LINMR_NACT_SUBSCRIBE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LINMR) The USART receives the response. */</span>
<a name="l00389"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7711a59f6885f2360b187f592dd7a886">00389</a> <span class="preprocessor">#define   US_LINMR_NACT_IGNORE (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LINMR) The USART does not transmit and does not receive the response. */</span>
<a name="l00390"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga50ad8a71a97bec3ea70622f5518bb4c3">00390</a> <span class="preprocessor">#define US_LINMR_PARDIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_LINMR) Parity Disable */</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae3a60ed9f4d89741595c000fb2a7ce87">00391</a> <span class="preprocessor">#define US_LINMR_CHKDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_LINMR) Checksum Disable */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3489cdbe4a255161778ed7d78bdeb28d">00392</a> <span class="preprocessor">#define US_LINMR_CHKTYP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_LINMR) Checksum Type */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5a1006aad29b6459b0aa1f054f9d695f">00393</a> <span class="preprocessor">#define US_LINMR_DLM (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_LINMR) Data Length Mode */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga243314b91ca039d4ae2c60d4130e33c6">00394</a> <span class="preprocessor">#define US_LINMR_FSDIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_LINMR) Frame Slot Mode Disable */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gab6106d2485a35fbdcaca89aca41bd308">00395</a> <span class="preprocessor">#define US_LINMR_WKUPTYP (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_LINMR) Wakeup Signal Type */</span>
<a name="l00396"></a>00396 <span class="preprocessor">#define US_LINMR_DLC_Pos 8</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae13035d9e076fa7607f1c2c94a684b19">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINMR_DLC_Msk (0xffu &lt;&lt; US_LINMR_DLC_Pos) </span><span class="comment">/**&lt; \brief (US_LINMR) Data Length Control */</span>
<a name="l00398"></a>00398 <span class="preprocessor">#define US_LINMR_DLC(value) ((US_LINMR_DLC_Msk &amp; ((value) &lt;&lt; US_LINMR_DLC_Pos)))</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa629f7b5269a09b4d3b456bed2f34c35">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINMR_PDCM (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (US_LINMR) DMAC Mode */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga299ad9cbbfc9333c505d3560e8844962">00400</a> <span class="preprocessor">#define US_LINMR_SYNCDIS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (US_LINMR) Synchronization Disable */</span>
<a name="l00401"></a>00401 <span class="comment">/* -------- US_LINIR : (USART Offset: 0x0058) LIN Identifier Register -------- */</span>
<a name="l00402"></a>00402 <span class="preprocessor">#define US_LINIR_IDCHR_Pos 0</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga6a36f296810cf989e72c9fd46f9e8253">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINIR_IDCHR_Msk (0xffu &lt;&lt; US_LINIR_IDCHR_Pos) </span><span class="comment">/**&lt; \brief (US_LINIR) Identifier Character */</span>
<a name="l00404"></a>00404 <span class="preprocessor">#define US_LINIR_IDCHR(value) ((US_LINIR_IDCHR_Msk &amp; ((value) &lt;&lt; US_LINIR_IDCHR_Pos)))</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="comment">/* -------- US_LINBRR : (USART Offset: 0x005C) LIN Baud Rate Register -------- */</span>
<a name="l00406"></a>00406 <span class="preprocessor">#define US_LINBRR_LINCD_Pos 0</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga251ad063f4223aacfd8201cd10347bb6">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINBRR_LINCD_Msk (0xffffu &lt;&lt; US_LINBRR_LINCD_Pos) </span><span class="comment">/**&lt; \brief (US_LINBRR) Clock Divider after Synchronization */</span>
<a name="l00408"></a>00408 <span class="preprocessor">#define US_LINBRR_LINFP_Pos 16</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9b21c158757ec03ccc7c38c73ce3f485">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LINBRR_LINFP_Msk (0x7u &lt;&lt; US_LINBRR_LINFP_Pos) </span><span class="comment">/**&lt; \brief (US_LINBRR) Fractional Part after Synchronization */</span>
<a name="l00410"></a>00410 <span class="comment">/* -------- US_LONMR : (USART Offset: 0x0060) LON Mode Register -------- */</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga1cf3242fa6542b9fdc7932d596b45800">00411</a> <span class="preprocessor">#define US_LONMR_COMMT (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_LONMR) LON comm_type Parameter Value */</span>
<a name="l00412"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga599ca26657d5c2c4d97a26f9edc6b327">00412</a> <span class="preprocessor">#define US_LONMR_COLDET (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (US_LONMR) LON Collision Detection Feature */</span>
<a name="l00413"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4c020ff08a20d15f1581edda46eb2c63">00413</a> <span class="preprocessor">#define US_LONMR_TCOL (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (US_LONMR) Terminate Frame upon Collision Notification */</span>
<a name="l00414"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3ee8193209263f1e492896c576f907a0">00414</a> <span class="preprocessor">#define US_LONMR_CDTAIL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (US_LONMR) LON Collision Detection on Frame Tail */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga82e06d30a64712ccf67541e60a0318b3">00415</a> <span class="preprocessor">#define US_LONMR_DMAM (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (US_LONMR) LON DMA Mode */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga7d6efce810e09db6e682be431637afb1">00416</a> <span class="preprocessor">#define US_LONMR_LCDS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (US_LONMR) LON Collision Detection Source */</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define US_LONMR_EOFS_Pos 16</span>
<a name="l00418"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae8908dcd8bc2dd27460134ab7a0de63f">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONMR_EOFS_Msk (0xffu &lt;&lt; US_LONMR_EOFS_Pos) </span><span class="comment">/**&lt; \brief (US_LONMR) End of Frame Condition Size */</span>
<a name="l00419"></a>00419 <span class="preprocessor">#define US_LONMR_EOFS(value) ((US_LONMR_EOFS_Msk &amp; ((value) &lt;&lt; US_LONMR_EOFS_Pos)))</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="comment">/* -------- US_LONPR : (USART Offset: 0x0064) LON Preamble Register -------- */</span>
<a name="l00421"></a>00421 <span class="preprocessor">#define US_LONPR_LONPL_Pos 0</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaf2f0d3883ba1ef77195901ac13091a19">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONPR_LONPL_Msk (0x3fffu &lt;&lt; US_LONPR_LONPL_Pos) </span><span class="comment">/**&lt; \brief (US_LONPR) LON Preamble Length */</span>
<a name="l00423"></a>00423 <span class="preprocessor">#define US_LONPR_LONPL(value) ((US_LONPR_LONPL_Msk &amp; ((value) &lt;&lt; US_LONPR_LONPL_Pos)))</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="comment">/* -------- US_LONDL : (USART Offset: 0x0068) LON Data Length Register -------- */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#define US_LONDL_LONDL_Pos 0</span>
<a name="l00426"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga0d8bcd68f000f0a4dafcffb46c9a2676">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONDL_LONDL_Msk (0xffu &lt;&lt; US_LONDL_LONDL_Pos) </span><span class="comment">/**&lt; \brief (US_LONDL) LON Data Length */</span>
<a name="l00427"></a>00427 <span class="preprocessor">#define US_LONDL_LONDL(value) ((US_LONDL_LONDL_Msk &amp; ((value) &lt;&lt; US_LONDL_LONDL_Pos)))</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="comment">/* -------- US_LONL2HDR : (USART Offset: 0x006C) LON L2HDR Register -------- */</span>
<a name="l00429"></a>00429 <span class="preprocessor">#define US_LONL2HDR_BLI_Pos 0</span>
<a name="l00430"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9bc3e9b49784b27a06af70214f4abcaa">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONL2HDR_BLI_Msk (0x3fu &lt;&lt; US_LONL2HDR_BLI_Pos) </span><span class="comment">/**&lt; \brief (US_LONL2HDR) LON Backlog Increment */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define US_LONL2HDR_BLI(value) ((US_LONL2HDR_BLI_Msk &amp; ((value) &lt;&lt; US_LONL2HDR_BLI_Pos)))</span>
<a name="l00432"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacb1cec67b7f4a03a8d15fc20ed0a7e2d">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONL2HDR_ALTP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (US_LONL2HDR) LON Alternate Path Bit */</span>
<a name="l00433"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae10d8fac2ee4343c62a4b3406f79d696">00433</a> <span class="preprocessor">#define US_LONL2HDR_PB (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (US_LONL2HDR) LON Priority Bit */</span>
<a name="l00434"></a>00434 <span class="comment">/* -------- US_LONBL : (USART Offset: 0x0070) LON Backlog Register -------- */</span>
<a name="l00435"></a>00435 <span class="preprocessor">#define US_LONBL_LONBL_Pos 0</span>
<a name="l00436"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga10cc796d51a958ae204ba4c3e4f68054">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONBL_LONBL_Msk (0x3fu &lt;&lt; US_LONBL_LONBL_Pos) </span><span class="comment">/**&lt; \brief (US_LONBL) LON Node Backlog Value */</span>
<a name="l00437"></a>00437 <span class="comment">/* -------- US_LONB1TX : (USART Offset: 0x0074) LON Beta1 Tx Register -------- */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define US_LONB1TX_BETA1TX_Pos 0</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaa71d49c61aeb665dd45dce83862ab572">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONB1TX_BETA1TX_Msk (0xffffffu &lt;&lt; US_LONB1TX_BETA1TX_Pos) </span><span class="comment">/**&lt; \brief (US_LONB1TX) LON Beta1 Length after Transmission */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define US_LONB1TX_BETA1TX(value) ((US_LONB1TX_BETA1TX_Msk &amp; ((value) &lt;&lt; US_LONB1TX_BETA1TX_Pos)))</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="comment">/* -------- US_LONB1RX : (USART Offset: 0x0078) LON Beta1 Rx Register -------- */</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define US_LONB1RX_BETA1RX_Pos 0</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5cbb90d895021dd7d7de3acb9b105a74">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONB1RX_BETA1RX_Msk (0xffffffu &lt;&lt; US_LONB1RX_BETA1RX_Pos) </span><span class="comment">/**&lt; \brief (US_LONB1RX) LON Beta1 Length after Reception */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#define US_LONB1RX_BETA1RX(value) ((US_LONB1RX_BETA1RX_Msk &amp; ((value) &lt;&lt; US_LONB1RX_BETA1RX_Pos)))</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="comment">/* -------- US_LONPRIO : (USART Offset: 0x007C) LON Priority Register -------- */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define US_LONPRIO_PSNB_Pos 0</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga3c3c500ef3aabfd548f18dfd3d43075e">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONPRIO_PSNB_Msk (0x7fu &lt;&lt; US_LONPRIO_PSNB_Pos) </span><span class="comment">/**&lt; \brief (US_LONPRIO) LON Priority Slot Number */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define US_LONPRIO_PSNB(value) ((US_LONPRIO_PSNB_Msk &amp; ((value) &lt;&lt; US_LONPRIO_PSNB_Pos)))</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="preprocessor">#define US_LONPRIO_NPS_Pos 8</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga0f6b3008eeb269398f311d7703d0b8e4">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define US_LONPRIO_NPS_Msk (0x7fu &lt;&lt; US_LONPRIO_NPS_Pos) </span><span class="comment">/**&lt; \brief (US_LONPRIO) LON Node Priority Slot */</span>
<a name="l00451"></a>00451 <span class="preprocessor">#define US_LONPRIO_NPS(value) ((US_LONPRIO_NPS_Msk &amp; ((value) &lt;&lt; US_LONPRIO_NPS_Pos)))</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="comment">/* -------- US_IDTTX : (USART Offset: 0x0080) LON IDT Tx Register -------- */</span>
<a name="l00453"></a>00453 <span class="preprocessor">#define US_IDTTX_IDTTX_Pos 0</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga9ef4e634c94f2afa90b025636bb6e94d">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define US_IDTTX_IDTTX_Msk (0xffffffu &lt;&lt; US_IDTTX_IDTTX_Pos) </span><span class="comment">/**&lt; \brief (US_IDTTX) LON Indeterminate Time after Transmission (comm_type = 1 mode only) */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define US_IDTTX_IDTTX(value) ((US_IDTTX_IDTTX_Msk &amp; ((value) &lt;&lt; US_IDTTX_IDTTX_Pos)))</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="comment">/* -------- US_IDTRX : (USART Offset: 0x0084) LON IDT Rx Register -------- */</span>
<a name="l00457"></a>00457 <span class="preprocessor">#define US_IDTRX_IDTRX_Pos 0</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga590a02db1a099e3de1552655390c85d9">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define US_IDTRX_IDTRX_Msk (0xffffffu &lt;&lt; US_IDTRX_IDTRX_Pos) </span><span class="comment">/**&lt; \brief (US_IDTRX) LON Indeterminate Time after Reception (comm_type = 1 mode only) */</span>
<a name="l00459"></a>00459 <span class="preprocessor">#define US_IDTRX_IDTRX(value) ((US_IDTRX_IDTRX_Msk &amp; ((value) &lt;&lt; US_IDTRX_IDTRX_Pos)))</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="comment">/* -------- US_ICDIFF : (USART Offset: 0x0088) IC DIFF Register -------- */</span>
<a name="l00461"></a>00461 <span class="preprocessor">#define US_ICDIFF_ICDIFF_Pos 0</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gae783ba4792566a82626bdaa8ad7315f7">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define US_ICDIFF_ICDIFF_Msk (0xfu &lt;&lt; US_ICDIFF_ICDIFF_Pos) </span><span class="comment">/**&lt; \brief (US_ICDIFF) IC Differentiator Number */</span>
<a name="l00463"></a>00463 <span class="preprocessor">#define US_ICDIFF_ICDIFF(value) ((US_ICDIFF_ICDIFF_Msk &amp; ((value) &lt;&lt; US_ICDIFF_ICDIFF_Pos)))</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="comment">/* -------- US_WPMR : (USART Offset: 0x00E4) Write Protection Mode Register -------- */</span>
<a name="l00465"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gaafe843516c5c2b970682b5219b7b03b1">00465</a> <span class="preprocessor">#define US_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_WPMR) Write Protection Enable */</span>
<a name="l00466"></a>00466 <span class="preprocessor">#define US_WPMR_WPKEY_Pos 8</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga68e18606d5ce0c902f7078f5e84a95b8">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define US_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; US_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (US_WPMR) Write Protection Key */</span>
<a name="l00468"></a>00468 <span class="preprocessor">#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; US_WPMR_WPKEY_Pos)))</span>
<a name="l00469"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga5bcadc89cde78bdf6b072773956e7e29">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define   US_WPMR_WPKEY_PASSWD (0x555341u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (US_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */</span>
<a name="l00470"></a>00470 <span class="comment">/* -------- US_WPSR : (USART Offset: 0x00E8) Write Protection Status Register -------- */</span>
<a name="l00471"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#gacf130470a00a755e30a2bf46a9ccbbbd">00471</a> <span class="preprocessor">#define US_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (US_WPSR) Write Protection Violation Status */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define US_WPSR_WPVSRC_Pos 8</span>
<a name="l00473"></a><a class="code" href="group___s_a_m_e70___u_s_a_r_t.html#ga4241a13f49c2c191c0080cce67d4aa90">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define US_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; US_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (US_WPSR) Write Protection Violation Source */</span>
<a name="l00474"></a>00474 <span class="comment"></span>
<a name="l00475"></a>00475 <span class="comment">/*@}*/</span>
<a name="l00476"></a>00476 
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_USART_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
