/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module DSP19X2_primitive_inst(A1, B1, Z1, DLY_B1, A2, B2, Z2, DLY_B2, CLK, RESET, ACC_FIR, FEEDBACK, LOAD_ACC, UNSIGNED_A, UNSIGNED_B, SATURATE, SHIFT_RIGHT, ROUND, SUBTRACT);
  output [18:0] Z2;
  output [18:0] Z1;
  input UNSIGNED_B;
  input UNSIGNED_A;
  input SUBTRACT;
  input [4:0] SHIFT_RIGHT;
  input SATURATE;
  input ROUND;
  input RESET;
  input LOAD_ACC;
  input [2:0] FEEDBACK;
  output [8:0] DLY_B2;
  output [8:0] DLY_B1;
  input CLK;
  input [8:0] B2;
  input [8:0] B1;
  input [4:0] ACC_FIR;
  input [9:0] A2;
  input [9:0] A1;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$573 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$572 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$571 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$570 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$569 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$568 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$567 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$566 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$565 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$564 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$563 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$562 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$561 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$560 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$559 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$558 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$557 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$556 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$555 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$554 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$553 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$552 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$551 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$550 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$549 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$548 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$547 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$546 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$545 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$544 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$543 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$542 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$541 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$540 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$539 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$538 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$537 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$536 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$535 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$534 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$533 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$532 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$531 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$530 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$529 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$528 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$527 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$526 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$525 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$524 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$clkbufmap.cc:298:execute$398 ;
  wire [9:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 ;
  wire [9:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 ;
  wire [4:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR ;
  wire [8:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 ;
  wire [8:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$CLK ;
  wire [8:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 ;
  wire [8:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 ;
  wire [2:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$FEEDBACK ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$LOAD_ACC ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$RESET ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ROUND ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SATURATE ;
  wire [4:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SUBTRACT ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$UNSIGNED_A ;
  wire \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$UNSIGNED_B ;
  wire [18:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 ;
  wire [18:0] \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:2.15-2.17" *)
  wire [9:0] \$auto$rs_design_edit.cc:820:execute$575.A1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:6.15-6.17" *)
  wire [9:0] \$auto$rs_design_edit.cc:820:execute$575.A2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:12.15-12.22" *)
  wire [4:0] \$auto$rs_design_edit.cc:820:execute$575.ACC_FIR ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:3.15-3.17" *)
  wire [8:0] \$auto$rs_design_edit.cc:820:execute$575.B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:7.15-7.17" *)
  wire [8:0] \$auto$rs_design_edit.cc:820:execute$575.B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:10.9-10.12" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.CLK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:5.16-5.22" *)
  wire [8:0] \$auto$rs_design_edit.cc:820:execute$575.DLY_B1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:9.16-9.22" *)
  wire [8:0] \$auto$rs_design_edit.cc:820:execute$575.DLY_B2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:13.15-13.23" *)
  wire [2:0] \$auto$rs_design_edit.cc:820:execute$575.FEEDBACK ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:14.9-14.17" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.LOAD_ACC ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:11.9-11.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.RESET ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:19.9-19.14" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.ROUND ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:17.9-17.17" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.SATURATE ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:18.15-18.26" *)
  wire [4:0] \$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:20.9-20.17" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.SUBTRACT ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:15.9-15.19" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.UNSIGNED_A ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:16.9-16.19" *)
  wire \$auto$rs_design_edit.cc:820:execute$575.UNSIGNED_B ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:4.17-4.19" *)
  wire [18:0] \$auto$rs_design_edit.cc:820:execute$575.Z1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:8.17-8.19" *)
  wire [18:0] \$auto$rs_design_edit.cc:820:execute$575.Z2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:8.17-8.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:8.17-8.19" *)
  wire [18:0] Z2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:4.17-4.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:4.17-4.19" *)
  wire [18:0] Z1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:16.9-16.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:16.9-16.19" *)
  wire UNSIGNED_B;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:15.9-15.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:15.9-15.19" *)
  wire UNSIGNED_A;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:20.9-20.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:20.9-20.17" *)
  wire SUBTRACT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:18.15-18.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:18.15-18.26" *)
  wire [4:0] SHIFT_RIGHT;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:17.9-17.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:17.9-17.17" *)
  wire SATURATE;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:19.9-19.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:19.9-19.14" *)
  wire ROUND;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:11.9-11.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:11.9-11.14" *)
  wire RESET;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:14.9-14.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:14.9-14.17" *)
  wire LOAD_ACC;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:13.15-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:13.15-13.23" *)
  wire [2:0] FEEDBACK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:9.16-9.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:9.16-9.22" *)
  wire [8:0] DLY_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:5.16-5.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:5.16-5.22" *)
  wire [8:0] DLY_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:10.9-10.12" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:10.9-10.12" *)
  wire CLK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:7.15-7.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:7.15-7.17" *)
  wire [8:0] B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:3.15-3.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:3.15-3.17" *)
  wire [8:0] B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:12.15-12.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:12.15-12.22" *)
  wire [4:0] ACC_FIR;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:6.15-6.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:6.15-6.17" *)
  wire [9:0] A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:2.15-2.17" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/DSP19x2_primitive_inst/EDA-2727/./rtl/DSP19X2_primitive_inst.v:2.15-2.17" *)
  wire [9:0] A1;
  wire [18:0] \$iopadmap$Z2 ;
  wire [18:0] \$iopadmap$Z1 ;
  wire \$iopadmap$UNSIGNED_B ;
  wire \$iopadmap$UNSIGNED_A ;
  wire \$iopadmap$SUBTRACT ;
  wire [4:0] \$iopadmap$SHIFT_RIGHT ;
  wire \$iopadmap$SATURATE ;
  wire \$iopadmap$ROUND ;
  wire \$iopadmap$RESET ;
  wire \$iopadmap$LOAD_ACC ;
  wire [2:0] \$iopadmap$FEEDBACK ;
  wire [8:0] \$iopadmap$DLY_B2 ;
  wire [8:0] \$iopadmap$DLY_B1 ;
  wire \$iopadmap$CLK ;
  wire [8:0] \$iopadmap$B2 ;
  wire [8:0] \$iopadmap$B1 ;
  wire [4:0] \$iopadmap$ACC_FIR ;
  wire [9:0] \$iopadmap$A2 ;
  wire [9:0] \$iopadmap$A1 ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire \$auto$rs_design_edit.cc:568:execute$515 ;
  wire \$auto$rs_design_edit.cc:568:execute$516 ;
  wire \$auto$rs_design_edit.cc:568:execute$517 ;
  wire \$auto$rs_design_edit.cc:568:execute$518 ;
  wire \$auto$rs_design_edit.cc:568:execute$519 ;
  wire \$auto$rs_design_edit.cc:568:execute$520 ;
  wire \$auto$rs_design_edit.cc:568:execute$521 ;
  wire \$auto$rs_design_edit.cc:568:execute$522 ;
  wire \$auto$rs_design_edit.cc:568:execute$523 ;
  wire \$auto$rs_design_edit.cc:568:execute$524 ;
  wire \$auto$rs_design_edit.cc:568:execute$525 ;
  wire \$auto$rs_design_edit.cc:568:execute$526 ;
  wire \$auto$rs_design_edit.cc:568:execute$527 ;
  wire \$auto$rs_design_edit.cc:568:execute$528 ;
  wire \$auto$rs_design_edit.cc:568:execute$529 ;
  wire \$auto$rs_design_edit.cc:568:execute$530 ;
  wire \$auto$rs_design_edit.cc:568:execute$531 ;
  wire \$auto$rs_design_edit.cc:568:execute$532 ;
  wire \$auto$rs_design_edit.cc:568:execute$533 ;
  wire \$auto$rs_design_edit.cc:568:execute$534 ;
  wire \$auto$rs_design_edit.cc:568:execute$535 ;
  wire \$auto$rs_design_edit.cc:568:execute$536 ;
  wire \$auto$rs_design_edit.cc:568:execute$537 ;
  wire \$auto$rs_design_edit.cc:568:execute$538 ;
  wire \$auto$rs_design_edit.cc:568:execute$539 ;
  wire \$auto$rs_design_edit.cc:568:execute$540 ;
  wire \$auto$rs_design_edit.cc:568:execute$541 ;
  wire \$auto$rs_design_edit.cc:568:execute$542 ;
  wire \$auto$rs_design_edit.cc:568:execute$543 ;
  wire \$auto$rs_design_edit.cc:568:execute$544 ;
  wire \$auto$rs_design_edit.cc:568:execute$545 ;
  wire \$auto$rs_design_edit.cc:568:execute$546 ;
  wire \$auto$rs_design_edit.cc:568:execute$547 ;
  wire \$auto$rs_design_edit.cc:568:execute$548 ;
  wire \$auto$rs_design_edit.cc:568:execute$549 ;
  wire \$auto$rs_design_edit.cc:568:execute$550 ;
  wire \$auto$rs_design_edit.cc:568:execute$551 ;
  wire \$auto$rs_design_edit.cc:568:execute$552 ;
  wire \$auto$rs_design_edit.cc:568:execute$553 ;
  wire \$auto$rs_design_edit.cc:568:execute$554 ;
  wire \$auto$rs_design_edit.cc:568:execute$555 ;
  wire \$auto$rs_design_edit.cc:568:execute$556 ;
  wire \$auto$rs_design_edit.cc:568:execute$557 ;
  wire \$auto$rs_design_edit.cc:568:execute$558 ;
  wire \$auto$rs_design_edit.cc:568:execute$559 ;
  wire \$auto$rs_design_edit.cc:568:execute$560 ;
  wire \$auto$rs_design_edit.cc:568:execute$561 ;
  wire \$auto$rs_design_edit.cc:568:execute$562 ;
  wire \$auto$rs_design_edit.cc:568:execute$563 ;
  wire \$auto$rs_design_edit.cc:568:execute$564 ;
  wire \$auto$rs_design_edit.cc:568:execute$565 ;
  wire \$auto$rs_design_edit.cc:568:execute$566 ;
  wire \$auto$rs_design_edit.cc:568:execute$567 ;
  wire \$auto$rs_design_edit.cc:568:execute$568 ;
  wire \$auto$rs_design_edit.cc:568:execute$569 ;
  wire \$auto$rs_design_edit.cc:568:execute$570 ;
  wire \$auto$rs_design_edit.cc:568:execute$571 ;
  wire \$auto$rs_design_edit.cc:568:execute$572 ;
  wire \$auto$rs_design_edit.cc:568:execute$573 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$515 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$516 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$517 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$518 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$519 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$520 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$521 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$522 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$523 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A1_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$524 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A1 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$525 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$526 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$527 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$528 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$529 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$530 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$531 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$532 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$533 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.A2_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$534 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.A2 [9]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.ACC_FIR  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$535 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.ACC_FIR [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.ACC_FIR_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$536 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.ACC_FIR [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.ACC_FIR_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$537 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.ACC_FIR [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.ACC_FIR_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$538 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.ACC_FIR [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.ACC_FIR_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$539 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.ACC_FIR [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$540 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$541 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$542 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$543 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$544 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$545 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$546 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$547 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B1_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$548 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B1 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$549 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$550 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$551 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$552 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$553 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$554 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [5]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$555 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [6]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$556 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [7]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.B2_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$557 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.B2 [8]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.CLK  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$558 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.CLK ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$CLK )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B1_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1 [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.DLY_B2_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2 [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.DLY_B2 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.FEEDBACK  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$559 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.FEEDBACK [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$FEEDBACK [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.FEEDBACK_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$560 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.FEEDBACK [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$FEEDBACK [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.FEEDBACK_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$561 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.FEEDBACK [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$FEEDBACK [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.LOAD_ACC  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$562 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.LOAD_ACC ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$LOAD_ACC )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.RESET  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$563 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.RESET ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$RESET )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.ROUND  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$564 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.ROUND ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ROUND )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SATURATE  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$565 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SATURATE ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SATURATE )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SHIFT_RIGHT  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$566 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT [0]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SHIFT_RIGHT_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$567 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT [1]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SHIFT_RIGHT_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$568 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT [2]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SHIFT_RIGHT_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$569 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT [3]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SHIFT_RIGHT_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$570 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT [4]),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.SUBTRACT  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$571 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.SUBTRACT ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SUBTRACT )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.UNSIGNED_A  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$572 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.UNSIGNED_A ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$UNSIGNED_A )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.UNSIGNED_B  (
    .EN(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$573 ),
    .I(\$auto$rs_design_edit.cc:820:execute$575.UNSIGNED_B ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$UNSIGNED_B )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_10  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [10]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_11  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [11]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_12  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [12]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_13  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [13]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_14  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [14]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_15  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [15]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_16  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [16]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_17  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [17]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_18  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [18]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z1_9  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1 [9]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [0]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_1  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [1]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_10  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [10]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_11  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [11]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_12  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [12]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_13  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [13]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_14  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [14]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_15  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [15]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_16  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [16]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_17  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [17]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_18  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [18]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_2  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [2]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_3  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [3]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_4  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [4]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_5  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [5]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_6  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [6]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_7  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [7]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_8  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [8]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DSP19X2_primitive_inst.Z2_9  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2 [9]),
    .O(\$auto$rs_design_edit.cc:820:execute$575.Z2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$clkbufmap.cc:265:execute$396  (
    .I(\$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$CLK ),
    .O(\$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$clkbufmap.cc:298:execute$398 )
  );
  fabric_DSP19X2_primitive_inst \$auto$rs_design_edit.cc:818:execute$574  (
    .\$auto$rs_design_edit.cc:568:execute$573 (\$auto$rs_design_edit.cc:568:execute$573 ),
    .\$auto$rs_design_edit.cc:568:execute$572 (\$auto$rs_design_edit.cc:568:execute$572 ),
    .\$auto$rs_design_edit.cc:568:execute$571 (\$auto$rs_design_edit.cc:568:execute$571 ),
    .\$auto$rs_design_edit.cc:568:execute$570 (\$auto$rs_design_edit.cc:568:execute$570 ),
    .\$auto$rs_design_edit.cc:568:execute$569 (\$auto$rs_design_edit.cc:568:execute$569 ),
    .\$auto$rs_design_edit.cc:568:execute$568 (\$auto$rs_design_edit.cc:568:execute$568 ),
    .\$auto$rs_design_edit.cc:568:execute$567 (\$auto$rs_design_edit.cc:568:execute$567 ),
    .\$auto$rs_design_edit.cc:568:execute$566 (\$auto$rs_design_edit.cc:568:execute$566 ),
    .\$auto$rs_design_edit.cc:568:execute$565 (\$auto$rs_design_edit.cc:568:execute$565 ),
    .\$auto$rs_design_edit.cc:568:execute$564 (\$auto$rs_design_edit.cc:568:execute$564 ),
    .\$auto$rs_design_edit.cc:568:execute$563 (\$auto$rs_design_edit.cc:568:execute$563 ),
    .\$auto$rs_design_edit.cc:568:execute$562 (\$auto$rs_design_edit.cc:568:execute$562 ),
    .\$auto$rs_design_edit.cc:568:execute$561 (\$auto$rs_design_edit.cc:568:execute$561 ),
    .\$auto$rs_design_edit.cc:568:execute$560 (\$auto$rs_design_edit.cc:568:execute$560 ),
    .\$auto$rs_design_edit.cc:568:execute$559 (\$auto$rs_design_edit.cc:568:execute$559 ),
    .\$auto$rs_design_edit.cc:568:execute$558 (\$auto$rs_design_edit.cc:568:execute$558 ),
    .\$auto$rs_design_edit.cc:568:execute$557 (\$auto$rs_design_edit.cc:568:execute$557 ),
    .\$auto$rs_design_edit.cc:568:execute$556 (\$auto$rs_design_edit.cc:568:execute$556 ),
    .\$auto$rs_design_edit.cc:568:execute$555 (\$auto$rs_design_edit.cc:568:execute$555 ),
    .\$auto$rs_design_edit.cc:568:execute$554 (\$auto$rs_design_edit.cc:568:execute$554 ),
    .\$auto$rs_design_edit.cc:568:execute$553 (\$auto$rs_design_edit.cc:568:execute$553 ),
    .\$auto$rs_design_edit.cc:568:execute$552 (\$auto$rs_design_edit.cc:568:execute$552 ),
    .\$auto$rs_design_edit.cc:568:execute$551 (\$auto$rs_design_edit.cc:568:execute$551 ),
    .\$auto$rs_design_edit.cc:568:execute$550 (\$auto$rs_design_edit.cc:568:execute$550 ),
    .\$auto$rs_design_edit.cc:568:execute$549 (\$auto$rs_design_edit.cc:568:execute$549 ),
    .\$auto$rs_design_edit.cc:568:execute$548 (\$auto$rs_design_edit.cc:568:execute$548 ),
    .\$auto$rs_design_edit.cc:568:execute$547 (\$auto$rs_design_edit.cc:568:execute$547 ),
    .\$auto$rs_design_edit.cc:568:execute$546 (\$auto$rs_design_edit.cc:568:execute$546 ),
    .\$auto$rs_design_edit.cc:568:execute$545 (\$auto$rs_design_edit.cc:568:execute$545 ),
    .\$auto$rs_design_edit.cc:568:execute$544 (\$auto$rs_design_edit.cc:568:execute$544 ),
    .\$auto$rs_design_edit.cc:568:execute$543 (\$auto$rs_design_edit.cc:568:execute$543 ),
    .\$auto$rs_design_edit.cc:568:execute$542 (\$auto$rs_design_edit.cc:568:execute$542 ),
    .\$auto$rs_design_edit.cc:568:execute$541 (\$auto$rs_design_edit.cc:568:execute$541 ),
    .\$auto$rs_design_edit.cc:568:execute$540 (\$auto$rs_design_edit.cc:568:execute$540 ),
    .\$auto$rs_design_edit.cc:568:execute$539 (\$auto$rs_design_edit.cc:568:execute$539 ),
    .\$auto$rs_design_edit.cc:568:execute$538 (\$auto$rs_design_edit.cc:568:execute$538 ),
    .\$auto$rs_design_edit.cc:568:execute$537 (\$auto$rs_design_edit.cc:568:execute$537 ),
    .\$auto$rs_design_edit.cc:568:execute$536 (\$auto$rs_design_edit.cc:568:execute$536 ),
    .\$auto$rs_design_edit.cc:568:execute$535 (\$auto$rs_design_edit.cc:568:execute$535 ),
    .\$auto$rs_design_edit.cc:568:execute$534 (\$auto$rs_design_edit.cc:568:execute$534 ),
    .\$auto$rs_design_edit.cc:568:execute$533 (\$auto$rs_design_edit.cc:568:execute$533 ),
    .\$auto$rs_design_edit.cc:568:execute$532 (\$auto$rs_design_edit.cc:568:execute$532 ),
    .\$auto$rs_design_edit.cc:568:execute$531 (\$auto$rs_design_edit.cc:568:execute$531 ),
    .\$auto$rs_design_edit.cc:568:execute$530 (\$auto$rs_design_edit.cc:568:execute$530 ),
    .\$auto$rs_design_edit.cc:568:execute$529 (\$auto$rs_design_edit.cc:568:execute$529 ),
    .\$auto$rs_design_edit.cc:568:execute$528 (\$auto$rs_design_edit.cc:568:execute$528 ),
    .\$auto$rs_design_edit.cc:568:execute$527 (\$auto$rs_design_edit.cc:568:execute$527 ),
    .\$auto$rs_design_edit.cc:568:execute$526 (\$auto$rs_design_edit.cc:568:execute$526 ),
    .\$auto$rs_design_edit.cc:568:execute$525 (\$auto$rs_design_edit.cc:568:execute$525 ),
    .\$auto$rs_design_edit.cc:568:execute$524 (\$auto$rs_design_edit.cc:568:execute$524 ),
    .\$auto$rs_design_edit.cc:568:execute$523 (\$auto$rs_design_edit.cc:568:execute$523 ),
    .\$auto$rs_design_edit.cc:568:execute$522 (\$auto$rs_design_edit.cc:568:execute$522 ),
    .\$auto$rs_design_edit.cc:568:execute$521 (\$auto$rs_design_edit.cc:568:execute$521 ),
    .\$auto$rs_design_edit.cc:568:execute$520 (\$auto$rs_design_edit.cc:568:execute$520 ),
    .\$auto$rs_design_edit.cc:568:execute$519 (\$auto$rs_design_edit.cc:568:execute$519 ),
    .\$auto$rs_design_edit.cc:568:execute$518 (\$auto$rs_design_edit.cc:568:execute$518 ),
    .\$auto$rs_design_edit.cc:568:execute$517 (\$auto$rs_design_edit.cc:568:execute$517 ),
    .\$auto$rs_design_edit.cc:568:execute$516 (\$auto$rs_design_edit.cc:568:execute$516 ),
    .\$auto$rs_design_edit.cc:568:execute$515 (\$auto$rs_design_edit.cc:568:execute$515 ),
    .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
    .\$iopadmap$A1 (\$iopadmap$A1 ),
    .\$iopadmap$A2 (\$iopadmap$A2 ),
    .\$iopadmap$ACC_FIR (\$iopadmap$ACC_FIR ),
    .\$iopadmap$B1 (\$iopadmap$B1 ),
    .\$iopadmap$B2 (\$iopadmap$B2 ),
    .\$iopadmap$DLY_B1 (\$iopadmap$DLY_B1 ),
    .\$iopadmap$DLY_B2 (\$iopadmap$DLY_B2 ),
    .\$iopadmap$FEEDBACK (\$iopadmap$FEEDBACK ),
    .\$iopadmap$LOAD_ACC (\$iopadmap$LOAD_ACC ),
    .\$iopadmap$RESET (\$iopadmap$RESET ),
    .\$iopadmap$ROUND (\$iopadmap$ROUND ),
    .\$iopadmap$SATURATE (\$iopadmap$SATURATE ),
    .\$iopadmap$SHIFT_RIGHT (\$iopadmap$SHIFT_RIGHT ),
    .\$iopadmap$SUBTRACT (\$iopadmap$SUBTRACT ),
    .\$iopadmap$UNSIGNED_A (\$iopadmap$UNSIGNED_A ),
    .\$iopadmap$UNSIGNED_B (\$iopadmap$UNSIGNED_B ),
    .\$iopadmap$Z1 (\$iopadmap$Z1 ),
    .\$iopadmap$Z2 (\$iopadmap$Z2 )
  );
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$573  = \$auto$rs_design_edit.cc:568:execute$573 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$572  = \$auto$rs_design_edit.cc:568:execute$572 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$571  = \$auto$rs_design_edit.cc:568:execute$571 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$570  = \$auto$rs_design_edit.cc:568:execute$570 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$569  = \$auto$rs_design_edit.cc:568:execute$569 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$568  = \$auto$rs_design_edit.cc:568:execute$568 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$567  = \$auto$rs_design_edit.cc:568:execute$567 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$566  = \$auto$rs_design_edit.cc:568:execute$566 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$565  = \$auto$rs_design_edit.cc:568:execute$565 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$564  = \$auto$rs_design_edit.cc:568:execute$564 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$563  = \$auto$rs_design_edit.cc:568:execute$563 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$562  = \$auto$rs_design_edit.cc:568:execute$562 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$561  = \$auto$rs_design_edit.cc:568:execute$561 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$560  = \$auto$rs_design_edit.cc:568:execute$560 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$559  = \$auto$rs_design_edit.cc:568:execute$559 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$558  = \$auto$rs_design_edit.cc:568:execute$558 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$557  = \$auto$rs_design_edit.cc:568:execute$557 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$556  = \$auto$rs_design_edit.cc:568:execute$556 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$555  = \$auto$rs_design_edit.cc:568:execute$555 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$554  = \$auto$rs_design_edit.cc:568:execute$554 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$553  = \$auto$rs_design_edit.cc:568:execute$553 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$552  = \$auto$rs_design_edit.cc:568:execute$552 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$551  = \$auto$rs_design_edit.cc:568:execute$551 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$550  = \$auto$rs_design_edit.cc:568:execute$550 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$549  = \$auto$rs_design_edit.cc:568:execute$549 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$548  = \$auto$rs_design_edit.cc:568:execute$548 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$547  = \$auto$rs_design_edit.cc:568:execute$547 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$546  = \$auto$rs_design_edit.cc:568:execute$546 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$545  = \$auto$rs_design_edit.cc:568:execute$545 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$544  = \$auto$rs_design_edit.cc:568:execute$544 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$543  = \$auto$rs_design_edit.cc:568:execute$543 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$542  = \$auto$rs_design_edit.cc:568:execute$542 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$541  = \$auto$rs_design_edit.cc:568:execute$541 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$540  = \$auto$rs_design_edit.cc:568:execute$540 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$539  = \$auto$rs_design_edit.cc:568:execute$539 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$538  = \$auto$rs_design_edit.cc:568:execute$538 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$537  = \$auto$rs_design_edit.cc:568:execute$537 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$536  = \$auto$rs_design_edit.cc:568:execute$536 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$535  = \$auto$rs_design_edit.cc:568:execute$535 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$534  = \$auto$rs_design_edit.cc:568:execute$534 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$533  = \$auto$rs_design_edit.cc:568:execute$533 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$532  = \$auto$rs_design_edit.cc:568:execute$532 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$531  = \$auto$rs_design_edit.cc:568:execute$531 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$530  = \$auto$rs_design_edit.cc:568:execute$530 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$529  = \$auto$rs_design_edit.cc:568:execute$529 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$528  = \$auto$rs_design_edit.cc:568:execute$528 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$527  = \$auto$rs_design_edit.cc:568:execute$527 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$526  = \$auto$rs_design_edit.cc:568:execute$526 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$525  = \$auto$rs_design_edit.cc:568:execute$525 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$524  = \$auto$rs_design_edit.cc:568:execute$524 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$523  = \$auto$rs_design_edit.cc:568:execute$523 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$522  = \$auto$rs_design_edit.cc:568:execute$522 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$521  = \$auto$rs_design_edit.cc:568:execute$521 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$520  = \$auto$rs_design_edit.cc:568:execute$520 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$519  = \$auto$rs_design_edit.cc:568:execute$519 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$518  = \$auto$rs_design_edit.cc:568:execute$518 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$517  = \$auto$rs_design_edit.cc:568:execute$517 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$516  = \$auto$rs_design_edit.cc:568:execute$516 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$rs_design_edit.cc:568:execute$515  = \$auto$rs_design_edit.cc:568:execute$515 ;
  assign \$auto$clkbufmap.cc:298:execute$398  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$auto$clkbufmap.cc:298:execute$398 ;
  assign \$iopadmap$A1  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A1 ;
  assign \$iopadmap$A2  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$A2 ;
  assign \$iopadmap$ACC_FIR  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ACC_FIR ;
  assign \$iopadmap$B1  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B1 ;
  assign \$iopadmap$B2  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$B2 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B1  = \$iopadmap$DLY_B1 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$DLY_B2  = \$iopadmap$DLY_B2 ;
  assign \$iopadmap$FEEDBACK  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$FEEDBACK ;
  assign \$iopadmap$LOAD_ACC  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$LOAD_ACC ;
  assign \$iopadmap$RESET  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$RESET ;
  assign \$iopadmap$ROUND  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$ROUND ;
  assign \$iopadmap$SATURATE  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SATURATE ;
  assign \$iopadmap$SHIFT_RIGHT  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SHIFT_RIGHT ;
  assign \$iopadmap$SUBTRACT  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$SUBTRACT ;
  assign \$iopadmap$UNSIGNED_A  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$UNSIGNED_A ;
  assign \$iopadmap$UNSIGNED_B  = \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$UNSIGNED_B ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z1  = \$iopadmap$Z1 ;
  assign \$flatten$auto$rs_design_edit.cc:820:execute$575.$iopadmap$Z2  = \$iopadmap$Z2 ;
  assign \$auto$rs_design_edit.cc:820:execute$575.A1  = A1;
  assign \$auto$rs_design_edit.cc:820:execute$575.A2  = A2;
  assign \$auto$rs_design_edit.cc:820:execute$575.ACC_FIR  = ACC_FIR;
  assign \$auto$rs_design_edit.cc:820:execute$575.B1  = B1;
  assign \$auto$rs_design_edit.cc:820:execute$575.B2  = B2;
  assign \$auto$rs_design_edit.cc:820:execute$575.CLK  = CLK;
  assign DLY_B1 = \$auto$rs_design_edit.cc:820:execute$575.DLY_B1 ;
  assign DLY_B2 = \$auto$rs_design_edit.cc:820:execute$575.DLY_B2 ;
  assign \$auto$rs_design_edit.cc:820:execute$575.FEEDBACK  = FEEDBACK;
  assign \$auto$rs_design_edit.cc:820:execute$575.LOAD_ACC  = LOAD_ACC;
  assign \$auto$rs_design_edit.cc:820:execute$575.RESET  = RESET;
  assign \$auto$rs_design_edit.cc:820:execute$575.ROUND  = ROUND;
  assign \$auto$rs_design_edit.cc:820:execute$575.SATURATE  = SATURATE;
  assign \$auto$rs_design_edit.cc:820:execute$575.SHIFT_RIGHT  = SHIFT_RIGHT;
  assign \$auto$rs_design_edit.cc:820:execute$575.SUBTRACT  = SUBTRACT;
  assign \$auto$rs_design_edit.cc:820:execute$575.UNSIGNED_A  = UNSIGNED_A;
  assign \$auto$rs_design_edit.cc:820:execute$575.UNSIGNED_B  = UNSIGNED_B;
  assign Z1 = \$auto$rs_design_edit.cc:820:execute$575.Z1 ;
  assign Z2 = \$auto$rs_design_edit.cc:820:execute$575.Z2 ;
endmodule
