##############################################################
#
# Xilinx Core Generator version 11.1
# Date: Fri Jul 09 05:37:14 2010
#
##############################################################
#
#  This file contains the customisation parameters for a
#  Xilinx CORE Generator IP GUI. It is strongly recommended
#  that you do not manually alter this file as it may cause
#  unexpected and unsupported behavior.
#
##############################################################
#
# BEGIN Project Options
SET addpads = False
SET asysymbol = True
SET busformat = BusFormatAngleBracketNotRipped
SET createndf = False
SET designentry = VHDL
SET device = xc3s1200e
SET devicefamily = spartan3e
SET flowvendor = Foundation_ISE
SET formalverification = False
SET foundationsym = False
SET implementationfiletype = Ngc
SET package = fg320
SET removerpms = False
SET simulationfiles = Behavioral
SET speedgrade = -5
SET verilogsim = True
SET vhdlsim = True
# END Project Options
# BEGIN Select
SELECT Fast_Fourier_Transform family Xilinx,_Inc. 6.0
# END Select
# BEGIN Parameters
CSET ce=false
CSET channels=1
CSET component_name=fft
CSET cyclic_prefix_insertion=false
CSET data_format=fixed_point
CSET fast_butterfly=false
CSET fast_complex_mult=false
CSET implementation_options=automatically_select
CSET input_width=13
CSET memory_options_data=block_ram
CSET memory_options_hybrid=false
CSET memory_options_phase_factors=block_ram
CSET memory_options_reorder=block_ram
CSET number_of_stages_using_block_ram_for_data_and_phase_factors=0
CSET optimize_for_speed_using_xtreme_dsp_slices=false
CSET output_ordering=natural_order
CSET ovflo=false
CSET phase_factor_width=13
CSET rounding_modes=convergent_rounding
CSET run_time_configurable_transform_length=false
CSET scaling_options=unscaled
CSET sclr=false
CSET target_clock_frequency=50
CSET target_data_throughput=1
CSET transform_length=512
# END Parameters
GENERATE
# CRC: 8af05a1e
