Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : FIFO
Version: Q-2019.12
Date   : Wed Feb  8 09:31:34 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          2.72
  Critical Path Slack:          12.31
  Critical Path Clk Period:     15.20
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        396
  Leaf Cell Count:                795
  Buf/Inv Cell Count:              70
  Buf Cell Count:                  11
  Inv Cell Count:                  59
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       566
  Sequential Cell Count:          229
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1462.852881
  Noncombinational Area:  1564.510504
  Buf/Inv Area:            106.232194
  Total Buffer Area:            22.36
  Total Inverter Area:          83.87
  Macro/Black Box Area:      0.000000
  Net Area:                681.268250
  Net XLength        :        6526.52
  Net YLength        :        6490.45
  -----------------------------------
  Cell Area:              3027.363385
  Design Area:            3708.631635
  Net Length        :        13016.97


  Design Rules
  -----------------------------------
  Total Number of Nets:           928
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.25
  -----------------------------------------
  Overall Compile Time:                0.30
  Overall Compile Wall Clock Time:     0.45

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
