--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.389ns.
--------------------------------------------------------------------------------
Slack:                  3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.DMUX    Tshcko                0.652   df/count<6>
                                                       df/count_5
    SLICE_X59Y90.D1      net (fanout=2)        0.824   df/count<5>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (1.986ns logic, 4.307ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  3.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_2
    SLICE_X59Y90.D2      net (fanout=2)        0.802   df/count<2>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.852ns logic, 4.285ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.128ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.CMUX    Tshcko                0.650   df/count<6>
                                                       df/count_3
    SLICE_X59Y90.D3      net (fanout=2)        0.661   df/count<3>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.128ns (1.984ns logic, 4.144ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  3.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X59Y90.D4      net (fanout=2)        0.587   df/count<1>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.989ns logic, 4.070ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  4.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.CQ      Tcko                  0.518   df/count<6>
                                                       df/count_4
    SLICE_X59Y90.D5      net (fanout=2)        0.407   df/count<4>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.852ns logic, 3.890ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  4.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.634ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.AQ      Tcko                  0.518   df/count<6>
                                                       df/count_0
    SLICE_X59Y90.D6      net (fanout=2)        0.299   df/count<0>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (1.852ns logic, 3.782ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  4.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (1.566 - 1.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y92.CQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X58Y92.A1      net (fanout=2)        0.824   df/count<11>
    SLICE_X58Y92.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X58Y92.B5      net (fanout=7)        0.311   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.BMUX    Tilo                  0.341   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (1.817ns logic, 3.793ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  4.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.591ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (1.566 - 1.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y92.BQ      Tcko                  0.518   df/count<11>
                                                       df/count_9
    SLICE_X58Y92.A2      net (fanout=2)        0.805   df/count<9>
    SLICE_X58Y92.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X58Y92.B5      net (fanout=7)        0.311   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.BMUX    Tilo                  0.341   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.591ns (1.817ns logic, 3.774ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  4.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (1.566 - 1.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y92.CMUX    Tshcko                0.650   df/count<11>
                                                       df/count_10
    SLICE_X58Y92.A4      net (fanout=2)        0.605   df/count<10>
    SLICE_X58Y92.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X58Y92.B5      net (fanout=7)        0.311   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.BMUX    Tilo                  0.341   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (1.949ns logic, 3.574ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (1.566 - 1.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y91.DQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X58Y92.A3      net (fanout=2)        0.666   df/count<7>
    SLICE_X58Y92.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X58Y92.B5      net (fanout=7)        0.311   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.BMUX    Tilo                  0.341   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (1.755ns logic, 3.635ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  4.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.360ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (1.566 - 1.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y92.BMUX    Tshcko                0.655   df/count<11>
                                                       df/count_8
    SLICE_X58Y92.A5      net (fanout=2)        0.437   df/count<8>
    SLICE_X58Y92.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X58Y92.B5      net (fanout=7)        0.311   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.BMUX    Tilo                  0.341   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.360ns (1.954ns logic, 3.406ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.566 - 1.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.DQ      Tcko                  0.518   df/count<6>
                                                       df/count_6
    SLICE_X58Y92.A6      net (fanout=2)        0.468   df/count<6>
    SLICE_X58Y92.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X58Y92.B5      net (fanout=7)        0.311   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.BMUX    Tilo                  0.341   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.254ns (1.817ns logic, 3.437ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  4.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/clkout (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (1.566 - 1.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/clkout to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y92.BQ      Tcko                  0.518   df/clkout
                                                       df/clkout
    SLICE_X58Y92.B2      net (fanout=2)        0.667   df/clkout
    SLICE_X58Y92.BMUX    Tilo                  0.376   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=1)        2.658   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (1.728ns logic, 3.325ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  6.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.DMUX    Tshcko                0.652   df/count<6>
                                                       df/count_5
    SLICE_X59Y90.D1      net (fanout=2)        0.824   df/count<5>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X61Y91.SR      net (fanout=1)        0.471   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X61Y91.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.329ns logic, 2.120ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  6.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X61Y90.B4      net (fanout=2)        0.593   df/count<1>
    SLICE_X61Y90.COUT    Topcyb                0.674   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X61Y91.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X61Y91.COUT    Tbyp                  0.114   df/count<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X61Y92.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X61Y92.BMUX    Tcinb                 0.513   Result<11>
                                                       df/Mcount_count_xor<11>
    SLICE_X60Y92.B2      net (fanout=1)        0.799   Result<9>
    SLICE_X60Y92.CLK     Tas                   0.043   df/count<11>
                                                       df/Mcount_count_eqn_91
                                                       df/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.999ns logic, 1.392ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  6.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BQ      Tcko                  0.518   df/count<6>
                                                       df/count_2
    SLICE_X59Y90.D2      net (fanout=2)        0.802   df/count<2>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X61Y91.SR      net (fanout=1)        0.471   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X61Y91.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.195ns logic, 2.098ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  6.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X61Y90.B4      net (fanout=2)        0.593   df/count<1>
    SLICE_X61Y90.COUT    Topcyb                0.674   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X61Y91.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X61Y91.COUT    Tbyp                  0.114   df/count<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X61Y92.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X61Y92.CMUX    Tcinc                 0.417   Result<11>
                                                       df/Mcount_count_xor<11>
    SLICE_X60Y92.C2      net (fanout=1)        0.800   Result<10>
    SLICE_X60Y92.CLK     Tas                   0.035   df/count<11>
                                                       df/Mcount_count_eqn_101
                                                       df/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.895ns logic, 1.393ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  6.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.CMUX    Tshcko                0.650   df/count<6>
                                                       df/count_3
    SLICE_X59Y90.D3      net (fanout=2)        0.661   df/count<3>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X61Y91.SR      net (fanout=1)        0.471   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X61Y91.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.327ns logic, 1.957ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  6.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.DMUX    Tshcko                0.652   df/count<6>
                                                       df/count_5
    SLICE_X61Y91.B4      net (fanout=2)        0.593   df/count<5>
    SLICE_X61Y91.COUT    Topcyb                0.674   df/count<7>
                                                       df/Mcount_count_lut<5>_INV_0
                                                       df/Mcount_count_cy<7>
    SLICE_X61Y92.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X61Y92.BMUX    Tcinb                 0.513   Result<11>
                                                       df/Mcount_count_xor<11>
    SLICE_X60Y92.B2      net (fanout=1)        0.799   Result<9>
    SLICE_X60Y92.CLK     Tas                   0.043   df/count<11>
                                                       df/Mcount_count_eqn_91
                                                       df/count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (1.882ns logic, 1.392ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  6.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X61Y90.B4      net (fanout=2)        0.593   df/count<1>
    SLICE_X61Y90.COUT    Topcyb                0.674   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X61Y91.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X61Y91.COUT    Tbyp                  0.114   df/count<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X61Y92.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X61Y92.DMUX    Tcind                 0.495   Result<11>
                                                       df/Mcount_count_xor<11>
    SLICE_X60Y92.C4      net (fanout=1)        0.641   Result<11>
    SLICE_X60Y92.CLK     Tas                   0.045   df/count<11>
                                                       df/Mcount_count_eqn_111
                                                       df/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (1.983ns logic, 1.234ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  6.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.215ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X59Y90.D4      net (fanout=2)        0.587   df/count<1>
    SLICE_X59Y90.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X58Y92.B1      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X58Y92.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X61Y91.SR      net (fanout=1)        0.471   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X61Y91.CLK     Tsrck                 0.429   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (1.332ns logic, 1.883ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  6.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.DMUX    Tshcko                0.652   df/count<6>
                                                       df/count_5
    SLICE_X61Y91.B4      net (fanout=2)        0.593   df/count<5>
    SLICE_X61Y91.COUT    Topcyb                0.674   df/count<7>
                                                       df/Mcount_count_lut<5>_INV_0
                                                       df/Mcount_count_cy<7>
    SLICE_X61Y92.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X61Y92.CMUX    Tcinc                 0.417   Result<11>
                                                       df/Mcount_count_xor<11>
    SLICE_X60Y92.C2      net (fanout=1)        0.800   Result<10>
    SLICE_X60Y92.CLK     Tas                   0.035   df/count<11>
                                                       df/Mcount_count_eqn_101
                                                       df/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (1.778ns logic, 1.393ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  6.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X61Y90.B4      net (fanout=2)        0.593   df/count<1>
    SLICE_X61Y90.COUT    Topcyb                0.674   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X61Y91.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X61Y91.AMUX    Tcina                 0.397   df/count<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X60Y90.C2      net (fanout=1)        0.800   Result<4>
    SLICE_X60Y90.CLK     Tas                   0.045   df/count<6>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.771ns logic, 1.393ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  6.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.BMUX    Tshcko                0.655   df/count<6>
                                                       df/count_1
    SLICE_X61Y90.B4      net (fanout=2)        0.593   df/count<1>
    SLICE_X61Y90.COUT    Topcyb                0.674   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X61Y91.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X61Y91.BMUX    Tcinb                 0.513   df/count<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X60Y90.D3      net (fanout=1)        0.671   Result<5>
    SLICE_X60Y90.CLK     Tas                   0.032   df/count<6>
                                                       df/Mcount_count_eqn_51
                                                       df/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (1.874ns logic, 1.264ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  6.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.169 - 0.193)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y90.DMUX    Tshcko                0.652   df/count<6>
                                                       df/count_5
    SLICE_X61Y91.B4      net (fanout=2)        0.593   df/count<5>
    SLICE_X61Y91.COUT    Topcyb                0.674   df/count<7>
                                                       df/Mcount_count_lut<5>_INV_0
                                                       df/Mcount_count_cy<7>
    SLICE_X61Y92.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X61Y92.DMUX    Tcind                 0.495   Result<11>
                                                       df/Mcount_count_xor<11>
    SLICE_X60Y92.C4      net (fanout=1)        0.641   Result<11>
    SLICE_X60Y92.CLK     Tas                   0.045   df/count<11>
                                                       df/Mcount_count_eqn_111
                                                       df/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.866ns logic, 1.234ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: ILOGIC_X1Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X61Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X61Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X61Y91.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X58Y92.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X58Y92.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X58Y92.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: df/count<6>/SR
  Logical resource: df/count_1/SR
  Location pin: SLICE_X60Y90.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: df/count<6>/SR
  Logical resource: df/count_3/SR
  Location pin: SLICE_X60Y90.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<6>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X60Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.389|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248 paths, 0 nets, and 60 connections

Design statistics:
   Minimum period:   6.389ns{1}   (Maximum frequency: 156.519MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  3 11:52:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



