<html><body><samp><pre>
<!@TC:1496012554>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017</a>
@N: : <!@TM:1496012554> | Running in 64-bit mode 
File C:\embedded\FPGA projects\example1\default_impl\synwork\example1_default_impl_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:1:7:1:10:@N:NF107:@XP_MSG">top.sv(1)</a><!@TM:1496012554> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\embedded\FPGA projects\example1\top.sv:1:7:1:10:@N:NF107:@XP_MSG">top.sv(1)</a><!@TM:1496012554> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 29 02:02:34 2017

###########################################################]

</pre></samp></body></html>
