{
  "Top": "Add",
  "RtlTop": "Add",
  "RtlPrefix": "",
  "RtlSubPrefix": "Add_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "istream<float>&",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "a_s",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "a_peek",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "istream<float>&",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "b_s",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "b_peek",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "c": {
      "index": "2",
      "direction": "out",
      "srcType": "ostream<float>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "c",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "n": {
      "index": "3",
      "direction": "in",
      "srcType": "long unsigned int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "n",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_interface -m_axi_addr64=1",
      "config_compile -complex-mul-dsp=0",
      "config_compile -name_max_length=253",
      "config_rtl -module_auto_prefix=1",
      "config_rtl -reset_level=low"
    ],
    "DirectiveTcl": ["set_directive_top Add -name Add"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Add"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Add",
    "Version": "1.0",
    "DisplayName": "Add",
    "Revision": "2113548663",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Add_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/nehaprakriya\/Documents\/tapa\/apps\/vadd\/run\/cpp\/Add.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Add_Add_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/Add_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/Add_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Add.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Add_Add_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/Add_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/Add_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Add.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/Add_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "Add_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Add_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst_n"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a_s": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "a_s_",
      "portMap": {
        "a_s_dout": "RD_DATA",
        "a_s_empty_n": "EMPTY_N",
        "a_s_read": "RD_EN"
      },
      "ports": [
        "a_s_dout",
        "a_s_empty_n",
        "a_s_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_peek": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "a_peek_",
      "portMap": {
        "a_peek_dout": "RD_DATA",
        "a_peek_empty_n": "EMPTY_N",
        "a_peek_read": "RD_EN"
      },
      "ports": [
        "a_peek_dout",
        "a_peek_empty_n",
        "a_peek_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b_s": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "b_s_",
      "portMap": {
        "b_s_dout": "RD_DATA",
        "b_s_empty_n": "EMPTY_N",
        "b_s_read": "RD_EN"
      },
      "ports": [
        "b_s_dout",
        "b_s_empty_n",
        "b_s_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_peek": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "b_peek_",
      "portMap": {
        "b_peek_dout": "RD_DATA",
        "b_peek_empty_n": "EMPTY_N",
        "b_peek_read": "RD_EN"
      },
      "ports": [
        "b_peek_dout",
        "b_peek_empty_n",
        "b_peek_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "c": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "c_",
      "portMap": {
        "c_din": "WR_DATA",
        "c_full_n": "FULL_N",
        "c_write": "WR_EN"
      },
      "ports": [
        "c_din",
        "c_full_n",
        "c_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"n": "DATA"},
      "ports": ["n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "n"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_s_dout": {
      "dir": "in",
      "width": "33"
    },
    "a_s_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "a_s_read": {
      "dir": "out",
      "width": "1"
    },
    "a_peek_dout": {
      "dir": "in",
      "width": "33"
    },
    "a_peek_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "a_peek_read": {
      "dir": "out",
      "width": "1"
    },
    "b_s_dout": {
      "dir": "in",
      "width": "33"
    },
    "b_s_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "b_s_read": {
      "dir": "out",
      "width": "1"
    },
    "b_peek_dout": {
      "dir": "in",
      "width": "33"
    },
    "b_peek_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "b_peek_read": {
      "dir": "out",
      "width": "1"
    },
    "c_din": {
      "dir": "out",
      "width": "33"
    },
    "c_full_n": {
      "dir": "in",
      "width": "1"
    },
    "c_write": {
      "dir": "out",
      "width": "1"
    },
    "n": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Add",
      "Instances": [{
          "ModuleName": "Add_Pipeline_VITIS_LOOP_29_1",
          "InstanceName": "grp_Add_Pipeline_VITIS_LOOP_29_1_fu_88"
        }]
    },
    "Info": {
      "Add_Pipeline_VITIS_LOOP_29_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Add_Pipeline_VITIS_LOOP_29_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "498",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "367",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Add": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.342"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "502",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "414",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-08 14:03:54 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
