<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1964' ll='1966' type='void llvm::TargetLoweringBase::setHasExtractBitsInsn(bool hasExtractInsn = true)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1960'>/// Tells the code generator that the target has BitExtract instructions.
  /// The code generator will aggressively sink &quot;shift&quot;s into the blocks of
  /// their users if the users will generate &quot;and&quot; instructions which can be
  /// combined with &quot;shift&quot; to BitExtract instructions.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='625' u='c' c='_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='251' u='c' c='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='409' u='c' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
