verilog xil_defaultlib --include "../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_addhbi.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_addibs.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_budfYi.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_budg8j.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_grobkb.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_grodEe.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_marjbC.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_muxkbM.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta_shieOg.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/log_2_64bit.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/9196/hdl/verilog/HTA2048_theta.v" \
"../../../bd/design_1/ip/design_1_HTA2048_theta_0_0/sim/design_1_HTA2048_theta_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/0510/hdl/verilog/HLS_SPFA_KWTA_HTAbkb.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/0510/hdl/verilog/HLS_SPFA_KWTA_in_dEe.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/0510/hdl/verilog/HLS_SPFA_KWTA.v" \
"../../../bd/design_1/ip/design_1_HLS_SPFA_KWTA_0_0/sim/design_1_HLS_SPFA_KWTA_0_0.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/383f/hdl/verilog/KWTA_theta_heap_tcud.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/383f/hdl/verilog/KWTA_theta_used_fbkb.v" \
"../../../../Algorithm_SPFA_KWTA_test.srcs/sources_1/bd/design_1/ipshared/383f/hdl/verilog/KWTA_theta.v" \
"../../../bd/design_1/ip/design_1_KWTA_theta_0_0/sim/design_1_KWTA_theta_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
