Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 14 20:21:32 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.388        0.000                      0                   71        0.143        0.000                      0                   71       16.667        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
CLK_I           {0.000 41.667}     83.333          12.000          
  clk16         {0.000 31.250}     62.500          16.000          
  clk_feedback  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                            16.667        0.000                       0                     1  
  clk16              59.388        0.000                      0                   67        0.143        0.000                      0                   67       30.750        0.000                       0                    46  
  clk_feedback                                                                                                                                                   16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk16              clk16                   59.600        0.000                      0                    4        0.812        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk16
  To Clock:  clk16

Setup :            0  Failing Endpoints,  Worst Slack       59.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.388ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.940ns (33.033%)  route 1.906ns (66.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     6.646 f  rx_slave/baud_counter_reg[1]/Q
                         net (fo=4, routed)           1.114     7.760    rx_slave/baud_counter_reg_n_0_[1]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.152     7.912 r  rx_slave/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.601     8.514    rx_slave/FSM_sequential_state[3]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.846 r  rx_slave/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190     9.036    rx_slave/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.424    rx_slave/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 59.388    

Slack (MET) :             59.388ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.940ns (33.033%)  route 1.906ns (66.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     6.646 f  rx_slave/baud_counter_reg[1]/Q
                         net (fo=4, routed)           1.114     7.760    rx_slave/baud_counter_reg_n_0_[1]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.152     7.912 r  rx_slave/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.601     8.514    rx_slave/FSM_sequential_state[3]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.846 r  rx_slave/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190     9.036    rx_slave/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.424    rx_slave/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 59.388    

Slack (MET) :             59.388ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.940ns (33.033%)  route 1.906ns (66.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     6.646 f  rx_slave/baud_counter_reg[1]/Q
                         net (fo=4, routed)           1.114     7.760    rx_slave/baud_counter_reg_n_0_[1]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.152     7.912 r  rx_slave/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.601     8.514    rx_slave/FSM_sequential_state[3]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.846 r  rx_slave/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190     9.036    rx_slave/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.424    rx_slave/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 59.388    

Slack (MET) :             59.388ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.940ns (33.033%)  route 1.906ns (66.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     6.646 f  rx_slave/baud_counter_reg[1]/Q
                         net (fo=4, routed)           1.114     7.760    rx_slave/baud_counter_reg_n_0_[1]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.152     7.912 r  rx_slave/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.601     8.514    rx_slave/FSM_sequential_state[3]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     8.846 r  rx_slave/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.190     9.036    rx_slave/FSM_sequential_state[3]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y36          FDRE (Setup_fdre_C_CE)      -0.205    68.424    rx_slave/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         68.424    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 59.388    

Slack (MET) :             59.485ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.766ns (27.837%)  route 1.986ns (72.163%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 68.340 - 62.500 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.628     6.188    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     6.706 r  tx_slave/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.808     7.514    tx_slave/FSM_onehot_state_reg[2]_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     7.638 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.658     8.296    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.420 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.520     8.940    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.511    68.340    tx_slave/CLK
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.326    68.666    
                         clock uncertainty           -0.036    68.630    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.205    68.425    tx_slave/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         68.425    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 59.485    

Slack (MET) :             59.485ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.766ns (27.837%)  route 1.986ns (72.163%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 68.340 - 62.500 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.628     6.188    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     6.706 r  tx_slave/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.808     7.514    tx_slave/FSM_onehot_state_reg[2]_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     7.638 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.658     8.296    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.420 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.520     8.940    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.511    68.340    tx_slave/CLK
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.326    68.666    
                         clock uncertainty           -0.036    68.630    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.205    68.425    tx_slave/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         68.425    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 59.485    

Slack (MET) :             59.485ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.766ns (27.837%)  route 1.986ns (72.163%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 68.340 - 62.500 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.628     6.188    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     6.706 r  tx_slave/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.808     7.514    tx_slave/FSM_onehot_state_reg[2]_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     7.638 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.658     8.296    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.420 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.520     8.940    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.511    68.340    tx_slave/CLK
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.326    68.666    
                         clock uncertainty           -0.036    68.630    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.205    68.425    tx_slave/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         68.425    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 59.485    

Slack (MET) :             59.485ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.766ns (27.837%)  route 1.986ns (72.163%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 68.340 - 62.500 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.628     6.188    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     6.706 r  tx_slave/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.808     7.514    tx_slave/FSM_onehot_state_reg[2]_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     7.638 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.658     8.296    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.420 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.520     8.940    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.511    68.340    tx_slave/CLK
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.326    68.666    
                         clock uncertainty           -0.036    68.630    
    SLICE_X7Y34          FDRE (Setup_fdre_C_CE)      -0.205    68.425    tx_slave/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         68.425    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 59.485    

Slack (MET) :             59.574ns  (required time - arrival time)
  Source:                 rx_slave/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.940ns (32.421%)  route 1.959ns (67.579%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     6.646 f  rx_slave/baud_counter_reg[1]/Q
                         net (fo=4, routed)           1.114     7.760    rx_slave/baud_counter_reg_n_0_[1]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.152     7.912 r  rx_slave/FSM_sequential_state[3]_i_3/O
                         net (fo=3, routed)           0.845     8.757    rx_slave/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.332     9.089 r  rx_slave/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     9.089    rx_slave/rx_data[0]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  rx_slave/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X5Y35          FDRE                                         r  rx_slave/rx_data_reg[0]/C
                         clock pessimism              0.327    68.668    
                         clock uncertainty           -0.036    68.632    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031    68.663    rx_slave/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         68.663    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                 59.574    

Slack (MET) :             59.733ns  (required time - arrival time)
  Source:                 tx_slave/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.766ns (29.893%)  route 1.796ns (70.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 68.340 - 62.500 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.628     6.188    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     6.706 r  tx_slave/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.808     7.514    tx_slave/FSM_onehot_state_reg[2]_0
    SLICE_X6Y34          LUT4 (Prop_lut4_I0_O)        0.124     7.638 r  tx_slave/FSM_onehot_state[9]_i_2/O
                         net (fo=1, routed)           0.658     8.296    tx_slave/FSM_onehot_state[9]_i_2_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.124     8.420 r  tx_slave/FSM_onehot_state[9]_i_1/O
                         net (fo=10, routed)          0.331     8.750    tx_slave/FSM_onehot_state[9]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.511    68.340    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.348    68.688    
                         clock uncertainty           -0.036    68.652    
    SLICE_X6Y34          FDRE (Setup_fdre_C_CE)      -0.169    68.483    tx_slave/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         68.483    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 59.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 counter/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    counter/CLK
    SLICE_X7Y35          FDRE                                         r  counter/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  counter/address_reg[0]/Q
                         net (fo=12, routed)          0.090     2.069    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.045     2.114 r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.114    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[3]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.386    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X6Y35          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
                         clock pessimism             -0.535     1.851    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.120     1.971    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X6Y35          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     2.002 r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.058    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[3]
    SLICE_X6Y35          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.386    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X6Y35          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]/C
                         clock pessimism             -0.548     1.838    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.060     1.898    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            counter/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    tx_slave/CLK
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  tx_slave/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.120     2.099    counter/TX_DONE
    SLICE_X5Y34          FDRE                                         r  counter/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    counter/CLK
    SLICE_X5Y34          FDRE                                         r  counter/state_reg/C
                         clock pessimism             -0.533     1.852    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.078     1.930    counter/state_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     2.092    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[0]
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]/C
                         clock pessimism             -0.547     1.838    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.075     1.913    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.253%)  route 0.151ns (51.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    tx_slave/CLK
    SLICE_X7Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  tx_slave/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.151     2.130    tx_slave/FSM_onehot_state_reg_n_0_[1]
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.534     1.851    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.087     1.938    tx_slave/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/Q
                         net (fo=1, routed)           0.170     2.149    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[4]
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]/C
                         clock pessimism             -0.547     1.838    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.076     1.914    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.378%)  route 0.132ns (44.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     2.002 r  tx_slave/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.132     2.134    tx_slave/FSM_onehot_state_reg[5]_0
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.547     1.838    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.060     1.898    tx_slave/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 counter/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.681%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    counter/CLK
    SLICE_X7Y35          FDRE                                         r  counter/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  counter/address_reg[3]/Q
                         net (fo=9, routed)           0.160     2.139    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[3]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.045     2.184 r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.184    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X5Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
                         clock pessimism             -0.533     1.852    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.092     1.944    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.413%)  route 0.169ns (47.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    counter/CLK
    SLICE_X7Y35          FDRE                                         r  counter/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  counter/address_reg[3]/Q
                         net (fo=9, routed)           0.169     2.148    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.045     2.193 r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.193    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg[2]_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X4Y34          FDRE                                         r  block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/C
                         clock pessimism             -0.533     1.852    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.092     1.944    block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tx_slave/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            tx_slave/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk16
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.344%)  route 0.175ns (51.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     2.002 r  tx_slave/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.175     2.177    tx_slave/FSM_onehot_state_reg[2]_0
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.858     2.385    tx_slave/CLK
    SLICE_X6Y34          FDRE                                         r  tx_slave/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.547     1.838    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.090     1.928    tx_slave/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk16
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { clock/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    clock/CLK_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X6Y35      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y35      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X4Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y35      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X6Y35      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X5Y34      block_mem/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk16
  To Clock:  clk16

Setup :            0  Failing Endpoints,  Worst Slack       59.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.600ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.744ns (33.420%)  route 1.482ns (66.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     6.609 r  rx_slave/FSM_sequential_state_reg[3]/Q
                         net (fo=10, routed)          0.828     7.437    rx_slave/state__0[3]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.325     7.762 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.655     8.416    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDCE                                         f  rx_slave/baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.613    68.016    rx_slave/baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         68.016    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 59.600    

Slack (MET) :             59.600ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.744ns (33.420%)  route 1.482ns (66.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     6.609 r  rx_slave/FSM_sequential_state_reg[3]/Q
                         net (fo=10, routed)          0.828     7.437    rx_slave/state__0[3]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.325     7.762 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.655     8.416    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDCE                                         f  rx_slave/baud_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[2]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.613    68.016    rx_slave/baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         68.016    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 59.600    

Slack (MET) :             59.646ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.744ns (33.420%)  route 1.482ns (66.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     6.609 r  rx_slave/FSM_sequential_state_reg[3]/Q
                         net (fo=10, routed)          0.828     7.437    rx_slave/state__0[3]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.325     7.762 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.655     8.416    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDPE                                         f  rx_slave/baud_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y35          FDPE                                         r  rx_slave/baud_counter_reg[0]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y35          FDPE (Recov_fdpe_C_PRE)     -0.567    68.062    rx_slave/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         68.062    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 59.646    

Slack (MET) :             59.646ns  (required time - arrival time)
  Source:                 rx_slave/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk16 rise@62.500ns - clk16 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.744ns (33.420%)  route 1.482ns (66.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 68.341 - 62.500 ) 
    Source Clock Delay      (SCD):    6.190ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.011ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.630     6.190    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     6.609 r  rx_slave/FSM_sequential_state_reg[3]/Q
                         net (fo=10, routed)          0.828     7.437    rx_slave/state__0[3]
    SLICE_X4Y35          LUT4 (Prop_lut4_I3_O)        0.325     7.762 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.655     8.416    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDPE                                         f  rx_slave/baud_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)     62.500    62.500 r  
    L17                                               0.000    62.500 r  CLK_I (IN)
                         net (fo=0)                   0.000    62.500    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         1.406    63.905 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           1.162    65.067    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.150 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    66.737    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    66.828 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          1.512    68.341    rx_slave/CLK
    SLICE_X4Y35          FDPE                                         r  rx_slave/baud_counter_reg[3]/C
                         clock pessimism              0.324    68.665    
                         clock uncertainty           -0.036    68.629    
    SLICE_X4Y35          FDPE (Recov_fdpe_C_PRE)     -0.567    68.062    rx_slave/baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         68.062    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                 59.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.185ns (27.715%)  route 0.483ns (72.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  rx_slave/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.237     2.216    rx_slave/state__0[0]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.044     2.260 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.246     2.505    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDCE                                         f  rx_slave/baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.386    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[1]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.159     1.694    rx_slave/baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.185ns (27.715%)  route 0.483ns (72.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  rx_slave/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.237     2.216    rx_slave/state__0[0]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.044     2.260 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.246     2.505    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDCE                                         f  rx_slave/baud_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.386    rx_slave/CLK
    SLICE_X4Y35          FDCE                                         r  rx_slave/baud_counter_reg[2]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X4Y35          FDCE (Remov_fdce_C_CLR)     -0.159     1.694    rx_slave/baud_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[0]/PRE
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.185ns (27.715%)  route 0.483ns (72.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  rx_slave/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.237     2.216    rx_slave/state__0[0]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.044     2.260 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.246     2.505    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDPE                                         f  rx_slave/baud_counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.386    rx_slave/CLK
    SLICE_X4Y35          FDPE                                         r  rx_slave/baud_counter_reg[0]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X4Y35          FDPE (Remov_fdpe_C_PRE)     -0.162     1.691    rx_slave/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 rx_slave/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            rx_slave/baud_counter_reg[3]/PRE
                            (removal check against rising-edge clock clk16  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk16 rise@0.000ns - clk16 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.185ns (27.715%)  route 0.483ns (72.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.589     1.838    rx_slave/CLK
    SLICE_X4Y36          FDRE                                         r  rx_slave/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  rx_slave/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.237     2.216    rx_slave/state__0[0]
    SLICE_X4Y35          LUT4 (Prop_lut4_I2_O)        0.044     2.260 f  rx_slave/baud_counter[2]_i_3/O
                         net (fo=4, routed)           0.246     2.505    rx_slave/baud_counter[2]_i_3_n_0
    SLICE_X4Y35          FDPE                                         f  rx_slave/baud_counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk16 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clock/CLK_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  clock/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clock/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clock/CLK_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.386    rx_slave/CLK
    SLICE_X4Y35          FDPE                                         r  rx_slave/baud_counter_reg[3]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X4Y35          FDPE (Remov_fdpe_C_PRE)     -0.162     1.691    rx_slave/baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.815    





