<div id="pf87" class="pf w0 h0" data-page-no="87"><div class="pc pc87 w0 h0"><img class="bi x17 y181 we h20" alt="" src="bg87.png"/><div class="t m0 x17 h7 y147 ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>10.<span class="_ _19"> </span>EXTERNAL<span class="_ _2"> </span>INTERRUPTS</div><div class="t m0 x13 h7 y1e ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff5">mie<span class="_ _3"> </span><span class="ff3">(Machine<span class="_ _3"> </span>In<span class="_ _1"></span>terrupt<span class="_ _3"> </span>Enable):<span class="_ _26"> </span>There<span class="_ _3"> </span>may<span class="_ _3"> </span>b<span class="_ _4"></span>e<span class="_ _3"> </span>sev<span class="_ _8"></span>eral<span class="_ _a"> </span>sources<span class="_ _3"> </span>of<span class="_ _a"> </span>interrupts</span></span></div><div class="t m0 x14 h7 yd4 ff3 fs4 fc0 sc0 ls0 ws0">on<span class="_ _3"> </span>RISC-V<span class="_ _a"> </span>CPUs.<span class="_ _ba"> </span>The<span class="_ _3"> </span>machine<span class="_ _3"> </span>interrupt<span class="_ _3"> </span>enable<span class="_ _a"> </span>CSR<span class="_ _a"> </span>allows<span class="_ _3"> </span>the<span class="_ _a"> </span>system<span class="_ _a"> </span>to</div><div class="t m0 x14 h7 yd5 ff3 fs4 fc0 sc0 ls0 ws0">conﬁgure<span class="_ _b"> </span>which<span class="_ _b"> </span>in<span class="_ _8"></span>terrupts<span class="_ _3"> </span>m<span class="_ _8"></span>ust<span class="_ _3"> </span>be<span class="_ _3"> </span>enabled<span class="_ _b"> </span>or<span class="_ _b"> </span>disabled,<span class="_ _3"> </span><span class="ff8">i.e.</span>,<span class="_ _b"> </span>which<span class="_ _b"> </span>interrupts</div><div class="t m0 x14 h7 yfd ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ust<span class="_ _5"> </span>b<span class="_ _4"></span>e taken<span class="_ _5"> </span>b<span class="_ _1"></span>y<span class="_ _5"> </span>the<span class="_ _5"> </span>CPU<span class="_ _2"> </span>and<span class="_ _5"> </span>which must b<span class="_ _4"></span>e<span class="_ _5"> </span>ignored.<span class="_ _3"> </span>The<span class="_ _2"> </span>follo<span class="_ _8"></span>wing<span class="_ _2"> </span>subﬁelds</div><div class="t m0 x14 h7 y28a ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>trol<span class="_ _2"> </span>the<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>handling<span class="_ _2"> </span>mec<span class="_ _1"></span>hanism<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>Mac<span class="_ _1"></span>hine<span class="_ _2"> </span>mo<span class="_ _4"></span>de:</div><div class="t m0 x139 h7 y16a6 ff6 fs4 fc0 sc0 ls0 ws0">–<span class="_ _25"> </span><span class="ff5">mie <span class="ff3">.</span>MEIE<span class="ff3">:<span class="_ _b"> </span>The<span class="_ _2"> </span>Machine<span class="_ _2"> </span>External<span class="_ _2"> </span>Interrupt<span class="_ _2"> </span>Enabled<span class="_ _2"> </span>subﬁeld<span class="_ _b"> </span>(bit<span class="_ _2"> </span>11)<span class="_ _2"> </span>con-</span></span></div><div class="t m0 x50 h7 y16a7 ff3 fs4 fc0 sc0 ls0 ws0">trols<span class="_ _2"> </span>whether<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>m<span class="_ _1"></span>ust<span class="_ _2"> </span>accept<span class="_ _2"> </span>or<span class="_ _2"> </span>ignore<span class="_ _2"> </span>external<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts.</div><div class="t m0 x139 h7 y16a8 ff6 fs4 fc0 sc0 ls0 ws0">–<span class="_ _25"> </span><span class="ff5">mie<span class="ff3">.<span class="_ _4"></span></span>MTIE<span class="ff3">: RISC-V CPUs contain an internal timer that may b<span class="_ _4"></span>e conﬁgured</span></span></div><div class="t m0 x50 h7 y16a9 ff3 fs4 fc0 sc0 ls0 ws0">to generate in<span class="_ _8"></span>terrupts.<span class="_ _3"> </span>The Mac<span class="_ _8"></span>hine Timer In<span class="_ _1"></span>terrupt Enabled subﬁeld<span class="_ _2f"> </span>(bit</div><div class="t m0 x50 h7 y16aa ff3 fs4 fc0 sc0 ls0 ws0">7)<span class="_ _b"> </span>controls<span class="_ _b"> </span>whether<span class="_ _3"> </span>the<span class="_ _3"> </span>CPU<span class="_ _b"> </span>must<span class="_ _b"> </span>accept<span class="_ _3"> </span>or<span class="_ _3"> </span>ignore<span class="_ _b"> </span>interrupts<span class="_ _b"> </span>from<span class="_ _3"> </span>this</div><div class="t m0 x50 h7 y16ab ff3 fs4 fc0 sc0 ls0 ws0">timer.</div><div class="t m0 x139 h7 y16ac ff6 fs4 fc0 sc0 ls0 ws0">–<span class="_ _25"> </span><span class="ff5">mie<span class="ff3">.<span class="_ _4"></span></span>MSIE<span class="ff3">:<span class="_ _30"> </span>The<span class="_ _30"> </span>Machine<span class="_ _30"> </span>Soft<span class="_ _8"></span>ware<span class="_ _30"> </span>Interrupt<span class="_ _30"> </span>Enabled<span class="_ _30"> </span>subﬁeld<span class="_ _2f"> </span>(bit<span class="_ _30"> </span>3)<span class="_ _30"> </span>controls</span></span></div><div class="t m0 x50 h7 y16ad ff3 fs4 fc0 sc0 ls0 ws0">whether<span class="_ _b"> </span>the<span class="_ _2"> </span>CPU<span class="_ _b"> </span>must<span class="_ _2"> </span>accept<span class="_ _b"> </span>or<span class="_ _b"> </span>ignore<span class="_ _2"> </span>softw<span class="_ _8"></span>are<span class="_ _b"> </span>in<span class="_ _1"></span>terrupts</div><div class="t m0 x137 h11 y16ae ffc fs7 fc0 sc0 ls0 ws0">8</div><div class="t m0 x64 h7 y16ad ff3 fs4 fc0 sc0 ls0 ws0">on<span class="_ _b"> </span>Mac<span class="_ _8"></span>hine</div><div class="t m0 x50 h7 y16af ff3 fs4 fc0 sc0 ls0 ws0">mo<span class="_ _4"></span>de.</div><div class="t m0 x81 h7 y16b0 ff6 fs4 fc0 sc0 ls0 ws0">NOTE:<span class="_ _11"> </span><span class="ff3">The<span class="_ _a"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _9"> </span></span>subﬁeld<span class="_ _9"> </span>is<span class="_ _25"> </span>implements<span class="_ _25"> </span>a<span class="_ _9"> </span>global<span class="_ _25"> </span>interrupt</span></div><div class="t m0 x81 h7 y16b1 ff3 fs4 fc0 sc0 ls0 ws0">enable<span class="_ _25"> </span>mechanism<span class="_ _25"> </span>while<span class="_ _25"> </span>the<span class="_ _9"> </span><span class="ff5">mie<span class="_ _25"> </span></span>CSR<span class="_ _9"> </span>allows<span class="_ _a"> </span>for<span class="_ _9"> </span>a<span class="_ _25"> </span>more<span class="_ _9"> </span>ﬁne-grained</div><div class="t m0 x81 h7 y16b2 ff3 fs4 fc0 sc0 ls0 ws0">conﬁguration.<span class="_ _b"> </span>The<span class="_ _2f"> </span>CPU<span class="_ _30"> </span>ignores<span class="_ _30"> </span>all<span class="_ _30"> </span>interrupts<span class="_ _30"> </span>if<span class="_ _30"> </span>the<span class="_ _30"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE<span class="_ _2f"> </span></span>subﬁeld</div><div class="t m0 x81 h7 y16b3 ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>tains<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff5">0</span>,<span class="_ _2"> </span>ev<span class="_ _1"></span>en<span class="_ _2"> </span>if<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mie<span class="_ _2"> </span></span>CSR<span class="_ _2"> </span>is<span class="_ _2"> </span>enabling<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts.</div><div class="t m0 x13 h7 y16b4 ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff5">mip<span class="_ _30"> </span><span class="ff3">(Machine<span class="_ _30"> </span>Interrupt<span class="_ _30"> </span>Pending):<span class="_ _b"> </span>The<span class="_ _30"> </span>machine<span class="_ _30"> </span>interrupt<span class="_ _30"> </span>p<span class="_ _4"></span>ending<span class="_ _30"> </span>CSR<span class="_ _2f"> </span>registers</span></span></div><div class="t m0 x14 h7 y16b5 ff3 fs4 fc0 sc0 ls0 ws0">whic<span class="_ _1"></span>h<span class="_ _2"> </span>in<span class="_ _1"></span>terrupts<span class="_ _2"> </span>are<span class="_ _2"> </span>p<span class="_ _4"></span>ending,<span class="_ _5"> </span><span class="ff8">i.e.</span>,<span class="_ _2"> </span>they<span class="_ _b"> </span>ha<span class="_ _8"></span>ve<span class="_ _5"> </span>b<span class="_ _4"></span>een<span class="_ _5"> </span>signaled<span class="_ _2"> </span>but<span class="_ _b"> </span>not<span class="_ _5"> </span>handled<span class="_ _2"> </span>by</div><div class="t m0 x14 h7 y16b6 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>CPU<span class="_ _b"> </span>y<span class="_ _8"></span>et.<span class="_ _25"> </span>The<span class="_ _2"> </span>following<span class="_ _2"> </span>subﬁelds<span class="_ _2"> </span>indicate<span class="_ _b"> </span>the<span class="_ _2"> </span>status<span class="_ _2"> </span>of<span class="_ _2"> </span>p<span class="_ _4"></span>ending<span class="_ _2"> </span>interrupts</div><div class="t m0 x14 h7 y16b7 ff3 fs4 fc0 sc0 ls0 ws0">on<span class="_ _2"> </span>the<span class="_ _2"> </span>Mac<span class="_ _1"></span>hine<span class="_ _2"> </span>mo<span class="_ _4"></span>de:</div><div class="t m0 x139 h7 y16b8 ff6 fs4 fc0 sc0 ls0 ws0">–<span class="_ _9"> </span><span class="ff5">mip<span class="ff3">.</span>MEIP<span class="ff3">:<span class="_ _2"> </span>The<span class="_ _2"> </span>Machine<span class="_ _5"> </span>External<span class="_ _2"> </span>Interrupt<span class="_ _5"> </span>Pending<span class="_ _5"> </span>subﬁeld<span class="_ _2"> </span>(bit<span class="_ _2"> </span>11)<span class="_ _2"> </span>indi-</span></span></div><div class="t m0 x50 h7 y16b9 ff3 fs4 fc0 sc0 ls0 ws0">cates<span class="_ _2"> </span>whether<span class="_ _2"> </span>an<span class="_ _2"> </span>external<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>is<span class="_ _2"> </span>p<span class="_ _4"></span>ending.</div><div class="t m0 x139 h7 y16ba ff6 fs4 fc0 sc0 ls0 ws0">–<span class="_ _9"> </span><span class="ff5">mip<span class="ff3">.</span>MTIP<span class="ff3">:<span class="_ _5"> </span>The<span class="_ _5"> </span>Machine Timer<span class="_ _5"> </span>Interrupt Pending subﬁeld<span class="_ _2"> </span>(bit<span class="_ _5"> </span>7)<span class="_ _5"> </span>indicates</span></span></div><div class="t m0 x50 h7 y16bb ff3 fs4 fc0 sc0 ls0 ws0">whether<span class="_ _2"> </span>a<span class="_ _2"> </span>timer<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>is<span class="_ _2"> </span>p<span class="_ _4"></span>ending.</div><div class="t m0 x139 h7 y16bc ff6 fs4 fc0 sc0 ls0 ws0">–<span class="_ _9"> </span><span class="ff5">mip<span class="ff3">.</span>MSIP<span class="ff3">:<span class="_ _b"> </span>The<span class="_ _b"> </span>Machine<span class="_ _b"> </span>Soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _b"> </span>Interrupt<span class="_ _b"> </span>P<span class="_ _8"></span>ending<span class="_ _3"> </span>subﬁeld<span class="_ _b"> </span>(bit<span class="_ _b"> </span>3)<span class="_ _b"> </span>indi-</span></span></div><div class="t m0 x50 h7 y16bd ff3 fs4 fc0 sc0 ls0 ws0">cates<span class="_ _2"> </span>whether<span class="_ _2"> </span>a<span class="_ _2"> </span>soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>is<span class="_ _2"> </span>p<span class="_ _4"></span>ending.</div><div class="t m0 x13 h7 y16be ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff5">mepc<span class="_ _30"> </span><span class="ff3">(Machine<span class="_ _30"> </span>Exception Program<span class="_ _30"> </span>Counter):<span class="_ _b"> </span>Upon an<span class="_ _30"> </span>interrupt,<span class="_ _30"> </span>the CPU<span class="_ _30"> </span>sav<span class="_ _8"></span>es</span></span></div><div class="t m0 x14 h7 y16bf ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span>con<span class="_ _1"></span>ten<span class="_ _1"></span>ts<span class="_ _a"> </span>of<span class="_ _3"> </span>the<span class="_ _a"> </span>PC<span class="_ _a"> </span>register<span class="_ _a"> </span>into<span class="_ _3"> </span>the<span class="_ _a"> </span>machine<span class="_ _3"> </span>exception<span class="_ _a"> </span>program<span class="_ _a"> </span>counter</div><div class="t m0 x14 h7 y16c0 ff3 fs4 fc0 sc0 ls0 ws0">CSR.</div><div class="t m0 x13 h7 y16c1 ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _9"> </span><span class="ff5">mscratch<span class="_ _3"> </span><span class="ff3">(Mac<span class="_ _1"></span>hine<span class="_ _3"> </span>Scratc<span class="_ _1"></span>h):<span class="_ _12"> </span>The<span class="_ _3"> </span>machine<span class="_ _b"> </span>scratch<span class="_ _3"> </span>CSR<span class="_ _3"> </span>is<span class="_ _3"> </span>a<span class="_ _3"> </span>scratc<span class="_ _8"></span>h<span class="_ _3"> </span>register</span></span></div><div class="t m0 x14 h7 y16c2 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _2"> </span>is<span class="_ _2"> </span>visible<span class="_ _2"> </span>in<span class="_ _2"> </span>machine<span class="_ _5"> </span>mo<span class="_ _4"></span>de.<span class="_ _3"> </span>Section<span class="_ _2"> </span>10.3.4<span class="_ _b"> </span>discusses<span class="_ _5"> </span>how<span class="_ _5"> </span>it<span class="_ _2"> </span>can<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _2"> </span>used<span class="_ _2"> </span>to</div><div class="t m0 x14 h7 y16c3 ff3 fs4 fc0 sc0 ls0 ws0">supp<span class="_ _4"></span>ort<span class="_ _5"> </span>the<span class="_ _2"> </span>implementation<span class="_ _5"> </span>of<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>service<span class="_ _2"> </span>routines.</div><div class="t m0 x17 ha y16c4 ff7 fs6 fc0 sc0 ls0 ws0">10.3.3<span class="_ _e"> </span>In<span class="_ _8"></span>terrupt<span class="_ _a"> </span>Handling<span class="_ _a"> </span>Flow</div><div class="t m0 x17 h7 y16c5 ff3 fs4 fc0 sc0 ls0 ws0">As<span class="_ _5"> </span>discussed<span class="_ _2"> </span>in<span class="_ _5"> </span>Section<span class="_ _2"> </span>10.2,<span class="_ _5"> </span>to<span class="_ _2"> </span>handle<span class="_ _5"> </span>external<span class="_ _2"> </span>interrupts, the<span class="_ _2"> </span>system<span class="_ _2"> </span>m<span class="_ _8"></span>ust<span class="_ _2"> </span>sav<span class="_ _8"></span>e<span class="_ _5"> </span>the</div><div class="t m0 x17 h7 y16c6 ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>text<span class="_ _2"> </span>of<span class="_ _b"> </span>the<span class="_ _2"> </span>current<span class="_ _5"> </span>program,<span class="_ _b"> </span>execute<span class="_ _2"> </span>a<span class="_ _b"> </span>routine<span class="_ _2"> </span>to<span class="_ _2"> </span>handle<span class="_ _b"> </span>the<span class="_ _2"> </span>hardw<span class="_ _1"></span>are<span class="_ _2"> </span>interrupt,</div><div class="t m0 x17 h7 y16c7 ff3 fs4 fc0 sc0 ls0 ws0">and,<span class="_ _b"> </span>ﬁnally<span class="_ _7"></span>,<span class="_ _b"> </span>restore<span class="_ _b"> </span>the<span class="_ _b"> </span>sav<span class="_ _8"></span>ed<span class="_ _b"> </span>context<span class="_ _b"> </span>so<span class="_ _b"> </span>the<span class="_ _b"> </span>CPU<span class="_ _b"> </span>con<span class="_ _8"></span>tinues<span class="_ _b"> </span>executing<span class="_ _b"> </span>the<span class="_ _b"> </span>previous</div><div class="t m0 x17 h7 y16c8 ff3 fs4 fc0 sc0 ls0 ws0">program.</div><div class="t m0 x13 h7 y16c9 ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _b"> </span>RISC-V<span class="_ _3"> </span>CPUs,<span class="_ _3"> </span>a<span class="_ _3"> </span>subset<span class="_ _3"> </span>of<span class="_ _b"> </span>these<span class="_ _3"> </span>tasks<span class="_ _3"> </span>is<span class="_ _b"> </span>p<span class="_ _4"></span>erformed<span class="_ _b"> </span>by<span class="_ _b"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>itself<span class="_ _b"> </span>while</div><div class="t m0 x17 h7 y16ca ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>remainder<span class="_ _2"> </span>must<span class="_ _5"> </span>b<span class="_ _4"></span>e<span class="_ _2"> </span>p<span class="_ _4"></span>erformed<span class="_ _5"> </span>by<span class="_ _2"> </span>the<span class="_ _2"> </span>in<span class="_ _1"></span>terrupt<span class="_ _2"> </span>service<span class="_ _2"> </span>routine.<span class="_ _a"> </span>F<span class="_ _7"></span>or<span class="_ _b"> </span>example,<span class="_ _5"> </span>the</div><div class="t m0 x17 h7 y16cb ff3 fs4 fc0 sc0 ls0 ws0">program coun<span class="_ _8"></span>ter is sa<span class="_ _8"></span>ved<span class="_ _30"> </span>by the<span class="_ _30"> </span>CPU itself while other<span class="_ _30"> </span>general-purp<span class="_ _4"></span>ose registers<span class="_ _2f"> </span>m<span class="_ _8"></span>ust</div><div class="t m0 x17 h7 y16cc ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _4"></span>e<span class="_ _5"> </span>sav<span class="_ _8"></span>ed<span class="_ _2"> </span>by<span class="_ _5"> </span>the<span class="_ _2"> </span>interrupt<span class="_ _2"> </span>service<span class="_ _2"> </span>routine.<span class="_ _a"> </span>This<span class="_ _2"> </span>section<span class="_ _2"> </span>discusses<span class="_ _2"> </span>the<span class="_ _2"> </span>actions<span class="_ _2"> </span>that<span class="_ _2"> </span>are</div><div class="t m0 x17 h7 y16cd ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>erformed<span class="_ _5"> </span>automatically<span class="_ _b"> </span>b<span class="_ _8"></span>y<span class="_ _b"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>while<span class="_ _b"> </span>Section<span class="_ _5"> </span>10.3.4<span class="_ _b"> </span>discusses<span class="_ _2"> </span>the<span class="_ _2"> </span>actions<span class="_ _b"> </span>that</div><div class="t m0 x17 h7 y16ce ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ust<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>p<span class="_ _4"></span>erformed<span class="_ _5"> </span>by<span class="_ _5"> </span>the<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>service<span class="_ _2"> </span>routine.</div><div class="t m0 x13 h7 y16cf ff3 fs4 fc0 sc0 ls0 ws0">Algorithm<span class="_ _b"> </span>7<span class="_ _3"> </span>illustrates<span class="_ _b"> </span>how<span class="_ _b"> </span>a<span class="_ _b"> </span>R<span class="_ _23"></span>V32I<span class="_ _3"> </span>CPU<span class="_ _b"> </span>handles<span class="_ _3"> </span>external<span class="_ _b"> </span>interrupts.<span class="_ _12"> </span>First,<span class="_ _3"> </span>it</div><div class="t m0 x17 h7 y16d0 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _1"></span>eriﬁes<span class="_ _2f"> </span>if<span class="_ _30"> </span>the CPU<span class="_ _30"> </span>must<span class="_ _30"> </span>accept<span class="_ _2f"> </span>in<span class="_ _8"></span>terrupts b<span class="_ _8"></span>y<span class="_ _2f"> </span>c<span class="_ _1"></span>hec<span class="_ _1"></span>king<span class="_ _30"> </span>the con<span class="_ _8"></span>tents<span class="_ _30"> </span>of the<span class="_ _30"> </span><span class="ff5">mstatus</span>.<span class="ff5">MIE</span></div><div class="t m0 x41 h1e y208 ff12 fse fc0 sc0 ls0 ws0">8</div><div class="t m0 x13 h1f y209 ff13 fsf fc0 sc0 ls0 ws0">Softw<span class="_ _8"></span>are<span class="_ _37"> </span>interrupts<span class="_ _37"> </span>is<span class="_ _37"> </span>a<span class="_ _37"> </span>sp<span class="_ _4"></span>ecial<span class="_ _37"> </span>kind<span class="_ _37"> </span>of<span class="_ _5"> </span>interrupt<span class="_ _2f"> </span>generated<span class="_ _37"> </span>by<span class="_ _37"> </span>the<span class="_ _37"> </span>CPU<span class="_ _5"> </span>itself.<span class="_ _b"> </span>These<span class="_ _37"> </span>interrupts</div><div class="t m0 x17 h1f y48 ff13 fsf fc0 sc0 ls0 ws0">will<span class="_ _37"> </span>b<span class="_ _4"></span>e<span class="_ _2f"> </span>discussed<span class="_ _37"> </span>on<span class="_ _37"> </span>Chapter<span class="_ _5"> </span>11.</div><div class="t m0 x42 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _3"> </span>March<span class="_ _2"> </span>29,<span class="_ _2"> </span>2021)<span class="_ _64"> </span>122</span></div><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:213.802000px;bottom:746.172000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:387.028000px;bottom:746.172000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:255.233000px;bottom:722.262000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:260.043000px;bottom:678.140000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:264.281000px;bottom:662.056000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:289.844000px;bottom:637.593000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:237.961000px;bottom:598.152000px;width:23.440000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf87" data-dest-detail='[135,"XYZ",151.306,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:444.720000px;bottom:598.152000px;width:6.462000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:327.745000px;bottom:545.089000px;width:22.057000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:258.832000px;bottom:533.134000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:336.848000px;bottom:521.178000px;width:22.056000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:444.992000px;bottom:485.494000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:177.257000px;bottom:462.137000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:457.764000px;bottom:341.173000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,449.092,null]'><div class="d m1" style="border-style:none;position:absolute;left:249.535000px;bottom:329.771000px;width:15.968000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:159.973000px;bottom:319.753000px;width:22.057000px;height:8.800000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:392.051000px;bottom:297.050000px;width:22.056000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf88" data-dest-detail='[136,"XYZ",90.709,302.663,null]'><div class="d m1" style="border-style:none;position:absolute;left:338.766000px;bottom:287.586000px;width:27.453000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:296.490000px;bottom:273.694000px;width:111.803000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf81" data-dest-detail='[129,"XYZ",136.063,210.48,null]'><div class="d m1" style="border-style:none;position:absolute;left:239.047000px;bottom:226.902000px;width:19.704000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:335.044000px;bottom:202.992000px;width:23.439000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:201.726000px;bottom:179.010000px;width:23.439000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:430.491000px;bottom:179.010000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:316.600000px;bottom:167.055000px;width:107.982000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:274.307000px;bottom:155.100000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:206.616000px;bottom:143.145000px;width:107.921000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:277.129000px;bottom:131.189000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf88" data-dest-detail='[136,"XYZ",90.709,302.663,null]'><div class="d m1" style="border-style:none;position:absolute;left:363.224000px;bottom:131.189000px;width:27.453000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:251.962000px;bottom:119.234000px;width:107.873000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf88" data-dest-detail='[136,"XYZ",105.653,325.887,null]'><div class="d m1" style="border-style:none;position:absolute;left:198.551000px;bottom:107.207000px;width:6.974000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:315.752000px;bottom:107.207000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.902000px;bottom:95.252000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:397.480000px;bottom:77.785000px;width:20.211000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8c" data-dest-detail='[140,"XYZ",90.709,771.024,null]'><div class="d m1" style="border-style:none;position:absolute;left:244.127000px;bottom:67.030000px;width:10.461000px;height:10.367000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:187.121000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
