Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b0d3694b26044e95966ba221c00ee9a8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ex5_greaterthan_4bits_behav xil_defaultlib.tb_ex5_greaterthan_4bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ex5_greaterthan_2bits [ex5_greaterthan_2bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ex5_greaterthan_4bits [ex5_greaterthan_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_ex5_greaterthan_4bits
Built simulation snapshot tb_ex5_greaterthan_4bits_behav
