Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 15 16:23:25 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Master_wrapper_timing_summary_routed.rpt -pb Master_wrapper_timing_summary_routed.pb -rpx Master_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Master_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       70          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Master_i/clock_div_0/U0/clk_div_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Master_i/clock_div_1/U0/clk_div_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Master_i/prescaler_0/U0/out_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  142          inf        0.000                      0                  142           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Master_i/clock_div_0/U0/clk_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 4.153ns (52.709%)  route 3.726ns (47.291%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE                         0.000     0.000 r  Master_i/clock_div_0/U0/clk_div_reg/C
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Master_i/clock_div_0/U0/clk_div_reg/Q
                         net (fo=18, routed)          1.666     2.122    Master_i/AND_gate_0/A
    SLICE_X113Y74        LUT1 (Prop_lut1_I0_O)        0.124     2.246 r  Master_i/AND_gate_0/C_INST_0/O
                         net (fo=1, routed)           2.060     4.306    SCLK_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     7.880 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     7.880    SCLK
    Y19                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/tx_mod_0/U0/reg_data_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 4.100ns (70.763%)  route 1.694ns (29.237%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDPE                         0.000     0.000 r  Master_i/tx_mod_0/U0/reg_data_reg[0]/C
    SLICE_X111Y84        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Master_i/tx_mod_0/U0/reg_data_reg[0]/Q
                         net (fo=1, routed)           1.694     2.150    sout_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644     5.793 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000     5.793    sout
    Y14                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 4.083ns (71.030%)  route 1.665ns (28.970%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y86        FDRE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/carry_out_reg/C
    SLICE_X113Y86        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  Master_i/shift_register_gener_0/U0/carry_out_reg/Q
                         net (fo=1, routed)           1.665     2.124    MOSI_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624     5.748 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.748    MOSI
    Y16                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/clock_div_0/U0/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.790ns  (logic 1.587ns (33.143%)  route 3.202ns (66.857%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  rst_IBUF_inst/O
                         net (fo=54, routed)          3.202     4.666    Master_i/clock_div_0/U0/rst
    SLICE_X111Y87        LUT6 (Prop_lut6_I3_O)        0.124     4.790 r  Master_i/clock_div_0/U0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     4.790    Master_i/clock_div_0/U0/clk_div_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  Master_i/clock_div_0/U0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/clock_div_1/U0/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.627ns  (logic 1.711ns (36.990%)  route 2.915ns (63.010%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=54, routed)          2.623     4.086    Master_i/clock_div_1/U0/rst
    SLICE_X111Y88        LUT6 (Prop_lut6_I2_O)        0.124     4.210 f  Master_i/clock_div_1/U0/clk_div_i_3/O
                         net (fo=1, routed)           0.292     4.503    Master_i/clock_div_1/U0/clk_div_i_3_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I2_O)        0.124     4.627 r  Master_i/clock_div_1/U0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     4.627    Master_i/clock_div_1/U0/clk_div_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  Master_i/clock_div_1/U0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/tx_mod_0/U0/reg_data_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.495ns  (logic 1.463ns (32.554%)  route 3.032ns (67.446%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.032     4.495    Master_i/tx_mod_0/U0/rst
    SLICE_X111Y84        FDPE                                         f  Master_i/tx_mod_0/U0/reg_data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/tx_mod_0/U0/reg_data_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.495ns  (logic 1.463ns (32.554%)  route 3.032ns (67.446%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=54, routed)          3.032     4.495    Master_i/tx_mod_0/U0/rst
    SLICE_X111Y84        FDPE                                         f  Master_i/tx_mod_0/U0/reg_data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/clock_div_0/U0/cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.463ns (33.535%)  route 2.900ns (66.465%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=54, routed)          2.900     4.364    Master_i/clock_div_0/U0/rst
    SLICE_X110Y86        FDCE                                         f  Master_i/clock_div_0/U0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/clock_div_0/U0/cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.463ns (33.535%)  route 2.900ns (66.465%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=54, routed)          2.900     4.364    Master_i/clock_div_0/U0/rst
    SLICE_X110Y86        FDCE                                         f  Master_i/clock_div_0/U0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Master_i/clock_div_0/U0/cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.463ns (33.535%)  route 2.900ns (66.465%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=54, routed)          2.900     4.364    Master_i/clock_div_0/U0/rst
    SLICE_X110Y86        FDCE                                         f  Master_i/clock_div_0/U0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/shift_register_gener_0/U0/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.146%)  route 0.122ns (48.854%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[7]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Master_i/shift_register_gener_0/U0/register_data_reg[7]_C/Q
                         net (fo=2, routed)           0.122     0.250    Master_i/shift_register_gener_0/U0/register_data_reg[7]_C_n_0
    SLICE_X113Y86        FDRE                                         r  Master_i/shift_register_gener_0/U0/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/shift_register_gener_0/U0/register_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.272%)  route 0.114ns (44.728%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[0]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Master_i/shift_register_gener_0/U0/register_data_reg[0]_C/Q
                         net (fo=2, routed)           0.114     0.255    Master_i/shift_register_gener_0/U0/register_out[0]
    SLICE_X113Y85        FDCE                                         r  Master_i/shift_register_gener_0/U0/register_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/latch_0/U0/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.608%)  route 0.130ns (50.392%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[5]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Master_i/shift_register_gener_0/U0/register_data_reg[5]_C/Q
                         net (fo=2, routed)           0.130     0.258    Master_i/latch_0/U0/D[5]
    SLICE_X112Y85        FDRE                                         r  Master_i/latch_0/U0/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/shift_register_gener_0/U0/register_data_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[5]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Master_i/shift_register_gener_0/U0/register_data_reg[5]_C/Q
                         net (fo=2, routed)           0.135     0.263    Master_i/shift_register_gener_0/U0/register_out[5]
    SLICE_X113Y85        FDCE                                         r  Master_i/shift_register_gener_0/U0/register_data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/latch_0/U0/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[3]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Master_i/shift_register_gener_0/U0/register_data_reg[3]_C/Q
                         net (fo=2, routed)           0.125     0.266    Master_i/latch_0/U0/D[3]
    SLICE_X112Y85        FDRE                                         r  Master_i/latch_0/U0/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/latch_0/U0/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.706%)  route 0.165ns (56.294%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[6]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Master_i/shift_register_gener_0/U0/register_data_reg[6]_C/Q
                         net (fo=2, routed)           0.165     0.293    Master_i/latch_0/U0/D[6]
    SLICE_X112Y85        FDRE                                         r  Master_i/latch_0/U0/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/shift_register_gener_0/U0/register_data_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.469%)  route 0.156ns (52.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[3]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Master_i/shift_register_gener_0/U0/register_data_reg[3]_C/Q
                         net (fo=2, routed)           0.156     0.297    Master_i/shift_register_gener_0/U0/register_out[3]
    SLICE_X113Y85        FDCE                                         r  Master_i/shift_register_gener_0/U0/register_data_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/tx_mod_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/tx_mod_0/U0/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE                         0.000     0.000 r  Master_i/tx_mod_0/U0/count_reg[1]/C
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Master_i/tx_mod_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.082     0.210    Master_i/tx_mod_0/U0/count_reg_n_0_[1]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.099     0.309 r  Master_i/tx_mod_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    Master_i/tx_mod_0/U0/count[2]_i_1_n_0
    SLICE_X109Y86        FDCE                                         r  Master_i/tx_mod_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/shift_register_gener_0/U0/register_data_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/latch_0/U0/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.219%)  route 0.183ns (58.781%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE                         0.000     0.000 r  Master_i/shift_register_gener_0/U0/register_data_reg[7]_C/C
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Master_i/shift_register_gener_0/U0/register_data_reg[7]_C/Q
                         net (fo=2, routed)           0.183     0.311    Master_i/latch_0/U0/D[7]
    SLICE_X112Y85        FDRE                                         r  Master_i/latch_0/U0/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Master_i/prescaler_0/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Master_i/prescaler_0/U0/cnt_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDCE                         0.000     0.000 r  Master_i/prescaler_0/U0/cnt_temp_reg[0]/C
    SLICE_X113Y84        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Master_i/prescaler_0/U0/cnt_temp_reg[0]/Q
                         net (fo=7, routed)           0.132     0.273    Master_i/prescaler_0/U0/cnt_temp[0]
    SLICE_X112Y84        LUT3 (Prop_lut3_I2_O)        0.045     0.318 r  Master_i/prescaler_0/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    Master_i/prescaler_0/U0/cnt_temp_0[2]
    SLICE_X112Y84        FDCE                                         r  Master_i/prescaler_0/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------





