<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p772" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_772{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_772{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_772{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_772{left:69px;bottom:537px;letter-spacing:-0.09px;}
#t5_772{left:155px;bottom:537px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_772{left:69px;bottom:512px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t7_772{left:69px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t8_772{left:69px;bottom:479px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_772{left:75px;bottom:1022px;letter-spacing:-0.14px;}
#ta_772{left:75px;bottom:1005px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_772{left:75px;bottom:988px;letter-spacing:-0.13px;}
#tc_772{left:75px;bottom:972px;letter-spacing:-0.13px;}
#td_772{left:270px;bottom:1022px;}
#te_772{left:286px;bottom:1022px;letter-spacing:-0.11px;}
#tf_772{left:270px;bottom:1007px;}
#tg_772{left:286px;bottom:1007px;letter-spacing:-0.12px;}
#th_772{left:270px;bottom:991px;}
#ti_772{left:286px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tj_772{left:270px;bottom:976px;}
#tk_772{left:286px;bottom:976px;letter-spacing:-0.12px;}
#tl_772{left:516px;bottom:1022px;}
#tm_772{left:532px;bottom:1022px;letter-spacing:-0.11px;}
#tn_772{left:516px;bottom:1007px;}
#to_772{left:532px;bottom:1007px;letter-spacing:-0.12px;}
#tp_772{left:516px;bottom:991px;}
#tq_772{left:532px;bottom:991px;letter-spacing:-0.12px;}
#tr_772{left:532px;bottom:976px;letter-spacing:-0.11px;}
#ts_772{left:532px;bottom:961px;letter-spacing:-0.11px;}
#tt_772{left:732px;bottom:1022px;letter-spacing:-0.11px;}
#tu_772{left:75px;bottom:936px;letter-spacing:-0.11px;}
#tv_772{left:75px;bottom:920px;letter-spacing:-0.14px;}
#tw_772{left:270px;bottom:936px;}
#tx_772{left:286px;bottom:936px;letter-spacing:-0.14px;}
#ty_772{left:270px;bottom:921px;}
#tz_772{left:286px;bottom:921px;letter-spacing:-0.13px;}
#t10_772{left:516px;bottom:936px;letter-spacing:-0.11px;}
#t11_772{left:732px;bottom:936px;letter-spacing:-0.11px;}
#t12_772{left:732px;bottom:920px;letter-spacing:-0.12px;}
#t13_772{left:75px;bottom:895px;letter-spacing:-0.12px;}
#t14_772{left:75px;bottom:878px;letter-spacing:-0.12px;}
#t15_772{left:270px;bottom:895px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t16_772{left:516px;bottom:895px;letter-spacing:-0.11px;}
#t17_772{left:731px;bottom:895px;letter-spacing:-0.11px;}
#t18_772{left:732px;bottom:878px;letter-spacing:-0.12px;}
#t19_772{left:75px;bottom:833px;letter-spacing:-0.12px;}
#t1a_772{left:270px;bottom:833px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1b_772{left:516px;bottom:833px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1c_772{left:732px;bottom:833px;letter-spacing:-0.12px;}
#t1d_772{left:732px;bottom:816px;letter-spacing:-0.11px;}
#t1e_772{left:732px;bottom:799px;letter-spacing:-0.13px;}
#t1f_772{left:75px;bottom:774px;letter-spacing:-0.12px;}
#t1g_772{left:270px;bottom:774px;letter-spacing:-0.11px;}
#t1h_772{left:516px;bottom:774px;letter-spacing:-0.1px;}
#t1i_772{left:75px;bottom:750px;letter-spacing:-0.13px;}
#t1j_772{left:270px;bottom:750px;letter-spacing:-0.17px;}
#t1k_772{left:516px;bottom:750px;letter-spacing:-0.15px;}
#t1l_772{left:732px;bottom:750px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1m_772{left:75px;bottom:726px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_772{left:270px;bottom:726px;letter-spacing:-0.11px;}
#t1o_772{left:516px;bottom:726px;letter-spacing:-0.12px;}
#t1p_772{left:75px;bottom:701px;letter-spacing:-0.12px;}
#t1q_772{left:271px;bottom:701px;letter-spacing:-0.12px;}
#t1r_772{left:516px;bottom:701px;letter-spacing:-0.12px;}
#t1s_772{left:732px;bottom:701px;letter-spacing:-0.12px;}
#t1t_772{left:75px;bottom:677px;letter-spacing:-0.12px;}
#t1u_772{left:271px;bottom:677px;letter-spacing:-0.12px;}
#t1v_772{left:516px;bottom:677px;letter-spacing:-0.1px;}
#t1w_772{left:732px;bottom:677px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1x_772{left:75px;bottom:652px;letter-spacing:-0.1px;}
#t1y_772{left:270px;bottom:652px;letter-spacing:-0.12px;}
#t1z_772{left:516px;bottom:652px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t20_772{left:732px;bottom:652px;letter-spacing:-0.1px;}
#t21_772{left:75px;bottom:628px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_772{left:270px;bottom:628px;letter-spacing:-0.13px;word-spacing:-0.71px;}
#t23_772{left:270px;bottom:611px;letter-spacing:-0.12px;}
#t24_772{left:516px;bottom:628px;letter-spacing:-0.13px;}
#t25_772{left:516px;bottom:611px;letter-spacing:-0.12px;}
#t26_772{left:75px;bottom:587px;letter-spacing:-0.12px;}
#t27_772{left:271px;bottom:587px;letter-spacing:-0.11px;}
#t28_772{left:516px;bottom:587px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t29_772{left:321px;bottom:434px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2a_772{left:417px;bottom:434px;letter-spacing:0.12px;word-spacing:0.05px;}
#t2b_772{left:148px;bottom:412px;letter-spacing:-0.17px;}
#t2c_772{left:273px;bottom:412px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2d_772{left:309px;bottom:395px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2e_772{left:288px;bottom:378px;letter-spacing:-0.12px;}
#t2f_772{left:472px;bottom:412px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_772{left:485px;bottom:395px;letter-spacing:-0.12px;}
#t2h_772{left:717px;bottom:412px;letter-spacing:-0.16px;}
#t2i_772{left:75px;bottom:354px;letter-spacing:-0.13px;}
#t2j_772{left:256px;bottom:354px;letter-spacing:-0.14px;}
#t2k_772{left:447px;bottom:354px;letter-spacing:-0.15px;}
#t2l_772{left:650px;bottom:354px;letter-spacing:-0.13px;}
#t2m_772{left:75px;bottom:329px;letter-spacing:-0.13px;}
#t2n_772{left:256px;bottom:329px;letter-spacing:-0.11px;}
#t2o_772{left:450px;bottom:329px;letter-spacing:-0.11px;}
#t2p_772{left:650px;bottom:329px;letter-spacing:-0.14px;}
#t2q_772{left:75px;bottom:305px;letter-spacing:-0.14px;}
#t2r_772{left:256px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2s_772{left:450px;bottom:305px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2t_772{left:75px;bottom:280px;letter-spacing:-0.12px;}
#t2u_772{left:256px;bottom:280px;letter-spacing:-0.15px;}
#t2v_772{left:447px;bottom:280px;letter-spacing:-0.13px;}
#t2w_772{left:75px;bottom:256px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t2x_772{left:256px;bottom:256px;letter-spacing:-0.15px;}
#t2y_772{left:447px;bottom:256px;letter-spacing:-0.15px;}
#t2z_772{left:75px;bottom:231px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_772{left:256px;bottom:231px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t31_772{left:256px;bottom:215px;letter-spacing:-0.12px;}
#t32_772{left:256px;bottom:198px;letter-spacing:-0.11px;}
#t33_772{left:447px;bottom:231px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t34_772{left:447px;bottom:215px;letter-spacing:-0.12px;}
#t35_772{left:75px;bottom:173px;letter-spacing:-0.12px;}
#t36_772{left:75px;bottom:157px;letter-spacing:-0.11px;}
#t37_772{left:256px;bottom:173px;letter-spacing:-0.12px;}
#t38_772{left:256px;bottom:157px;letter-spacing:-0.12px;}
#t39_772{left:447px;bottom:173px;letter-spacing:-0.11px;}
#t3a_772{left:447px;bottom:157px;letter-spacing:-0.14px;}
#t3b_772{left:75px;bottom:132px;letter-spacing:-0.12px;}
#t3c_772{left:256px;bottom:132px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3d_772{left:447px;bottom:132px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3e_772{left:650px;bottom:132px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3f_772{left:650px;bottom:115px;letter-spacing:-0.12px;}
#t3g_772{left:309px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t3h_772{left:405px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t3i_772{left:155px;bottom:1063px;letter-spacing:-0.17px;}
#t3j_772{left:276px;bottom:1063px;letter-spacing:-0.13px;}
#t3k_772{left:330px;bottom:1046px;letter-spacing:-0.13px;}
#t3l_772{left:547px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3m_772{left:560px;bottom:1046px;letter-spacing:-0.12px;}
#t3n_772{left:760px;bottom:1063px;letter-spacing:-0.16px;}

.s1_772{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_772{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_772{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_772{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_772{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_772{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_772{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts772" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg772Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg772" style="-webkit-user-select: none;"><object width="935" height="1210" data="772/772.svg" type="image/svg+xml" id="pdf772" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_772" class="t s1_772">20-58 </span><span id="t2_772" class="t s1_772">Vol. 3B </span>
<span id="t3_772" class="t s2_772">PERFORMANCE MONITORING </span>
<span id="t4_772" class="t s3_772">20.3.8.1 </span><span id="t5_772" class="t s3_772">Processor Event Based Sampling (PEBS) Facility </span>
<span id="t6_772" class="t s4_772">The PEBS facility in the 6th generation, 7th generation and 8th generation Intel Core processors provides a number </span>
<span id="t7_772" class="t s4_772">enhancement relative to PEBS in processors based on Haswell/Broadwell microarchitectures. The key components </span>
<span id="t8_772" class="t s4_772">and differences of PEBS facility relative to Haswell/Broadwell microarchitecture is summarized in Table 20-34. </span>
<span id="t9_772" class="t s5_772">IA32_PERF_GLOBAL_STATUS </span>
<span id="ta_772" class="t s5_772">Indicators of </span>
<span id="tb_772" class="t s5_772">Overflow/Overhead/Interferen </span>
<span id="tc_772" class="t s5_772">ce </span>
<span id="td_772" class="t s5_772">• </span><span id="te_772" class="t s5_772">Individual counter overflow </span>
<span id="tf_772" class="t s5_772">• </span><span id="tg_772" class="t s5_772">PEBS buffer overflow </span>
<span id="th_772" class="t s5_772">• </span><span id="ti_772" class="t s5_772">ToPA buffer overflow </span>
<span id="tj_772" class="t s5_772">• </span><span id="tk_772" class="t s5_772">CTR_Frz, LBR_Frz, ASCI </span>
<span id="tl_772" class="t s5_772">• </span><span id="tm_772" class="t s5_772">Individual counter overflow </span>
<span id="tn_772" class="t s5_772">• </span><span id="to_772" class="t s5_772">PEBS buffer overflow </span>
<span id="tp_772" class="t s5_772">• </span><span id="tq_772" class="t s5_772">ToPA buffer overflow </span>
<span id="tr_772" class="t s5_772">(applicable to Broadwell </span>
<span id="ts_772" class="t s5_772">microarchitecture) </span>
<span id="tt_772" class="t s5_772">See Section 20.2.4. </span>
<span id="tu_772" class="t s5_772">Enable control in </span>
<span id="tv_772" class="t s5_772">IA32_PERF_GLOBAL_STATUS </span>
<span id="tw_772" class="t s5_772">• </span><span id="tx_772" class="t s5_772">CTR_Frz </span>
<span id="ty_772" class="t s5_772">• </span><span id="tz_772" class="t s5_772">LBR_Frz </span>
<span id="t10_772" class="t s5_772">NA </span><span id="t11_772" class="t s5_772">See Section </span>
<span id="t12_772" class="t s5_772">20.2.4.1. </span>
<span id="t13_772" class="t s5_772">Perfmon Counter In-Use </span>
<span id="t14_772" class="t s5_772">Indicator </span>
<span id="t15_772" class="t s5_772">Query IA32_PERF_GLOBAL_INUSE </span><span id="t16_772" class="t s5_772">NA </span><span id="t17_772" class="t s5_772">See Section </span>
<span id="t18_772" class="t s5_772">20.2.4.3. </span>
<span id="t19_772" class="t s5_772">Precise Events </span><span id="t1a_772" class="t s5_772">See Table 20-36. </span><span id="t1b_772" class="t s5_772">See Table 20-12. </span><span id="t1c_772" class="t s5_772">IA32_PMC4-PMC7 </span>
<span id="t1d_772" class="t s5_772">do not support </span>
<span id="t1e_772" class="t s5_772">PEBS. </span>
<span id="t1f_772" class="t s5_772">PEBS for front end events </span><span id="t1g_772" class="t s5_772">See Section 20.3.8.2. </span><span id="t1h_772" class="t s5_772">No </span>
<span id="t1i_772" class="t s5_772">LBR Record Format Encoding </span><span id="t1j_772" class="t s5_772">000101b </span><span id="t1k_772" class="t s5_772">000100b </span><span id="t1l_772" class="t s5_772">Section 18.4.8.1 </span>
<span id="t1m_772" class="t s5_772">LBR Size </span><span id="t1n_772" class="t s5_772">32 entries </span><span id="t1o_772" class="t s5_772">16 entries </span>
<span id="t1p_772" class="t s5_772">LBR Entry </span><span id="t1q_772" class="t s5_772">From_IP/To_IP/LBR_Info triplet </span><span id="t1r_772" class="t s5_772">From_IP/To_IP pair </span><span id="t1s_772" class="t s5_772">Section 18.12 </span>
<span id="t1t_772" class="t s5_772">LBR Timing </span><span id="t1u_772" class="t s5_772">Yes </span><span id="t1v_772" class="t s5_772">No </span><span id="t1w_772" class="t s5_772">Section 18.12.1 </span>
<span id="t1x_772" class="t s5_772">Call Stack Profiling </span><span id="t1y_772" class="t s5_772">Yes, see Section 18.11 </span><span id="t1z_772" class="t s5_772">Yes, see Section 18.11 </span><span id="t20_772" class="t s5_772">Use LBR facility. </span>
<span id="t21_772" class="t s5_772">Off-core Response Event </span><span id="t22_772" class="t s5_772">MSR 1A6H and 1A7H; Extended request </span>
<span id="t23_772" class="t s5_772">and response types. </span>
<span id="t24_772" class="t s5_772">MSR 1A6H and 1A7H; Extended </span>
<span id="t25_772" class="t s5_772">request and response types. </span>
<span id="t26_772" class="t s5_772">Intel TSX support for Perfmon </span><span id="t27_772" class="t s5_772">See Section 20.3.6.5. </span><span id="t28_772" class="t s5_772">See Section 20.3.6.5. </span>
<span id="t29_772" class="t s6_772">Table 20-34. </span><span id="t2a_772" class="t s6_772">PEBS Facility Comparison </span>
<span id="t2b_772" class="t s7_772">Box </span><span id="t2c_772" class="t s7_772">Skylake, Kaby Lake and </span>
<span id="t2d_772" class="t s7_772">Coffee Lake </span>
<span id="t2e_772" class="t s7_772">Microarchitectures </span>
<span id="t2f_772" class="t s7_772">Haswell and Broadwell </span>
<span id="t2g_772" class="t s7_772">Microarchitectures </span>
<span id="t2h_772" class="t s7_772">Comment </span>
<span id="t2i_772" class="t s5_772">Valid IA32_PMCx </span><span id="t2j_772" class="t s5_772">PMC0-PMC3 </span><span id="t2k_772" class="t s5_772">PMC0-PMC3 </span><span id="t2l_772" class="t s5_772">No PEBS on PMC4-PMC7. </span>
<span id="t2m_772" class="t s5_772">PEBS Buffer Programming </span><span id="t2n_772" class="t s5_772">Section 20.3.1.1.1 </span><span id="t2o_772" class="t s5_772">Section 20.3.1.1.1 </span><span id="t2p_772" class="t s5_772">Unchanged </span>
<span id="t2q_772" class="t s5_772">IA32_PEBS_ENABLE Layout </span><span id="t2r_772" class="t s5_772">Figure 20-15 </span><span id="t2s_772" class="t s5_772">Figure 20-15 </span>
<span id="t2t_772" class="t s5_772">PEBS-EventingIP </span><span id="t2u_772" class="t s5_772">Yes </span><span id="t2v_772" class="t s5_772">Yes </span>
<span id="t2w_772" class="t s5_772">PEBS record format encoding </span><span id="t2x_772" class="t s5_772">0011b </span><span id="t2y_772" class="t s5_772">0010b </span>
<span id="t2z_772" class="t s5_772">PEBS record layout </span><span id="t30_772" class="t s5_772">Table 20-35; enhanced fields </span>
<span id="t31_772" class="t s5_772">at offsets 98H- B8H; and TSC </span>
<span id="t32_772" class="t s5_772">record field at C0H. </span>
<span id="t33_772" class="t s5_772">Table 20-24; enhanced fields at </span>
<span id="t34_772" class="t s5_772">offsets 98H, A0H, A8H, B0H. </span>
<span id="t35_772" class="t s5_772">Multi-counter PEBS </span>
<span id="t36_772" class="t s5_772">resolution </span>
<span id="t37_772" class="t s5_772">PEBS record 90H resolves the </span>
<span id="t38_772" class="t s5_772">eventing counter overflow. </span>
<span id="t39_772" class="t s5_772">PEBS record 90H reflects </span>
<span id="t3a_772" class="t s5_772">IA32_PERF_GLOBAL_STATUS. </span>
<span id="t3b_772" class="t s5_772">Precise Events </span><span id="t3c_772" class="t s5_772">See Table 20-36. </span><span id="t3d_772" class="t s5_772">See Table 20-12. </span><span id="t3e_772" class="t s5_772">IA32_PMC4-IA32_PMC7 do not </span>
<span id="t3f_772" class="t s5_772">support PEBS. </span>
<span id="t3g_772" class="t s6_772">Table 20-33. </span><span id="t3h_772" class="t s6_772">Core PMU Comparison (Contd.) </span>
<span id="t3i_772" class="t s7_772">Box </span><span id="t3j_772" class="t s7_772">Skylake, Kaby Lake and Coffee Lake </span>
<span id="t3k_772" class="t s7_772">Microarchitectures </span>
<span id="t3l_772" class="t s7_772">Haswell and Broadwell </span>
<span id="t3m_772" class="t s7_772">Microarchitectures </span>
<span id="t3n_772" class="t s7_772">Comment </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
