<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
    xmlns:tcf="http://com.arm.targetconfigurationeditor">
    <register_group name="NonSecureBanked">
        <gui_name language="en">Non-secure banked</gui_name>
        <description language="en">Non-secure banked registers</description>

        <!-- Non-secure ID registers -->
        <register access="RW" name="N_CSSELR" size="4">
            <gui_name language="en">N_CSSELR</gui_name>
            <alias_name>CP15_N_CSSELR</alias_name>
            <device_name type="rvi">CP15_N_CSSELR</device_name>
            <device_name type="cadi">N_CSSELR</device_name>
            <device_name type="rvi">CP15_N_CSSELR</device_name>
            <device_name type="cadi">N_CSSELR</device_name>
            <description language="en">[N] Cache Size Selection</description>
            <bitField conditional="false" name="L">
                <gui_name language="en">L</gui_name>
                <description language="en">Level</description>
                <definition>[3:1]</definition>
            </bitField>
            <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
                <gui_name language="en">IND</gui_name>
                <description language="en">Type</description>
                <definition>[0]</definition>
            </bitField>
        </register>

        <!-- Non-secure virtual memory control registers -->
        <register access="RW" name="N_SCTLR" size="4">
            <gui_name language="en">N_SCTLR</gui_name>
            <alias_name>CP15_N_SCTLR</alias_name>
            <device_name type="rvi">CP15_N_SCTLR</device_name>
            <device_name type="cadi">N_SCTLR</device_name>
            <device_name type="rvi">CP15_N_SCTLR</device_name>
            <device_name type="cadi">N_SCTLR</device_name>
            <description language="en">[N] System Control</description>
            <bitField conditional="false" name="TE" enumerationId="SCTLR_TE">
                <gui_name language="en">TE</gui_name>
                <description language="en">Banked; Thumb exception enable bit.</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="AFE">
                <gui_name language="en">AFE</gui_name>
                <description language="en">Banked; This is the Access Flag Enable bit.</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="TRE">
                <gui_name language="en">TRE</gui_name>
                <description language="en">Banked; This bit controls the TEX remap functionality in the MMU.</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="SCTLR_EE" name="EE">
                <gui_name language="en">EE</gui_name>
                <description language="en">Banked; Determines how the E bit in the CPSR is set on an exception.</description>
                <definition>[25]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="UWXN">
                <gui_name language="en">UWXN</gui_name>
                <description language="en">Banked; Determines force Execute Never (XN) for memory regions with unprivileged write permissions from PL1.</description>
                <definition>[20]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="WXN">
                <gui_name language="en">WXN</gui_name>
                <description language="en">Banked; Determines force Execute Never (XN) for memory regions with write permissions.</description>
                <definition>[19]</definition>
            </bitField>
            <bitField conditional="false"  enumerationId="SCTLR_V" name="V">
                <gui_name language="en">V</gui_name>
                <description language="en">Determines the location of exception vectors. </description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false"  enumerationId="E_DISABLE_ENABLE" name="I">
                <gui_name language="en">I</gui_name>
                <description language="en">Determines if instructions can be cached in any instruction cache at any cache level.</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false"  enumerationId="E_DISABLE_ENABLE" name="Z">
                <gui_name language="en">Z</gui_name>
                <description language="en">Enables program flow prediction: 0 = program flow prediction disabled, reset value 1 = program flow prediction enabled.</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false"  enumerationId="E_DISABLE_ENABLE" name="SW">
                <gui_name language="en">SW</gui_name>
                <description language="en">SWP/SWPB instruction enable bit</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="C">
                <gui_name language="en">C</gui_name>
                <description language="en">Determines if data can be cached in a data or unified cache at any cache level.</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="A">
                <gui_name language="en">A</gui_name>
                <description language="en">Enables strict alignment of data to detect alignment faults in data accesses.</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" name="M">
                <gui_name language="en">M</gui_name>
                <description language="en">Enables the MMU.</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_TTBR0" size="4">
            <gui_name language="en">N_TTBR0</gui_name>
            <alias_name>CP15_N_TTBR0</alias_name>
            <device_name type="rvi">CP15_N_TTBR0</device_name>
            <device_name type="cadi">N_TTBR0</device_name>
            <device_name type="rvi">CP15_N_TTBR0</device_name>
            <device_name type="cadi">N_TTBR0</device_name>
            <description language="en">[N] TTBR0</description>
            <bitField conditional="false" name="IRGN0">
                <gui_name language="en">IRGN0</gui_name>
                <description language="en">Inner cacheability[0]</description>
                <definition>[6]</definition>
            </bitField>
            <bitField conditional="false" name="RGN">
                <gui_name language="en">RGN</gui_name>
                <description language="en">Outer cacheability</description>
                <definition>[4:3]</definition>
            </bitField>
            <bitField conditional="false" name="S">
                <gui_name language="en">S</gui_name>
                <description language="en">Shared</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="IRGN1">
                <gui_name language="en">IRGN1</gui_name>
                <description language="en">Inner cacheability[1]</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_TTBR1" size="4">
            <gui_name language="en">N_TTBR1</gui_name>
            <alias_name>CP15_N_TTBR1</alias_name>
            <device_name type="rvi">CP15_N_TTBR1</device_name>
            <device_name type="cadi">N_TTBR1</device_name>
            <device_name type="rvi">CP15_N_TTBR1</device_name>
            <device_name type="cadi">N_TTBR1</device_name>
            <description language="en">[N] TTBR1</description>
            <bitField conditional="false" name="IRGN0">
                <gui_name language="en">IRGN0</gui_name>
                <description language="en">Inner cacheability[0]</description>
                <definition>[6]</definition>
            </bitField>
            <bitField conditional="false" name="RGN">
                <gui_name language="en">RGN</gui_name>
                <description language="en">Outer cacheability</description>
                <definition>[4:3]</definition>
            </bitField>
            <bitField conditional="false" name="S">
                <gui_name language="en">S</gui_name>
                <description language="en">Shared</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="IRGN1">
                <gui_name language="en">IRGN1</gui_name>
                <description language="en">Inner cacheability[1]</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_TTBR0_64" size="8">
            <gui_name language="en">N_TTBR0_64</gui_name>
            <alias_name>CP15_N_TTBR0_64</alias_name>
            <device_name type="rvi">CP15_N_TTBR0_64</device_name>
            <device_name type="cadi">N_TTBR0_64</device_name>
            <device_name type="rvi">CP15_N_TTBR0_64</device_name>
            <device_name type="cadi">N_TTBR0_64</device_name>
            <description language="en">[N] TTBR0 (64 bit)</description>
        </register>
        <register access="RW" name="N_TTBR1_64" size="8">
            <gui_name language="en">N_TTBR1_64</gui_name>
            <alias_name>CP15_N_TTBR1_64</alias_name>
            <device_name type="rvi">CP15_N_TTBR1_64</device_name>
            <device_name type="cadi">N_TTBR1_64</device_name>
            <device_name type="rvi">CP15_N_TTBR1_64</device_name>
            <device_name type="cadi">N_TTBR1_64</device_name>
            <description language="en">[N] TTBR1 (64 bit)</description>
        </register>
        <register access="RW" name="N_TTBCR" size="4">
            <gui_name language="en">N_TTBCR</gui_name>
            <alias_name>CP15_N_TTBCR</alias_name>
            <device_name type="rvi">CP15_N_TTBCR</device_name>
            <device_name type="cadi">N_TTBCR</device_name>
            <device_name type="rvi">CP15_N_TTBCR</device_name>
            <device_name type="cadi">N_TTBCR</device_name>
            <description language="en">[N] TTBCR</description>
            <bitField conditional="false" name="EAE" enumerationId="TTBCR_EAE">
                <gui_name language="en">EAE</gui_name>
                <description language="en">Extended Address Enable</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="IMP">
                <gui_name language="en">IMP</gui_name>
                <description language="en">Implementation defined</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="SH1">
                <gui_name language="en">SH1</gui_name>
                <description language="en">TTBR1 Shareability attributes</description>
                <definition>[29:28]</definition>
            </bitField>
            <bitField conditional="false" name="ORGN1">
                <gui_name language="en">ORGN1</gui_name>
                <description language="en">TTBR1 Outer Cacheability attributes</description>
                <definition>[27:26]</definition>
            </bitField>
            <bitField conditional="false" name="IRGN1">
                <gui_name language="en">IRGN1</gui_name>
                <description language="en">TTBR1 Inner Cacheability attributes</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="EPD1">
                <gui_name language="en">EPD1</gui_name>
                <description language="en">TTBR1 TLB miss (40-bit translation)</description>
                <definition>[23]</definition>
            </bitField>
            <bitField conditional="false" name="A1" enumerationId="TTBCR_A1">
                <gui_name language="en">A1</gui_name>
                <description language="en">ASID Select</description>
                <definition>[22]</definition>
            </bitField>
            <bitField conditional="false" name="T1SZ">
                <gui_name language="en">T1SZ</gui_name>
                <description language="en">TTBR1 size offset</description>
                <definition>[18:16]</definition>
            </bitField>
            <bitField conditional="false" name="SH0">
                <gui_name language="en">SH0</gui_name>
                <description language="en">TTBR0/HTTBR Shareability attributes</description>
                <definition>[13:12]</definition>
            </bitField>
            <bitField conditional="false" name="ORGN0">
                <gui_name language="en">ORGN0</gui_name>
                <description language="en">TTBR0/HTTBR Outer Cacheability attributes</description>
                <definition>[11:10]</definition>
            </bitField>
            <bitField conditional="false" name="IRGN0">
                <gui_name language="en">IRGN0</gui_name>
                <description language="en">TTBR0/HTTBR Inner Cacheability attributes</description>
                <definition>[9:8]</definition>
            </bitField>
            <bitField conditional="false" name="EPD0">
                <gui_name language="en">EPD0</gui_name>
                <description language="en">TTBR0/HTTBR TLB miss (40-bit translation)</description>
                <definition>[7]</definition>
            </bitField>
            <bitField conditional="false" name="PD1">
                <gui_name language="en">PD1</gui_name>
                <description language="en">TTBR1 TLB miss (32-bit translation)</description>
                <definition>[5]</definition>
            </bitField>
            <bitField conditional="false" name="PD0">
                <gui_name language="en">PD0</gui_name>
                <description language="en">TTBR0 TLB miss (32-bit translation)</description>
                <definition>[4]</definition>
            </bitField>
            <bitField conditional="false" name="T0SZ">
                <gui_name language="en">T0SZ</gui_name>
                <description language="en">T0SZ</description>
                <definition>[2:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_DACR" size="4">
            <gui_name language="en">N_DACR</gui_name>
            <alias_name>CP15_N_DACR</alias_name>
            <device_name type="rvi">CP15_N_DACR</device_name>
            <device_name type="cadi">N_DACR</device_name>
            <device_name type="rvi">CP15_N_DACR</device_name>
            <device_name type="cadi">N_DACR</device_name>
            <description language="en">[N] Domain Access Control</description>
            <bitField conditional="false" name="D15">
                <gui_name language="en">D15</gui_name>
                <description language="en">D15 permissions</description>
                <definition>[31:30]</definition>
            </bitField>
            <bitField conditional="false" name="D14">
                <gui_name language="en">D14</gui_name>
                <description language="en">D14 permissions</description>
                <definition>[29:28]</definition>
            </bitField>
            <bitField conditional="false" name="D13">
                <gui_name language="en">D13</gui_name>
                <description language="en">D13 permissions</description>
                <definition>[27:26]</definition>
            </bitField>
            <bitField conditional="false" name="D12">
                <gui_name language="en">D12</gui_name>
                <description language="en">D12 permissions</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="D11">
                <gui_name language="en">D11</gui_name>
                <description language="en">D11 permissions</description>
                <definition>[23:22]</definition>
            </bitField>
            <bitField conditional="false" name="D10">
                <gui_name language="en">D10</gui_name>
                <description language="en">D10 permissions</description>
                <definition>[21:20]</definition>
            </bitField>
            <bitField conditional="false" name="D9">
                <gui_name language="en">D9</gui_name>
                <description language="en">D9 permissions</description>
                <definition>[19:18]</definition>
            </bitField>
            <bitField conditional="false" name="D8">
                <gui_name language="en">D8</gui_name>
                <description language="en">D8 permissions</description>
                <definition>[17:16]</definition>
            </bitField>
            <bitField conditional="false" name="D7">
                <gui_name language="en">D7</gui_name>
                <description language="en">D7 permissions</description>
                <definition>[15:14]</definition>
            </bitField>
            <bitField conditional="false" name="D6">
                <gui_name language="en">D6</gui_name>
                <description language="en">D6 permissions</description>
                <definition>[13:12]</definition>
            </bitField>
            <bitField conditional="false" name="D5">
                <gui_name language="en">D5</gui_name>
                <description language="en">D5 permissions</description>
                <definition>[11:10]</definition>
            </bitField>
            <bitField conditional="false" name="D4">
                <gui_name language="en">D4</gui_name>
                <description language="en">D4 permissions</description>
                <definition>[9:8]</definition>
            </bitField>
            <bitField conditional="false" name="D3">
                <gui_name language="en">D3</gui_name>
                <description language="en">D3 permissions</description>
                <definition>[7:6]</definition>
            </bitField>
            <bitField conditional="false" name="D2">
                <gui_name language="en">D2</gui_name>
                <description language="en">D2 permissions</description>
                <definition>[5:4]</definition>
            </bitField>
            <bitField conditional="false" name="D1">
                <gui_name language="en">D1</gui_name>
                <description language="en">D1 permissions</description>
                <definition>[3:2]</definition>
            </bitField>
            <bitField conditional="false" name="D0">
                <gui_name language="en">D0</gui_name>
                <description language="en">D0 permissions</description>
                <definition>[1:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_PRRR" size="4">
            <gui_name language="en">N_PRRR</gui_name>
            <alias_name>CP15_N_PRRR</alias_name>
            <device_name type="rvi">CP15_N_PRRR</device_name>
            <device_name type="cadi">N_PRRR</device_name>
            <device_name type="rvi">CP15_N_PRRR</device_name>
            <device_name type="cadi">N_PRRR</device_name>
            <description language="en">[N] Primary Region Remap</description>
            <bitField conditional="false" name="OS7">
                <gui_name language="en">OS7</gui_name>
                <description language="en">Region 7 outer shareable</description>
                <definition>[31]</definition>
            </bitField>
            <bitField conditional="false" name="OS6">
                <gui_name language="en">OS6</gui_name>
                <description language="en">Region 6 outer shareable</description>
                <definition>[30]</definition>
            </bitField>
            <bitField conditional="false" name="OS5">
                <gui_name language="en">OS5</gui_name>
                <description language="en">Region 5 outer shareable</description>
                <definition>[29]</definition>
            </bitField>
            <bitField conditional="false" name="OS4">
                <gui_name language="en">OS4</gui_name>
                <description language="en">Region 4 outer shareable</description>
                <definition>[28]</definition>
            </bitField>
            <bitField conditional="false" name="OS3">
                <gui_name language="en">OS3</gui_name>
                <description language="en">Region 3 outer shareable</description>
                <definition>[27]</definition>
            </bitField>
            <bitField conditional="false" name="OS2">
                <gui_name language="en">OS2</gui_name>
                <description language="en">Region 2 outer shareable</description>
                <definition>[26]</definition>
            </bitField>
            <bitField conditional="false" name="OS1">
                <gui_name language="en">OS1</gui_name>
                <description language="en">Region 1 outer shareable</description>
                <definition>[25]</definition>
            </bitField>
            <bitField conditional="false" name="OS0">
                <gui_name language="en">OS0</gui_name>
                <description language="en">Region 0 outer shareable</description>
                <definition>[24]</definition>
            </bitField>
            <bitField conditional="false" name="NS1">
                <gui_name language="en">NS1</gui_name>
                <description language="en">Normal memory, S=1</description>
                <definition>[19]</definition>
            </bitField>
            <bitField conditional="false" name="NS0">
                <gui_name language="en">NS0</gui_name>
                <description language="en">Normal memory, S=0</description>
                <definition>[18]</definition>
            </bitField>
            <bitField conditional="false" name="DS1">
                <gui_name language="en">DS1</gui_name>
                <description language="en">Device memory, S=1</description>
                <definition>[17]</definition>
            </bitField>
            <bitField conditional="false" name="DS0">
                <gui_name language="en">DS0</gui_name>
                <description language="en">Device memory, S=0</description>
                <definition>[16]</definition>
            </bitField>
            <bitField conditional="false" name="TR7">
                <gui_name language="en">TR7</gui_name>
                <description language="en">Memory type 7</description>
                <definition>[15:14]</definition>
            </bitField>
            <bitField conditional="false" name="TR6">
                <gui_name language="en">TR6</gui_name>
                <description language="en">Memory type 6</description>
                <definition>[13:12]</definition>
            </bitField>
            <bitField conditional="false" name="TR5">
                <gui_name language="en">TR5</gui_name>
                <description language="en">Memory type 5</description>
                <definition>[11:10]</definition>
            </bitField>
            <bitField conditional="false" name="TR4">
                <gui_name language="en">TR4</gui_name>
                <description language="en">Memory type 4</description>
                <definition>[9:8]</definition>
            </bitField>
            <bitField conditional="false" name="TR3">
                <gui_name language="en">TR3</gui_name>
                <description language="en">Memory type 3</description>
                <definition>[7:6]</definition>
            </bitField>
            <bitField conditional="false" name="TR2">
                <gui_name language="en">TR2</gui_name>
                <description language="en">Memory type 2</description>
                <definition>[5:4]</definition>
            </bitField>
            <bitField conditional="false" name="TR1">
                <gui_name language="en">TR1</gui_name>
                <description language="en">Memory type 1</description>
                <definition>[3:2]</definition>
            </bitField>
            <bitField conditional="false" name="TR0">
                <gui_name language="en">TR0</gui_name>
                <description language="en">Memory type 0</description>
                <definition>[1:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_NMRR" size="4">
            <gui_name language="en">N_NMRR</gui_name>
            <alias_name>CP15_N_NMRR</alias_name>
            <device_name type="rvi">CP15_N_NMRR</device_name>
            <device_name type="cadi">N_NMRR</device_name>
            <device_name type="rvi">CP15_N_NMRR</device_name>
            <device_name type="cadi">N_NMRR</device_name>
            <description language="en">[N] Normal Memory Remap</description>
            <bitField conditional="false" name="OR7">
                <gui_name language="en">OR7</gui_name>
                <description language="en">Region 7 outer cacheable</description>
                <definition>[31:30]</definition>
            </bitField>
            <bitField conditional="false" name="OR5">
                <gui_name language="en">OR5</gui_name>
                <description language="en">Region 5 outer cacheable</description>
                <definition>[27:26]</definition>
            </bitField>
            <bitField conditional="false" name="OR4">
                <gui_name language="en">OR4</gui_name>
                <description language="en">Region 4 outer cacheable</description>
                <definition>[25:24]</definition>
            </bitField>
            <bitField conditional="false" name="OR3">
                <gui_name language="en">OR3</gui_name>
                <description language="en">Region 3 outer cacheable</description>
                <definition>[23:22]</definition>
            </bitField>
            <bitField conditional="false" name="OR2">
                <gui_name language="en">OR2</gui_name>
                <description language="en">Region 2 outer cacheable</description>
                <definition>[21:20]</definition>
            </bitField>
            <bitField conditional="false" name="OR1">
                <gui_name language="en">OR1</gui_name>
                <description language="en">Region 1 outer cacheable</description>
                <definition>[19:18]</definition>
            </bitField>
            <bitField conditional="false" name="OR0">
                <gui_name language="en">OR0</gui_name>
                <description language="en">Region 0 outer cacheable</description>
                <definition>[17:16]</definition>
            </bitField>
            <bitField conditional="false" name="IR7">
                <gui_name language="en">IR7</gui_name>
                <description language="en">Region 7 inner cacheable</description>
                <definition>[15:14]</definition>
            </bitField>
            <bitField conditional="false" name="IR5">
                <gui_name language="en">IR5</gui_name>
                <description language="en">Region 5 inner cacheable</description>
                <definition>[11:10]</definition>
            </bitField>
            <bitField conditional="false" name="IR4">
                <gui_name language="en">IR4</gui_name>
                <description language="en">Region 4 inner cacheable</description>
                <definition>[9:8]</definition>
            </bitField>
            <bitField conditional="false" name="IR3">
                <gui_name language="en">IR3</gui_name>
                <description language="en">Region 3 inner cacheable</description>
                <definition>[7:6]</definition>
            </bitField>
            <bitField conditional="false" name="IR2">
                <gui_name language="en">IR2</gui_name>
                <description language="en">Region 2 inner cacheable</description>
                <definition>[5:4]</definition>
            </bitField>
            <bitField conditional="false" name="IR1">
                <gui_name language="en">IR1</gui_name>
                <description language="en">Region 1 inner cacheable</description>
                <definition>[3:2]</definition>
            </bitField>
            <bitField conditional="false" name="IR0">
                <gui_name language="en">IR0</gui_name>
                <description language="en">Region 0 inner cacheable</description>
                <definition>[1:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_MAIR0" size="4">
            <gui_name language="en">N_MAIR0</gui_name>
            <alias_name>CP15_N_MAIR0</alias_name>
            <device_name type="rvi">CP15_N_MAIR0</device_name>
            <device_name type="cadi">N_MAIR0</device_name>
            <device_name type="rvi">CP15_N_MAIR0</device_name>
            <device_name type="cadi">N_MAIR0</device_name>
            <description language="en">[N] Memory Attribute Indirection Register 0</description>
            <bitField conditional="false" name="ATTR3">
                <gui_name language="en">ATTR3</gui_name>
                <description language="en">Attr 3</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="ATTR2">
                <gui_name language="en">ATTR2</gui_name>
                <description language="en">Attr 2</description>
                <definition>[23:16]</definition>
            </bitField>
            <bitField conditional="false" name="ATTR1">
                <gui_name language="en">ATTR1</gui_name>
                <description language="en">Attr 1</description>
                <definition>[15:8]</definition>
            </bitField>
            <bitField conditional="false" name="ATTR0">
                <gui_name language="en">ATTR0</gui_name>
                <description language="en">Attr 0</description>
                <definition>[7:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_MAIR1" size="4">
            <gui_name language="en">N_MAIR1</gui_name>
            <alias_name>CP15_N_MAIR1</alias_name>
            <device_name type="rvi">CP15_N_MAIR1</device_name>
            <device_name type="cadi">N_MAIR1</device_name>
            <device_name type="rvi">CP15_N_MAIR1</device_name>
            <device_name type="cadi">N_MAIR1</device_name>
            <description language="en">[N] Memory Attribute Indirection Register 1</description>
            <bitField conditional="false" name="ATTR7">
                <gui_name language="en">ATTR7</gui_name>
                <description language="en">Attr 7</description>
                <definition>[31:24]</definition>
            </bitField>
            <bitField conditional="false" name="ATTR6">
                <gui_name language="en">ATTR6</gui_name>
                <description language="en">Attr 6</description>
                <definition>[23:16]</definition>
            </bitField>
            <bitField conditional="false" name="ATTR5">
                <gui_name language="en">ATTR5</gui_name>
                <description language="en">Attr 5</description>
                <definition>[15:8]</definition>
            </bitField>
            <bitField conditional="false" name="ATTR4">
                <gui_name language="en">ATTR4</gui_name>
                <description language="en">Attr 4</description>
                <definition>[7:0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_AMAIR0" size="4">
            <gui_name language="en">N_AMAIR0</gui_name>
            <alias_name>CP15_N_AMAIR0</alias_name>
            <device_name type="rvi">CP15_N_AMAIR0</device_name>
            <device_name type="cadi">N_AMAIR0</device_name>
            <device_name type="rvi">CP15_N_AMAIR0</device_name>
            <device_name type="cadi">N_AMAIR0</device_name>
            <description language="en">[N] Auxiliary Memory Attribute Indirection 0</description>
        </register>
        <register access="RW" name="N_AMAIR1" size="4">
            <gui_name language="en">N_AMAIR1</gui_name>
            <alias_name>CP15_N_AMAIR1</alias_name>
            <device_name type="rvi">CP15_N_AMAIR1</device_name>
            <device_name type="cadi">N_AMAIR1</device_name>
            <device_name type="rvi">CP15_N_AMAIR1</device_name>
            <device_name type="cadi">N_AMAIR1</device_name>
            <description language="en">[N] Auxiliary Memory Attribute Indirection 1</description>
        </register>
        <register access="RW" name="N_CONTEXTIDR" size="4">
            <gui_name language="en">N_CONTEXTIDR</gui_name>
            <alias_name>CP15_N_CONTEXTIDR</alias_name>
            <device_name type="rvi">CP15_N_CONTEXTIDR</device_name>
            <device_name type="cadi">N_CONTEXTIDR</device_name>
            <device_name type="rvi">CP15_N_CONTEXTIDR</device_name>
            <device_name type="cadi">N_CONTEXTIDR</device_name>
            <description language="en">[N] Context ID</description>
            <bitField conditional="false" name="PROCID">
                <gui_name language="en">PROCID</gui_name>
                <description language="en">Process ID</description>
                <definition>[31:8]</definition>
            </bitField>
            <bitField conditional="false" name="ASID">
                <gui_name language="en">ASID</gui_name>
                <description language="en">Address Space ID</description>
                <definition>[7:0]</definition>
            </bitField>
        </register>

        <!-- Non-secure fault-handling registers -->
        <register access="RW" name="N_DFSR" size="4">
            <gui_name language="en">N_DFSR</gui_name>
            <alias_name>CP15_N_DFSR</alias_name>
            <device_name type="rvi">CP15_N_DFSR</device_name>
            <device_name type="cadi">N_DFSR</device_name>
            <device_name type="rvi">CP15_N_DFSR</device_name>
            <device_name type="cadi">N_DFSR</device_name>
            <description language="en">[N] Data Fault Status</description>
            <bitField conditional="false" name="CM" enumerationId="DFSR_CM">
                <gui_name language="en">CM</gui_name>
                <description language="en">Cache Maintenance</description>
                <definition>[13]</definition>
            </bitField>
            <bitField conditional="false" name="EXT">
                <gui_name language="en">EXT</gui_name>
                <description language="en">External abort type</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="WNR" enumerationId="DFSR_WNR">
                <gui_name language="en">WnR</gui_name>
                <description language="en">Access type causing abort</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="FS">
                <gui_name language="en">FS</gui_name>
                <description language="en">Fault Status</description>
                <definition>[3:0][10]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_IFSR" size="4">
            <gui_name language="en">N_IFSR</gui_name>
            <alias_name>CP15_N_IFSR</alias_name>
            <device_name type="rvi">CP15_N_IFSR</device_name>
            <device_name type="cadi">N_IFSR</device_name>
            <device_name type="rvi">CP15_N_IFSR</device_name>
            <device_name type="cadi">N_IFSR</device_name>
            <description language="en">[N] Instruction Fault Status</description>
            <bitField conditional="false" name="EXT">
                <gui_name language="en">EXT</gui_name>
                <description language="en">External abort type</description>
                <definition>[12]</definition>
            </bitField>
            <bitField conditional="false" name="FS">
                <gui_name language="en">FS</gui_name>
                <description language="en">Fault Status</description>
                <definition>[3:0][10]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_AIFSR" size="4">
            <gui_name language="en">N_AIFSR</gui_name>
            <alias_name>CP15_N_AIFSR</alias_name>
            <device_name type="rvi">CP15_N_AIFSR</device_name>
            <device_name type="cadi">N_AIFSR</device_name>
            <device_name type="rvi">CP15_N_AIFSR</device_name>
            <device_name type="cadi">N_AIFSR</device_name>
            <description language="en">[N] Auxiliary Instruction Fault Status Register</description>
            <!-- Cortex-A7, A12 and A15 do not implement AIFSR, so this register is always UNK/SBZP. -->
        </register>
        <register access="RW" name="N_DFAR" size="4">
            <gui_name language="en">N_DFAR</gui_name>
            <alias_name>CP15_N_DFAR</alias_name>
            <device_name type="rvi">CP15_N_DFAR</device_name>
            <device_name type="cadi">N_DFAR</device_name>
            <device_name type="rvi">CP15_N_DFAR</device_name>
            <device_name type="cadi">N_DFAR</device_name>
            <description language="en">[N] Data Fault Address</description>
        </register>
        <register access="RW" name="N_IFAR" size="4">
            <gui_name language="en">N_IFAR</gui_name>
            <alias_name>CP15_N_IFAR</alias_name>
            <device_name type="rvi">CP15_N_IFAR</device_name>
            <device_name type="cadi">N_IFAR</device_name>
            <device_name type="rvi">CP15_N_IFAR</device_name>
            <device_name type="cadi">N_IFAR</device_name>
            <description language="en">[N] Instruction Fault Address</description>
        </register>

        <!-- Other non-secure control registers -->
        <register access="RW" name="N_FCSEIDR" size="4">
            <gui_name language="en">N_FCSEIDR</gui_name>
            <alias_name>CP15_N_FCSEIDR</alias_name>
            <device_name type="rvi">CP15_N_FCSEIDR</device_name>
            <device_name type="cadi">N_FCSEIDR</device_name>
            <device_name type="rvi">CP15_N_FCSEIDR</device_name>
            <device_name type="cadi">N_FCSEIDR</device_name>
            <description language="en">[N] FCSE Process ID</description>
            <!-- FCSE not implemented by Cortex-A7, A12 and A15, but this register must still be included, as RAZ/WI. -->
            <bitField conditional="false" name="PID">
                <gui_name language="en">PID</gui_name>
                <description language="en">PID</description>
                <definition>[31:25]</definition>
            </bitField>
        </register>

        <!-- Non-secure address translation registers -->
        <register access="RW" name="N_PAR" size="4">
            <gui_name language="en">N_PAR</gui_name>
            <alias_name>CP15_N_PAR</alias_name>
            <device_name type="rvi">CP15_N_PAR</device_name>
            <device_name type="cadi">N_PAR</device_name>
            <device_name type="rvi">CP15_N_PAR</device_name>
            <device_name type="cadi">N_PAR</device_name>
            <description language="en">[N] Physical Address Register</description>
            <bitField conditional="false" name="PA">
                <gui_name language="en">PA</gui_name>
                <description language="en">Contains the physical address after a successful translation</description>
                <definition>[31:12]</definition>
            </bitField>
            <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
                <gui_name language="en">LPAE</gui_name>
                <description language="en">Large Physical Address Extension</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="NOS" enumerationId="PAR_NOS">
                <gui_name language="en">NOS</gui_name>
                <description language="en">Not Outer Shareable attribute</description>
                <definition>[10]</definition>
            </bitField>
            <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
                <gui_name language="en">NS</gui_name>
                <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="SH" enumerationId="PAR_NS">
                <gui_name language="en">SH</gui_name>
                <description language="en">Indicates shareable memory: 0 = nonshared 1 = shared</description>
                <definition>[7]</definition>
            </bitField>
            <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
                <gui_name language="en">INNER</gui_name>
                <description language="en">Indicates the inner attributes from the translation table</description>
                <definition>[6:4]</definition>
            </bitField>
            <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
                <gui_name language="en">OUTER</gui_name>
                <description language="en">Indicates the outer attributes from the translation table</description>
                <definition>[3:2]</definition>
            </bitField>
            <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
                <gui_name language="en">SS</gui_name>
                <description language="en">Indicates if the result is a supersection</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
                <gui_name language="en">FS</gui_name>
                <description language="en">Holds the fault status bits for the aborted address</description>
                <definition>[6:1]</definition>
            </bitField>
            <bitField conditional="false" name="F" enumerationId="PAR_F">
                <gui_name language="en">F</gui_name>
                <description language="en">Indicates that the translation succeeded</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_PAR_64" size="8">
            <gui_name language="en">N_PAR_64</gui_name>
            <alias_name>CP15_N_PAR_64</alias_name>
            <device_name type="rvi">CP15_N_PAR_64</device_name>
            <device_name type="cadi">N_PAR_64</device_name>
            <device_name type="rvi">CP15_N_PAR_64</device_name>
            <device_name type="cadi">N_PAR_64</device_name>
            <description language="en">[N] Physical Address (64 bit)</description>
            <bitField conditional="false" name="PA">
                <gui_name language="en">PA</gui_name>
                <description language="en">Contains the physical address after a successful translation</description>
                <definition>[39:12]</definition>
            </bitField>
            <bitField conditional="false" name="LPAE" enumerationId="GENERIC_DIS_ENABLE">
                <gui_name language="en">LPAE</gui_name>
                <description language="en">Large Physical Address Extension</description>
                <definition>[11]</definition>
            </bitField>
            <bitField conditional="false" name="NS" enumerationId="GENERIC_CLEAR_SET">
                <gui_name language="en">NS</gui_name>
                <description language="en">Indicates the state of the NS attribute bit in the translation table</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="FSTAGE" enumerationId="PAR_STAGE">
                <gui_name language="en">FSTAGE</gui_name>
                <description language="en">Indicates the translation stage at which the translation aborted</description>
                <definition>[9]</definition>
            </bitField>
            <bitField conditional="false" name="S2WLK" enumerationId="GENERIC_CLEAR_SET">
                <gui_name language="en">S2WLK</gui_name>
                <description language="en">This bit is set to indicate that the translation aborted because of a stage 2 fault during a stage 1 translation table walk</description>
                <definition>[8]</definition>
            </bitField>
            <bitField conditional="false" name="SH" enumerationId="TTBCR_SHx">
                <gui_name language="en">SH</gui_name>
                <description language="en">Indicates shareable memory</description>
                <definition>[8:7]</definition>
            </bitField>
            <bitField conditional="false" name="INNER" enumerationId="PAR_INNER">
                <gui_name language="en">INNER</gui_name>
                <description language="en">Indicates the inner attributes from the translation table</description>
                <definition>[6:4]</definition>
            </bitField>
            <bitField conditional="false" name="OUTER" enumerationId="PAR_OUTER">
                <gui_name language="en">OUTER</gui_name>
                <description language="en">Indicates the outer attributes from the translation table</description>
                <definition>[3:2]</definition>
            </bitField>
            <bitField conditional="false" name="Supersection" enumerationId="PAR_SS">
                <gui_name language="en">SS</gui_name>
                <description language="en">Indicates if the result is a supersection</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="FS" enumerationId="E_I_D_FAULT_STATUS">
                <gui_name language="en">FS</gui_name>
                <description language="en">Holds the fault status bits for the aborted address</description>
                <definition>[6:1]</definition>
            </bitField>
            <bitField conditional="false" name="F" enumerationId="PAR_F">
                <gui_name language="en">F</gui_name>
                <description language="en">Indicates that the translation succeeded</description>
                <definition>[0]</definition>
            </bitField>
        </register>

        <!-- Non-secure security extensions registers -->
        <register access="RW" name="N_VBAR" size="4">
            <gui_name language="en">N_VBAR</gui_name>
            <alias_name>CP15_N_VBAR</alias_name>
            <device_name type="rvi">CP15_N_VBAR</device_name>
            <device_name type="cadi">N_VBAR</device_name>
            <device_name type="rvi">CP15_N_VBAR</device_name>
            <device_name type="cadi">N_VBAR</device_name>
            <description language="en">[N] Vector Base Address</description>
        </register>

        <!-- Non-secure miscellaneous operations registers -->
        <register access="RW" name="N_TPIDRURW" size="4">
            <gui_name language="en">N_TPIDRURW</gui_name>
            <alias_name>CP15_N_TPIDRURW</alias_name>
            <device_name type="rvi">CP15_N_TPIDRURW</device_name>
            <device_name type="cadi">N_TPIDRURW</device_name>
            <device_name type="rvi">CP15_N_TPIDRURW</device_name>
            <device_name type="cadi">N_TPIDRURW</device_name>
            <description language="en">[N] User Read/Write Thread ID</description>
        </register>
        <register access="RW" name="N_TPIDRURO" size="4">
            <gui_name language="en">N_TPIDRURO</gui_name>
            <alias_name>CP15_N_TPIDRURO</alias_name>
            <device_name type="rvi">CP15_N_TPIDRURO</device_name>
            <device_name type="cadi">N_TPIDRURO</device_name>
            <device_name type="rvi">CP15_N_TPIDRURO</device_name>
            <device_name type="cadi">N_TPIDRURO</device_name>
            <description language="en">[N] User Read-Only Thread ID</description>
        </register>
        <register access="RW" name="N_TPIDRPRW" size="4">
            <gui_name language="en">N_TPIDRPRW</gui_name>
            <alias_name>CP15_N_TPIDRPRW</alias_name>
            <device_name type="rvi">CP15_N_TPIDRPRW</device_name>
            <device_name type="cadi">N_TPIDRPRW</device_name>
            <device_name type="rvi">CP15_N_TPIDRPRW</device_name>
            <device_name type="cadi">N_TPIDRPRW</device_name>
            <description language="en">[N] Privileged Only Thread ID</description>
        </register>

        <!-- Non-secure timer registers -->
        <register access="RW" name="N_CNTP_CTL" size="4">
            <gui_name language="en">N_CNTP_CTL</gui_name>
            <alias_name>CP15_N_CNTP_CTL</alias_name>
            <device_name type="rvi">CP15_N_CNTP_CTL</device_name>
            <device_name type="cadi">N_CNTP_CTL</device_name>
            <device_name type="rvi">CP15_N_CNTP_CTL</device_name>
            <device_name type="cadi">N_CNTP_CTL</device_name>
            <description language="en">[N] PL1 Physical Timer Control register</description>
            <bitField conditional="false" name="ISTATUS" enumerationId="CNT_CTL_IS">
                <gui_name language="en">ISTATUS</gui_name>
                <description language="en">The status of the timer</description>
                <definition>[2]</definition>
            </bitField>
            <bitField conditional="false" name="IMASK" enumerationId="CNT_CTL_MI">
                <gui_name language="en">IMASK</gui_name>
                <description language="en">Timer output signal mask bit</description>
                <definition>[1]</definition>
            </bitField>
            <bitField conditional="false" name="ENABLE" enumerationId="GENERIC_DIS_ENABLE">
                <gui_name language="en">ENABLE</gui_name>
                <description language="en">Enables the timer</description>
                <definition>[0]</definition>
            </bitField>
        </register>
        <register access="RW" name="N_CNTP_TVAL" size="4">
            <gui_name language="en">N_CNTP_TVAL</gui_name>
            <alias_name>CP15_N_CNTP_TVAL</alias_name>
            <device_name type="rvi">CP15_N_CNTP_TVAL</device_name>
            <device_name type="cadi">N_CNTP_TVAL</device_name>
            <device_name type="rvi">CP15_N_CNTP_TVAL</device_name>
            <device_name type="cadi">N_CNTP_TVAL</device_name>
            <description language="en">[N] PL1 Physical Timer Value Register</description>
        </register>
        <register access="RW" name="N_CNTP_CVAL" size="8">
            <gui_name language="en">N_CNTP_CVAL</gui_name>
            <alias_name>CP15_N_CNTP_CVAL</alias_name>
            <device_name type="rvi">CP15_N_CNTP_CVAL</device_name>
            <device_name type="cadi">N_CNTP_CVAL</device_name>
            <device_name type="rvi">CP15_N_CNTP_CVAL</device_name>
            <device_name type="cadi">N_CNTP_CVAL</device_name>
            <description language="en">[N] PL1 Physical Timer Compare Value Register</description>
        </register>
    </register_group>
</register_list>
