// Seed: 700724923
module module_0 #(
    parameter id_4 = 32'd44
) (
    input tri  id_0,
    input tri0 id_1
    , _id_4,
    input tri1 id_2
);
  wire id_5;
  logic [id_4 : id_4] id_6;
  ;
  wire id_7, id_8, id_9, id_10;
  logic [7:0] id_11;
  assign id_8 = id_11;
  wire id_12;
  wire id_13;
  ;
  wire id_14, id_15;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri1 id_4
    , id_17, id_18,
    output tri0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output logic id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wire id_12,
    input wand id_13,
    input wand id_14
    , id_19,
    output wor id_15
);
  initial begin : LABEL_0
    id_17 <= id_19;
    id_8  <= -1'd0;
    id_17 <= -1'h0;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6
  );
endmodule
