TimeQuest Timing Analyzer report for Uni_Projektas
Fri Apr 28 15:34:24 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 16. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 18. Slow Model Minimum Pulse Width: 'CLK'
 19. Slow Model Minimum Pulse Width: 'ADC_CLK'
 20. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 21. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLK'
 36. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 37. Fast Model Hold: 'CLK'
 38. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 39. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 40. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 41. Fast Model Minimum Pulse Width: 'CLK'
 42. Fast Model Minimum Pulse Width: 'ADC_CLK'
 43. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 44. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Fri Apr 28 15:34:24 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name              ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; ADC_CLK                 ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                       ;
; ADC_DCLKA               ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                     ;
; CLK                     ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                           ;
; CORR_BUFFER_UPDATE_CLK0 ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk } ;
; PLL_CLK0                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }            ;
; PLL_CLK1                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }         ;
; PLL_CLK2                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }         ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                        ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                  ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
; 154.75 MHz ; 154.75 MHz      ; CLK                     ;                                                       ;
; 165.73 MHz ; 163.03 MHz      ; CORR_BUFFER_UPDATE_CLK0 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 0.859  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 13.150 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.743 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.091  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 6.933  ; 0.000         ;
; ADC_CLK                 ; 16.000 ; 0.000         ;
; ADC_DCLKA               ; 17.223 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 46.933 ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.859 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.784     ;
; 1.004 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.639     ;
; 1.048 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.613     ;
; 1.059 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.584     ;
; 1.092 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.551     ;
; 1.119 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.542     ;
; 1.135 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.526     ;
; 1.146 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.497     ;
; 1.181 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.462     ;
; 1.186 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.475     ;
; 1.221 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.440     ;
; 1.230 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.431     ;
; 1.233 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.428     ;
; 1.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.404     ;
; 1.261 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.400     ;
; 1.262 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.399     ;
; 1.272 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.389     ;
; 1.279 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.382     ;
; 1.309 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.334     ;
; 1.310 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.333     ;
; 1.323 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.338     ;
; 1.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.337     ;
; 1.343 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.318     ;
; 1.365 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.296     ;
; 1.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.286     ;
; 1.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.259     ;
; 1.404 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.239     ;
; 1.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.236     ;
; 1.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.234     ;
; 1.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.233     ;
; 1.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.207     ;
; 1.437 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.224     ;
; 1.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.204     ;
; 1.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.193     ;
; 1.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.171     ;
; 1.479 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.182     ;
; 1.479 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.164     ;
; 1.499 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.162     ;
; 1.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.151     ;
; 1.526 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.117     ;
; 1.530 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.131     ;
; 1.549 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.094     ;
; 1.561 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.082     ;
; 1.589 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.072     ;
; 1.604 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.039     ;
; 1.606 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.055     ;
; 1.637 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 22.006     ;
; 1.641 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 22.020     ;
; 1.666 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.890     ;
; 1.675 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.986     ;
; 1.675 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.986     ;
; 1.678 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.983     ;
; 1.691 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.952     ;
; 1.701 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.942     ;
; 1.709 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.934     ;
; 1.723 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.938     ;
; 1.726 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.917     ;
; 1.727 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.934     ;
; 1.737 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.924     ;
; 1.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.899     ;
; 1.747 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.809     ;
; 1.752 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.804     ;
; 1.761 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.900     ;
; 1.813 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.848     ;
; 1.817 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.844     ;
; 1.823 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.838     ;
; 1.833 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.723     ;
; 1.840 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.821     ;
; 1.855 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.701     ;
; 1.864 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.779     ;
; 1.866 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.777     ;
; 1.872 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.771     ;
; 1.874 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.769     ;
; 1.882 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.761     ;
; 1.887 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.756     ;
; 1.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.760     ;
; 1.902 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.741     ;
; 1.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.748     ;
; 1.914 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.642     ;
; 1.916 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.745     ;
; 1.936 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.620     ;
; 1.942 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.701     ;
; 1.946 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.715     ;
; 1.951 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.710     ;
; 1.973 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.670     ;
; 1.997 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.646     ;
; 2.000 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.556     ;
; 2.003 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.658     ;
; 2.008 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.653     ;
; 2.014 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.647     ;
; 2.018 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[11]                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.601      ; 21.623     ;
; 2.028 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.615     ;
; 2.040 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.603     ;
; 2.055 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.606     ;
; 2.061 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 21.582     ;
; 2.071 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.590     ;
; 2.071 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.590     ;
; 2.084 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.577     ;
; 2.101 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.516      ; 21.455     ;
; 2.102 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.621      ; 21.559     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                     ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 13.150 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 3.288      ;
; 13.302 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 3.136      ;
; 13.415 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 3.023      ;
; 13.452 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 2.986      ;
; 13.504 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 2.934      ;
; 13.567 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 2.871      ;
; 13.594 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 2.844      ;
; 13.607 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                          ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.602     ; 2.831      ;
; 93.966 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 6.000      ;
; 94.070 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 5.896      ;
; 94.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 5.542      ;
; 94.490 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 5.476      ;
; 94.639 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 5.327      ;
; 94.951 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 5.015      ;
; 95.132 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.908      ;
; 95.150 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.890      ;
; 95.338 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[13]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.003      ; 4.705      ;
; 95.463 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[46]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.074     ; 4.503      ;
; 95.521 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[13]                                                                                         ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.003      ; 4.522      ;
; 95.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.076      ;
; 95.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.076      ;
; 95.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.076      ;
; 95.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.076      ;
; 95.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.076      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 96.076 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.964      ;
; 96.076 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.964      ;
; 96.076 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.964      ;
; 96.076 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 3.964      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.739 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.045      ;
; 0.745 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.759 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.762 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.763 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.765 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.766 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.072      ;
; 0.770 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.770 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.076      ;
; 0.771 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.775 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.782 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.786 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.092      ;
; 0.787 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.093      ;
; 0.806 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.112      ;
; 0.902 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.208      ;
; 0.904 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.210      ;
; 0.906 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.212      ;
; 0.911 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.217      ;
; 0.915 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.221      ;
; 0.917 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.223      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.743 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.749 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.056      ;
; 0.751 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.058      ;
; 0.900 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.206      ;
; 0.900 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.206      ;
; 0.905 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.211      ;
; 0.905 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.211      ;
; 0.906 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.212      ;
; 0.907 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.213      ;
; 0.907 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.213      ;
; 0.908 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.214      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.215      ;
; 0.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.215      ;
; 0.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.217      ;
; 0.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.219      ;
; 0.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.221      ;
; 0.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.329      ;
; 0.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.329      ;
; 0.964 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.329      ;
; 0.973 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.338      ;
; 0.981 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.390      ;
; 0.982 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.142      ; 1.391      ;
; 0.983 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.140      ; 1.390      ;
; 0.984 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.140      ; 1.391      ;
; 1.007 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 1.315      ;
; 1.023 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.140      ; 1.430      ;
; 1.024 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.390      ;
; 1.025 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.391      ;
; 1.026 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.390      ;
; 1.027 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.140      ; 1.434      ;
; 1.027 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.391      ;
; 1.031 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.140      ; 1.438      ;
; 1.061 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.368      ;
; 1.066 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.430      ;
; 1.066 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.373      ;
; 1.070 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.434      ;
; 1.073 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 1.381      ;
; 1.074 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.438      ;
; 1.080 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 1.388      ;
; 1.173 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.479      ;
; 1.180 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.486      ;
; 1.199 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.505      ;
; 1.206 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.512      ;
; 1.207 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.513      ;
; 1.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.520      ;
; 1.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.521      ;
; 1.221 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.527      ;
; 1.229 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.535      ;
; 1.233 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.539      ;
; 1.233 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.540      ;
; 1.246 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 1.554      ;
; 1.246 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 1.554      ;
; 1.399 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 1.708      ;
; 1.405 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 1.720      ;
; 1.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.781      ;
; 1.420 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.785      ;
; 1.421 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.786      ;
; 1.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.795      ;
; 1.441 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.018      ; 1.765      ;
; 1.469 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 1.777      ;
; 1.491 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.856      ;
; 1.521 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.098      ; 1.886      ;
; 1.549 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.855      ;
; 1.552 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.858      ;
; 1.553 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 1.862      ;
; 1.553 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.859      ;
; 1.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 1.863      ;
; 1.555 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.861      ;
; 1.558 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.865      ;
; 1.568 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.874      ;
; 1.586 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 1.895      ;
; 1.595 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 1.904      ;
; 1.602 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.018      ; 1.926      ;
; 1.610 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 1.919      ;
; 1.637 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.085     ; 1.858      ;
; 1.651 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.957      ;
; 1.659 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.965      ;
; 1.710 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.016      ;
; 1.713 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.019      ;
; 1.782 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.087      ; 2.136      ;
; 1.788 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.094      ;
; 1.793 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 2.007      ;
; 1.795 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.005      ; 2.106      ;
; 1.799 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.105      ;
; 1.807 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 2.122      ;
; 1.815 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 2.130      ;
; 1.816 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.092     ; 2.030      ;
; 1.818 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.009      ; 2.133      ;
; 1.874 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.180      ;
; 1.900 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.206      ;
; 1.921 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.005      ; 2.232      ;
; 1.931 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 2.240      ;
; 1.934 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.003      ; 2.243      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.568 ; 7.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.302 ; 7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.284 ; 7.284 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.252 ; 7.252 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.568 ; 7.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.985 ; 6.985 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.937 ; 6.937 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.726 ; 6.726 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.699 ; 4.699 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.430 ; 8.430 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 7.550 ; 7.550 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 7.606 ; 7.606 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.709 ; 7.709 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.031 ; 7.031 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.080 ; 7.080 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 6.834 ; 6.834 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.221 ; 7.221 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.579 ; 7.579 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.133 ; 8.133 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.107 ; 8.107 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 7.921 ; 7.921 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.751 ; 7.751 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.430 ; 8.430 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.589 ; 7.589 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.726 ; 7.726 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.909 ; 7.909 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.460 ; -6.460 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.036 ; -7.036 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.018 ; -7.018 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -6.986 ; -6.986 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -7.302 ; -7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.719 ; -6.719 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.671 ; -6.671 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.541 ; -6.541 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.460 ; -6.460 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.873 ; -3.873 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -6.568 ; -6.568 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -7.284 ; -7.284 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -7.340 ; -7.340 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -7.443 ; -7.443 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -6.765 ; -6.765 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -6.814 ; -6.814 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -6.568 ; -6.568 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -6.955 ; -6.955 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -7.313 ; -7.313 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -7.867 ; -7.867 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -7.841 ; -7.841 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -7.655 ; -7.655 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -7.485 ; -7.485 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -8.164 ; -8.164 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -7.323 ; -7.323 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -7.460 ; -7.460 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -7.643 ; -7.643 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.035  ; 6.035  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.843  ; 4.843  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 5.268  ; 5.268  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 6.368  ; 6.368  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.009  ; 5.009  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 6.093  ; 6.093  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 6.093  ; 6.093  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 6.074  ; 6.074  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 6.070  ; 6.070  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.983  ; 5.983  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 5.458  ; 5.458  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 5.364  ; 5.364  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 5.702  ; 5.702  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 5.700  ; 5.700  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 5.696  ; 5.696  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 5.576  ; 5.576  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 5.930  ; 5.930  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 5.683  ; 5.683  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 5.635  ; 5.635  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 6.955  ; 6.955  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 4.600  ; 4.600  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 4.594  ; 4.594  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.937  ; 4.937  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.573  ; 4.573  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.574  ; 4.574  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.333  ; 5.333  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 5.339  ; 5.339  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 6.423  ; 6.423  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 5.700  ; 5.700  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.417  ; 6.417  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.297  ; 5.297  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.955  ; 6.955  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.336  ; 5.336  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.300  ; 5.300  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.311  ; 5.311  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.595  ; 4.595  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.098  ; 5.098  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 4.849  ; 4.849  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.098  ; 5.098  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.594  ; 5.594  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.964  ; 9.964  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 5.707  ; 5.707  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.035  ; 6.035  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 33.655 ; 33.655 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                     ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.035  ; 6.035  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.843  ; 4.843  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 5.268  ; 5.268  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 6.368  ; 6.368  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.009  ; 5.009  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 6.093  ; 6.093  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 6.074  ; 6.074  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 6.070  ; 6.070  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.983  ; 5.983  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 5.458  ; 5.458  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 5.364  ; 5.364  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 5.702  ; 5.702  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 5.700  ; 5.700  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 5.696  ; 5.696  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 5.576  ; 5.576  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 5.930  ; 5.930  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 5.683  ; 5.683  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 5.635  ; 5.635  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 4.573  ; 4.573  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 4.600  ; 4.600  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 4.594  ; 4.594  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.937  ; 4.937  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.573  ; 4.573  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.574  ; 4.574  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.333  ; 5.333  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 5.339  ; 5.339  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 6.423  ; 6.423  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 5.700  ; 5.700  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.417  ; 6.417  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.297  ; 5.297  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.955  ; 6.955  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.336  ; 5.336  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.300  ; 5.300  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.311  ; 5.311  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.595  ; 4.595  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.098  ; 5.098  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 4.849  ; 4.849  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.098  ; 5.098  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.594  ; 5.594  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.767  ; 9.767  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 5.707  ; 5.707  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.035  ; 6.035  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 25.189 ; 25.189 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.319 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.526 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.507 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.875 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.270 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.283 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.972 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.669 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.405 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.182 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.319 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.526 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.505 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.507 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.875 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.270 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.283 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.972 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.669 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.405 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.182 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.319     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.526     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.507     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.875     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.270     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.283     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.972     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.669     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.405     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.182     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 6.319     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.527     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.525     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.526     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.505     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.507     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 4.875     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.270     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.283     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 5.972     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.669     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.405     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.182     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 7.953  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 14.779 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.215 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.239 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.333  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 7.873  ; 0.000         ;
; ADC_CLK                 ; 17.223 ; 0.000         ;
; ADC_DCLKA               ; 17.778 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 47.873 ; 0.000         ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                             ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[0]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[1]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[2]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[3]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[4]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[5]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[6]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[7]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[8]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[9]           ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[10]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[11]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[12]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.953  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|address_counter[13]          ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.944      ;
; 7.972  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.925      ;
; 7.975  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.922      ;
; 8.014  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                   ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.883      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.044  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]             ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.853      ;
; 8.153  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.744      ;
; 8.156  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.741      ;
; 17.115 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 7.001      ;
; 17.150 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.966      ;
; 17.175 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]    ; CLK                     ; CLK         ; 20.000       ; -0.064     ; 2.793      ;
; 17.175 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]    ; CLK                     ; CLK         ; 20.000       ; -0.064     ; 2.793      ;
; 17.175 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]    ; CLK                     ; CLK         ; 20.000       ; -0.064     ; 2.793      ;
; 17.175 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]    ; CLK                     ; CLK         ; 20.000       ; -0.064     ; 2.793      ;
; 17.185 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.931      ;
; 17.220 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.896      ;
; 17.255 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.861      ;
; 17.269 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.847      ;
; 17.276 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.855      ;
; 17.281 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.835      ;
; 17.290 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.826      ;
; 17.301 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.830      ;
; 17.301 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.848      ;
; 17.302 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.814      ;
; 17.304 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.812      ;
; 17.314 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.802      ;
; 17.314 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.835      ;
; 17.316 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.800      ;
; 17.319 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.812      ;
; 17.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.785      ;
; 17.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.818      ;
; 17.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.818      ;
; 17.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.747      ;
; 17.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.794      ;
; 17.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.779      ;
; 17.339 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.777      ;
; 17.349 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.767      ;
; 17.351 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.765      ;
; 17.352 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.764      ;
; 17.352 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.797      ;
; 17.354 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.795      ;
; 17.354 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.777      ;
; 17.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.791      ;
; 17.359 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.772      ;
; 17.366 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.750      ;
; 17.366 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.783      ;
; 17.368 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.713      ;
; 17.369 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.712      ;
; 17.370 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.779      ;
; 17.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.744      ;
; 17.373 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.758      ;
; 17.374 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.742      ;
; 17.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.756      ;
; 17.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.774      ;
; 17.379 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.752      ;
; 17.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[5]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.732      ;
; 17.384 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.732      ;
; 17.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.764      ;
; 17.386 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.730      ;
; 17.387 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.729      ;
; 17.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.760      ;
; 17.391 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.758      ;
; 17.392 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.575      ;
; 17.392 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.575      ;
; 17.392 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.575      ;
; 17.392 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2] ; CLK                     ; CLK         ; 20.000       ; -0.065     ; 2.575      ;
; 17.392 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.757      ;
; 17.400 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.731      ;
; 17.401 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.715      ;
; 17.401 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.715      ;
; 17.401 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.117      ; 6.748      ;
; 17.404 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.677      ;
; 17.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.709      ;
; 17.409 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.707      ;
; 17.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.049      ; 6.670      ;
; 17.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.719      ;
; 17.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.099      ; 6.713      ;
; 17.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[4]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.697      ;
; 17.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.697      ;
; 17.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.694      ;
; 17.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                             ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.084      ; 6.692      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 14.779 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 1.152      ;
; 14.837 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 1.094      ;
; 14.893 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 1.038      ;
; 14.911 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 1.020      ;
; 14.917 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 1.014      ;
; 14.983 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 0.948      ;
; 14.995 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 0.936      ;
; 15.003 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                                            ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.101     ; 0.928      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.947 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.039     ; 2.046      ;
; 97.968 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[46]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.039     ; 2.025      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a15                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a14                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a13                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a12                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a11                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a10                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a9                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                     ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|msb                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                            ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                          ; Read_adc_manager:this_read_adc_manager|address_counter[13]                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                              ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[13]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                        ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.247 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.250 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.257 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                        ; Write_out_mram_manager:this_write_out_mram_manager|UART_DATA_IRQ                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.260 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.412      ;
; 0.261 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.413      ;
; 0.268 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.283 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.482      ;
; 0.283 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.482      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.486      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.486      ;
; 0.288 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.440      ;
; 0.290 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.291 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.486      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.457      ;
; 0.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.457      ;
; 0.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.457      ;
; 0.261 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.460      ;
; 0.289 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.490      ;
; 0.289 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.490      ;
; 0.290 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.491      ;
; 0.290 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.491      ;
; 0.293 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.490      ;
; 0.293 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.490      ;
; 0.294 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.491      ;
; 0.294 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.491      ;
; 0.309 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.510      ;
; 0.310 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.511      ;
; 0.312 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.063      ; 0.513      ;
; 0.313 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.510      ;
; 0.314 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.511      ;
; 0.316 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.513      ;
; 0.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.008      ; 0.488      ;
; 0.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[2]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.008      ; 0.493      ;
; 0.334 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.486      ;
; 0.337 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.008      ; 0.497      ;
; 0.358 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.527      ;
; 0.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.563      ;
; 0.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.564      ;
; 0.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[38]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.566      ;
; 0.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.567      ;
; 0.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[0]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.569      ;
; 0.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.575      ;
; 0.424 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 0.578      ;
; 0.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.621      ;
; 0.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.008      ; 0.587      ;
; 0.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.007      ; 0.586      ;
; 0.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.623      ;
; 0.428 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.008      ; 0.588      ;
; 0.429 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.624      ;
; 0.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.627      ;
; 0.442 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.018      ; 0.612      ;
; 0.459 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[3]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.008      ; 0.619      ;
; 0.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.663      ;
; 0.482 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.677      ;
; 0.496 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|cntr_lkf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.648      ;
; 0.500 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.652      ;
; 0.506 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.659      ;
; 0.508 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.661      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 0.664      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 0.664      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.663      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[48]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[49]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.663      ;
; 0.512 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[37]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[38]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.665      ;
; 0.514 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[36]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[37]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.667      ;
; 0.528 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.004      ; 0.684      ;
; 0.531 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[1]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[2]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.018      ; 0.701      ;
; 0.532 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.053      ; 0.723      ;
; 0.533 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.004      ; 0.689      ;
; 0.541 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.004      ; 0.697      ;
; 0.550 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.702      ;
; 0.552 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.007      ; 0.711      ;
; 0.556 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[11]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[12]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.007      ; 0.716      ;
; 0.559 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[13]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.007      ; 0.718      ;
; 0.565 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.717      ;
; 0.577 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.051     ; 0.678      ;
; 0.600 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[36]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.051     ; 0.701      ;
; 0.600 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[1]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a8 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[11]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.043     ; 0.710      ;
; 0.604 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.803      ;
; 0.608 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[0]                 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|cntr_emf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.760      ;
; 0.624 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[46]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[47]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.004      ; 0.780      ;
; 0.625 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[12]                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[13]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.002      ; 0.779      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_6a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_t1m:auto_generated|altsyncram_i981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.765 ; 3.765 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.674 ; 3.674 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.686 ; 3.686 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.765 ; 3.765 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.643 ; 3.643 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.612 ; 3.612 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.514 ; 3.514 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.481 ; 3.481 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.047 ; 2.047 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.115 ; 4.115 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 3.714 ; 3.714 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 3.744 ; 3.744 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 3.800 ; 3.800 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 3.618 ; 3.618 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 3.641 ; 3.641 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 3.495 ; 3.495 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 3.623 ; 3.623 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 3.724 ; 3.724 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 4.000 ; 4.000 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 3.969 ; 3.969 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 3.947 ; 3.947 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 3.954 ; 3.954 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 4.115 ; 4.115 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 3.848 ; 3.848 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 3.941 ; 3.941 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 3.926 ; 3.926 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.361 ; -3.361 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.554 ; -3.554 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.566 ; -3.566 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.645 ; -3.645 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.523 ; -3.523 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.492 ; -3.492 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.361 ; -3.361 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.724 ; -1.724 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.375 ; -3.375 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.594 ; -3.594 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.624 ; -3.624 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.680 ; -3.680 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.498 ; -3.498 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.521 ; -3.521 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.375 ; -3.375 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.503 ; -3.503 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.604 ; -3.604 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.880 ; -3.880 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.849 ; -3.849 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.827 ; -3.827 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.834 ; -3.834 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.995 ; -3.995 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.728 ; -3.728 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.821 ; -3.821 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.806 ; -3.806 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.662  ; 2.662  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.884  ; 1.884  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 2.029  ; 2.029  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.367  ; 2.367  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.035  ; 2.035  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.358  ; 2.358  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.358  ; 2.358  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.345  ; 2.345  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.343  ; 2.343  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.293  ; 2.293  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.103  ; 2.103  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.189  ; 2.189  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.136  ; 2.136  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.231  ; 2.231  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.230  ; 2.230  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.228  ; 2.228  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.124  ; 2.124  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.312  ; 2.312  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.173  ; 2.173  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.159  ; 2.159  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 2.623  ; 2.623  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 1.893  ; 1.893  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 1.891  ; 1.891  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.987  ; 1.987  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.870  ; 1.870  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.871  ; 1.871  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 2.107  ; 2.107  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.114  ; 2.114  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.117  ; 2.117  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.459  ; 2.459  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.233  ; 2.233  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.463  ; 2.463  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.061  ; 2.061  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.623  ; 2.623  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.076  ; 2.076  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.060  ; 2.060  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.059  ; 2.059  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 1.884  ; 1.884  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.054  ; 2.054  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 1.897  ; 1.897  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.054  ; 2.054  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.236  ; 2.236  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.545  ; 3.545  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.193  ; 2.193  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.662  ; 2.662  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 11.125 ; 11.125 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.662 ; 2.662 ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.884 ; 1.884 ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 2.029 ; 2.029 ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.367 ; 2.367 ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.035 ; 2.035 ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.103 ; 2.103 ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.358 ; 2.358 ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.345 ; 2.345 ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.343 ; 2.343 ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.293 ; 2.293 ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.103 ; 2.103 ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.189 ; 2.189 ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.136 ; 2.136 ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.231 ; 2.231 ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.230 ; 2.230 ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.228 ; 2.228 ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.124 ; 2.124 ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.312 ; 2.312 ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.173 ; 2.173 ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.159 ; 2.159 ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 1.893 ; 1.893 ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 1.891 ; 1.891 ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.987 ; 1.987 ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.871 ; 1.871 ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 2.107 ; 2.107 ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.114 ; 2.114 ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.117 ; 2.117 ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.459 ; 2.459 ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.233 ; 2.233 ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.463 ; 2.463 ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.061 ; 2.061 ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.623 ; 2.623 ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.076 ; 2.076 ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.060 ; 2.060 ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.059 ; 2.059 ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 1.884 ; 1.884 ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 1.897 ; 1.897 ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.236 ; 2.236 ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.474 ; 3.474 ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.193 ; 2.193 ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.662 ; 2.662 ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 8.819 ; 8.819 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+-------+-------+------------+-------------------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.338 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.841 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.952 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.085 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.093 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.300 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.221 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.402 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 1.991 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.338 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.839 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.841 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.952 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.085 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.093 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.300 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.221 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.402 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 1.991 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.338     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.841     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.952     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.085     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.093     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.300     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.221     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.402     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 1.991     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.338     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.858     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.859     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.839     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.841     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 1.952     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.085     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.093     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.300     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.221     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.402     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 1.991     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+--------------------------+--------+-------+----------+---------+---------------------+
; Clock                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack         ; 0.859  ; 0.215 ; N/A      ; N/A     ; 2.091               ;
;  ADC_CLK                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA               ; N/A    ; N/A   ; N/A      ; N/A     ; 17.223              ;
;  CLK                     ; 0.859  ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 13.150 ; 0.239 ; N/A      ; N/A     ; 46.933              ;
;  PLL_CLK0                ; N/A    ; N/A   ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2                ; N/A    ; N/A   ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLK                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.568 ; 7.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.302 ; 7.302 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.284 ; 7.284 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.252 ; 7.252 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.568 ; 7.568 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.985 ; 6.985 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.937 ; 6.937 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.726 ; 6.726 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.699 ; 4.699 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 8.430 ; 8.430 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 7.550 ; 7.550 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 7.606 ; 7.606 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 7.709 ; 7.709 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 7.031 ; 7.031 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 7.080 ; 7.080 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 6.834 ; 6.834 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 7.221 ; 7.221 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 7.579 ; 7.579 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 8.133 ; 8.133 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 8.107 ; 8.107 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 7.921 ; 7.921 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 7.751 ; 7.751 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 8.430 ; 8.430 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 7.589 ; 7.589 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 7.726 ; 7.726 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 7.909 ; 7.909 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.361 ; -3.361 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.554 ; -3.554 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.566 ; -3.566 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.645 ; -3.645 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.523 ; -3.523 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.492 ; -3.492 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.361 ; -3.361 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.724 ; -1.724 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; -3.375 ; -3.375 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -3.594 ; -3.594 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -3.624 ; -3.624 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -3.680 ; -3.680 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -3.498 ; -3.498 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -3.521 ; -3.521 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.375 ; -3.375 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -3.503 ; -3.503 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -3.604 ; -3.604 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; -3.880 ; -3.880 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; -3.849 ; -3.849 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; -3.827 ; -3.827 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; -3.834 ; -3.834 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; -3.995 ; -3.995 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; -3.728 ; -3.728 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; -3.821 ; -3.821 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; -3.806 ; -3.806 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                             ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+--------+--------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 6.035  ; 6.035  ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 4.843  ; 4.843  ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 5.268  ; 5.268  ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 6.368  ; 6.368  ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 5.009  ; 5.009  ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 6.093  ; 6.093  ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 6.093  ; 6.093  ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 6.074  ; 6.074  ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 6.070  ; 6.070  ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 5.983  ; 5.983  ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 5.458  ; 5.458  ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 5.364  ; 5.364  ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 5.702  ; 5.702  ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 5.700  ; 5.700  ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 5.696  ; 5.696  ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 5.576  ; 5.576  ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 5.930  ; 5.930  ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 5.683  ; 5.683  ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 5.635  ; 5.635  ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 6.955  ; 6.955  ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 4.600  ; 4.600  ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 4.594  ; 4.594  ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 4.937  ; 4.937  ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 4.573  ; 4.573  ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 4.574  ; 4.574  ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 5.320  ; 5.320  ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 5.333  ; 5.333  ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 5.339  ; 5.339  ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 6.423  ; 6.423  ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 5.700  ; 5.700  ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 6.417  ; 6.417  ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 5.297  ; 5.297  ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 6.955  ; 6.955  ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 5.336  ; 5.336  ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 5.300  ; 5.300  ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 5.311  ; 5.311  ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 4.595  ; 4.595  ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 5.098  ; 5.098  ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 4.849  ; 4.849  ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 5.098  ; 5.098  ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 5.594  ; 5.594  ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 9.964  ; 9.964  ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 5.707  ; 5.707  ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 6.035  ; 6.035  ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 33.655 ; 33.655 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+--------+--------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port      ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+----------------+-------------------------+-------+-------+------------+-------------------------+
; ADC_CLK        ; CLK                     ; 2.662 ; 2.662 ; Rise       ; CLK                     ;
; ADC_SPI_CS     ; CLK                     ; 1.884 ; 1.884 ; Rise       ; CLK                     ;
; ADC_SPI_SCLK   ; CLK                     ; 2.029 ; 2.029 ; Rise       ; CLK                     ;
; ADC_SPI_SDIN   ; CLK                     ; 2.367 ; 2.367 ; Rise       ; CLK                     ;
; ADC_SYNC       ; CLK                     ; 2.035 ; 2.035 ; Rise       ; CLK                     ;
; MRAM_A[*]      ; CLK                     ; 2.103 ; 2.103 ; Rise       ; CLK                     ;
;  MRAM_A[0]     ; CLK                     ; 2.358 ; 2.358 ; Rise       ; CLK                     ;
;  MRAM_A[1]     ; CLK                     ; 2.345 ; 2.345 ; Rise       ; CLK                     ;
;  MRAM_A[2]     ; CLK                     ; 2.343 ; 2.343 ; Rise       ; CLK                     ;
;  MRAM_A[3]     ; CLK                     ; 2.293 ; 2.293 ; Rise       ; CLK                     ;
;  MRAM_A[4]     ; CLK                     ; 2.103 ; 2.103 ; Rise       ; CLK                     ;
;  MRAM_A[5]     ; CLK                     ; 2.189 ; 2.189 ; Rise       ; CLK                     ;
;  MRAM_A[6]     ; CLK                     ; 2.136 ; 2.136 ; Rise       ; CLK                     ;
;  MRAM_A[7]     ; CLK                     ; 2.231 ; 2.231 ; Rise       ; CLK                     ;
;  MRAM_A[8]     ; CLK                     ; 2.230 ; 2.230 ; Rise       ; CLK                     ;
;  MRAM_A[9]     ; CLK                     ; 2.228 ; 2.228 ; Rise       ; CLK                     ;
;  MRAM_A[10]    ; CLK                     ; 2.124 ; 2.124 ; Rise       ; CLK                     ;
;  MRAM_A[11]    ; CLK                     ; 2.312 ; 2.312 ; Rise       ; CLK                     ;
;  MRAM_A[12]    ; CLK                     ; 2.173 ; 2.173 ; Rise       ; CLK                     ;
;  MRAM_A[13]    ; CLK                     ; 2.159 ; 2.159 ; Rise       ; CLK                     ;
; MRAM_D[*]      ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[0]     ; CLK                     ; 1.893 ; 1.893 ; Rise       ; CLK                     ;
;  MRAM_D[1]     ; CLK                     ; 1.891 ; 1.891 ; Rise       ; CLK                     ;
;  MRAM_D[2]     ; CLK                     ; 1.987 ; 1.987 ; Rise       ; CLK                     ;
;  MRAM_D[3]     ; CLK                     ; 1.870 ; 1.870 ; Rise       ; CLK                     ;
;  MRAM_D[4]     ; CLK                     ; 1.871 ; 1.871 ; Rise       ; CLK                     ;
;  MRAM_D[5]     ; CLK                     ; 2.107 ; 2.107 ; Rise       ; CLK                     ;
;  MRAM_D[6]     ; CLK                     ; 2.114 ; 2.114 ; Rise       ; CLK                     ;
;  MRAM_D[7]     ; CLK                     ; 2.117 ; 2.117 ; Rise       ; CLK                     ;
;  MRAM_D[8]     ; CLK                     ; 2.459 ; 2.459 ; Rise       ; CLK                     ;
;  MRAM_D[9]     ; CLK                     ; 2.233 ; 2.233 ; Rise       ; CLK                     ;
;  MRAM_D[10]    ; CLK                     ; 2.463 ; 2.463 ; Rise       ; CLK                     ;
;  MRAM_D[11]    ; CLK                     ; 2.061 ; 2.061 ; Rise       ; CLK                     ;
;  MRAM_D[12]    ; CLK                     ; 2.623 ; 2.623 ; Rise       ; CLK                     ;
;  MRAM_D[13]    ; CLK                     ; 2.076 ; 2.076 ; Rise       ; CLK                     ;
;  MRAM_D[14]    ; CLK                     ; 2.060 ; 2.060 ; Rise       ; CLK                     ;
;  MRAM_D[15]    ; CLK                     ; 2.059 ; 2.059 ; Rise       ; CLK                     ;
; MRAM_EN        ; CLK                     ; 1.884 ; 1.884 ; Rise       ; CLK                     ;
; MRAM_LOWER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_OUTPUT_EN ; CLK                     ; 1.897 ; 1.897 ; Rise       ; CLK                     ;
; MRAM_UPPER_EN  ; CLK                     ; 2.054 ; 2.054 ; Rise       ; CLK                     ;
; MRAM_WRITE_EN  ; CLK                     ; 2.236 ; 2.236 ; Rise       ; CLK                     ;
; SPI_CS         ; CLK                     ; 3.474 ; 3.474 ; Rise       ; CLK                     ;
; UART_TX        ; CLK                     ; 2.193 ; 2.193 ; Rise       ; CLK                     ;
; ADC_CLK        ; CLK                     ; 2.662 ; 2.662 ; Fall       ; CLK                     ;
; SPI_CS         ; CORR_BUFFER_UPDATE_CLK0 ; 8.819 ; 8.819 ; Rise       ; CORR_BUFFER_UPDATE_CLK0 ;
+----------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 27       ; 27       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 4845     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 1081550  ; 0        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 330      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 27       ; 27       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 4845     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 1081550  ; 0        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 330      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 215   ; 215  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 28 15:34:23 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(9): this_read_adc_manager|MRAM_WRITE_DATA|sclr could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|sclr}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(10): this_read_adc_manager|MRAM_WRITE_DATA|clk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|clk}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(11): this_read_adc_manager|MRAM_WRITE_DATA|datain could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|datain}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(12): this_read_adc_manager|MRAM_WRITE_DATA|regout could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|regout}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.859
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.859         0.000 CLK 
    Info (332119):    13.150         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.743         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
    Info (332119):    46.933         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 7.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.953         0.000 CLK 
    Info (332119):    14.779         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
    Info (332119):     0.239         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
    Info (332119):    47.873         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4559 megabytes
    Info: Processing ended: Fri Apr 28 15:34:24 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


