designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo3l
designverdefinemacro -clear
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/I2S_Controller.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\I2S_Controller.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/i2s_rx.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\RD1171\source\Verilog\i2s_rx.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/pll1.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\pll1.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/my_tb.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\my_tb.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/top.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\top.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_left.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_left.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_right.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_right.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/zcr.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\zcr.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/squares.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\squares.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/ste.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\ste.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/submean2.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\submean2.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_submean.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\fifo_submean.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/rising_edge_det.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\rising_edge_det.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/clkdiv.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\clkdiv.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/char_cntrl.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\char_cntrl.v ... Done
addfile D:/UIUC/2017_Spring/ECE_396/beamforming/beam_forming.v
# Adding file D:\UIUC\2017_Spring\ECE_396\beamforming\beam_forming.v ... Done
vlib D:/UIUC/2017_Spring/ECE_396/beamforming/test/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/I2S_Controller.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: I2S_Controller.
# $root top modules: I2S_Controller.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/RD1171/source/Verilog/i2s_rx.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/pll1.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: pll1.
# $root top modules: I2S_Controller pll1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/my_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller pll1 I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 top.v : (68, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module top.
# Info: VCP2113 Module I2S_Controller found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 top.v : (83, 37): Implicit net declaration, symbol osc_clk has not been declared in module top.
# Info: VCP2876 top.v : (92, 15): Implicit net declaration, symbol lock has not been declared in module top.
# Info: VCP2876 top.v : (115, 108): Implicit net declaration, symbol rd_en1 has not been declared in module top.
# Info: VCP2876 top.v : (116, 76): Implicit net declaration, symbol left_empty has not been declared in module top.
# Info: VCP2876 top.v : (116, 94): Implicit net declaration, symbol left_full has not been declared in module top.
# Info: VCP2876 top.v : (117, 29): Implicit net declaration, symbol almost_full has not been declared in module top.
# Info: VCP2876 top.v : (121, 73): Implicit net declaration, symbol right_empty has not been declared in module top.
# Info: VCP2876 top.v : (121, 92): Implicit net declaration, symbol right_full has not been declared in module top.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_left.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_right.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/zcr.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/squares.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: squares.
# $root top modules: I2S_Controller_tb top squares.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/ste.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module squares found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/submean2.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/fifo_submean.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/rising_edge_det.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/clkdiv.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/char_cntrl.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (D:/UIUC/2017_Spring/ECE_396/beamforming/char_cntrl.v, ln 21).
# Parameters in case labels, will not check for overlapping labels (D:/UIUC/2017_Spring/ECE_396/beamforming/char_cntrl.v, ln 36).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work D:/UIUC/2017_Spring/ECE_396/beamforming/beam_forming.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: I2S_Controller_tb top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vsim +access +r -PL pmi_work -L ovi_machxo3l
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beam_forming' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'char_cntrl' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELBREAD: Warning: Too few port connections. Region: /top/subMean1/f1
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "PUR_INST.PURNET" from module "squares.FF_14" (module not found).
# ELAB2: Last instance before error: /squares/FF_14
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
add wave *
# Waveform file 'untitled.awc' connected to 'D:/UIUC/2017_Spring/ECE_396/beamforming/test/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /$root/* not found in D:/UIUC/2017_Spring/ECE_396/beamforming/test/src/wave.asdb.
# Error: Simulation not initialized.
#     while executing
# "error "Simulation not initialized.""
#     (procedure "run" line 6)
#     invoked from within
# "run 1000ns"
#     (file "D:/UIUC/2017_Spring/ECE_396/beamforming/test/test.ado" line 55)
#     invoked from within
# "source {D:/UIUC/2017_Spring/ECE_396/beamforming/test/test.ado}"
#     invoked from within
# "interp eval $slave "source $source_file""
asim -O5 -L ovi_machxo3l -PL pmi_work +access +r
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beam_forming' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'char_cntrl' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELBREAD: Warning: Too few port connections. Region: /top/subMean1/f1
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "PUR_INST.PURNET" from module "squares.FF_14" (module not found).
# ELAB2: Last instance before error: /squares/FF_14
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 -L ovi_machxo3l -PL pmi_work +access +r
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beam_forming' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'char_cntrl' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELBREAD: Warning: Too few port connections. Region: /top/subMean1/f1
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "PUR_INST.PURNET" from module "squares.FF_14" (module not found).
# ELAB2: Last instance before error: /squares/FF_14
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 -L ovi_machxo3l -PL pmi_work +access +r
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'beam_forming' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'clk_div' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'char_cntrl' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'zcr' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'ste' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'submean2' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'rising_edge_det' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library 'C:\lscc\diamond\3.8_x64\active-hdl\bin\systf.dll'
# ELAB2: Create instances ...
# ELBREAD: Warning: Too few port connections. Region: /top/subMean1/f1
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "PUR_INST.PURNET" from module "squares.FF_14" (module not found).
# ELAB2: Last instance before error: /squares/FF_14
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
