;buildInfoPackage: chisel3, version: 3.3.0-RC3, scalaVersion: 2.12.11, sbtVersion: 1.3.8
circuit CODTester : 
  module StageIF : 
    input clock : Clock
    input reset : Reset
    output io : {ctrlIO : {flip flush : UInt<1>, flip stall : UInt<1>, flip pcSel : UInt<4>}, pipeIO : {pc : UInt<32>, instr : UInt<32>}, IFMiscIO : {flip pcJump : UInt<32>, flip pcExc : UInt<32>}, memPortIO : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<4>, typ : UInt<4>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}}
    
    io.memPortIO.resp.bits.data is invalid @[StageIF.scala 33:6]
    io.memPortIO.resp.valid is invalid @[StageIF.scala 33:6]
    io.memPortIO.req.bits.typ is invalid @[StageIF.scala 33:6]
    io.memPortIO.req.bits.fcn is invalid @[StageIF.scala 33:6]
    io.memPortIO.req.bits.data is invalid @[StageIF.scala 33:6]
    io.memPortIO.req.bits.addr is invalid @[StageIF.scala 33:6]
    io.memPortIO.req.valid is invalid @[StageIF.scala 33:6]
    io.memPortIO.req.ready is invalid @[StageIF.scala 33:6]
    io.IFMiscIO.pcExc is invalid @[StageIF.scala 33:6]
    io.IFMiscIO.pcJump is invalid @[StageIF.scala 33:6]
    io.pipeIO.instr is invalid @[StageIF.scala 33:6]
    io.pipeIO.pc is invalid @[StageIF.scala 33:6]
    io.ctrlIO.pcSel is invalid @[StageIF.scala 33:6]
    io.ctrlIO.stall is invalid @[StageIF.scala 33:6]
    io.ctrlIO.flush is invalid @[StageIF.scala 33:6]
    reg pc : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[StageIF.scala 35:19]
    node _T = add(pc, UInt<3>("h04")) @[StageIF.scala 37:20]
    node pcPlus4 = tail(_T, 1) @[StageIF.scala 37:20]
    node _T_1 = eq(UInt<4>("h01"), io.ctrlIO.pcSel) @[Mux.scala 80:60]
    node _T_2 = mux(_T_1, io.IFMiscIO.pcJump, UInt<32>("h00")) @[Mux.scala 80:57]
    node _T_3 = eq(UInt<4>("h00"), io.ctrlIO.pcSel) @[Mux.scala 80:60]
    node _T_4 = mux(_T_3, pcPlus4, _T_2) @[Mux.scala 80:57]
    node _T_5 = eq(UInt<4>("h02"), io.ctrlIO.pcSel) @[Mux.scala 80:60]
    node pcNext = mux(_T_5, io.IFMiscIO.pcExc, _T_4) @[Mux.scala 80:57]
    node _T_6 = eq(io.ctrlIO.stall, UInt<1>("h00")) @[StageIF.scala 44:9]
    when _T_6 : @[StageIF.scala 44:27]
      pc <= pcNext @[StageIF.scala 45:8]
      skip @[StageIF.scala 44:27]
    wire instr : UInt<32> @[StageIF.scala 48:19]
    wire _T_7 : UInt<7>[100] @[StageIF.scala 51:23]
    _T_7[0] <= UInt<1>("h00") @[StageIF.scala 51:23]
    _T_7[1] <= UInt<1>("h01") @[StageIF.scala 51:23]
    _T_7[2] <= UInt<2>("h02") @[StageIF.scala 51:23]
    _T_7[3] <= UInt<2>("h03") @[StageIF.scala 51:23]
    _T_7[4] <= UInt<3>("h04") @[StageIF.scala 51:23]
    _T_7[5] <= UInt<3>("h05") @[StageIF.scala 51:23]
    _T_7[6] <= UInt<3>("h06") @[StageIF.scala 51:23]
    _T_7[7] <= UInt<3>("h07") @[StageIF.scala 51:23]
    _T_7[8] <= UInt<4>("h08") @[StageIF.scala 51:23]
    _T_7[9] <= UInt<4>("h09") @[StageIF.scala 51:23]
    _T_7[10] <= UInt<4>("h0a") @[StageIF.scala 51:23]
    _T_7[11] <= UInt<4>("h0b") @[StageIF.scala 51:23]
    _T_7[12] <= UInt<4>("h0c") @[StageIF.scala 51:23]
    _T_7[13] <= UInt<4>("h0d") @[StageIF.scala 51:23]
    _T_7[14] <= UInt<4>("h0e") @[StageIF.scala 51:23]
    _T_7[15] <= UInt<4>("h0f") @[StageIF.scala 51:23]
    _T_7[16] <= UInt<5>("h010") @[StageIF.scala 51:23]
    _T_7[17] <= UInt<5>("h011") @[StageIF.scala 51:23]
    _T_7[18] <= UInt<5>("h012") @[StageIF.scala 51:23]
    _T_7[19] <= UInt<5>("h013") @[StageIF.scala 51:23]
    _T_7[20] <= UInt<5>("h014") @[StageIF.scala 51:23]
    _T_7[21] <= UInt<5>("h015") @[StageIF.scala 51:23]
    _T_7[22] <= UInt<5>("h016") @[StageIF.scala 51:23]
    _T_7[23] <= UInt<5>("h017") @[StageIF.scala 51:23]
    _T_7[24] <= UInt<5>("h018") @[StageIF.scala 51:23]
    _T_7[25] <= UInt<5>("h019") @[StageIF.scala 51:23]
    _T_7[26] <= UInt<5>("h01a") @[StageIF.scala 51:23]
    _T_7[27] <= UInt<5>("h01b") @[StageIF.scala 51:23]
    _T_7[28] <= UInt<5>("h01c") @[StageIF.scala 51:23]
    _T_7[29] <= UInt<5>("h01d") @[StageIF.scala 51:23]
    _T_7[30] <= UInt<5>("h01e") @[StageIF.scala 51:23]
    _T_7[31] <= UInt<5>("h01f") @[StageIF.scala 51:23]
    _T_7[32] <= UInt<6>("h020") @[StageIF.scala 51:23]
    _T_7[33] <= UInt<6>("h021") @[StageIF.scala 51:23]
    _T_7[34] <= UInt<6>("h022") @[StageIF.scala 51:23]
    _T_7[35] <= UInt<6>("h023") @[StageIF.scala 51:23]
    _T_7[36] <= UInt<6>("h024") @[StageIF.scala 51:23]
    _T_7[37] <= UInt<6>("h025") @[StageIF.scala 51:23]
    _T_7[38] <= UInt<6>("h026") @[StageIF.scala 51:23]
    _T_7[39] <= UInt<6>("h027") @[StageIF.scala 51:23]
    _T_7[40] <= UInt<6>("h028") @[StageIF.scala 51:23]
    _T_7[41] <= UInt<6>("h029") @[StageIF.scala 51:23]
    _T_7[42] <= UInt<6>("h02a") @[StageIF.scala 51:23]
    _T_7[43] <= UInt<6>("h02b") @[StageIF.scala 51:23]
    _T_7[44] <= UInt<6>("h02c") @[StageIF.scala 51:23]
    _T_7[45] <= UInt<6>("h02d") @[StageIF.scala 51:23]
    _T_7[46] <= UInt<6>("h02e") @[StageIF.scala 51:23]
    _T_7[47] <= UInt<6>("h02f") @[StageIF.scala 51:23]
    _T_7[48] <= UInt<6>("h030") @[StageIF.scala 51:23]
    _T_7[49] <= UInt<6>("h031") @[StageIF.scala 51:23]
    _T_7[50] <= UInt<6>("h032") @[StageIF.scala 51:23]
    _T_7[51] <= UInt<6>("h033") @[StageIF.scala 51:23]
    _T_7[52] <= UInt<6>("h034") @[StageIF.scala 51:23]
    _T_7[53] <= UInt<6>("h035") @[StageIF.scala 51:23]
    _T_7[54] <= UInt<6>("h036") @[StageIF.scala 51:23]
    _T_7[55] <= UInt<6>("h037") @[StageIF.scala 51:23]
    _T_7[56] <= UInt<6>("h038") @[StageIF.scala 51:23]
    _T_7[57] <= UInt<6>("h039") @[StageIF.scala 51:23]
    _T_7[58] <= UInt<6>("h03a") @[StageIF.scala 51:23]
    _T_7[59] <= UInt<6>("h03b") @[StageIF.scala 51:23]
    _T_7[60] <= UInt<6>("h03c") @[StageIF.scala 51:23]
    _T_7[61] <= UInt<6>("h03d") @[StageIF.scala 51:23]
    _T_7[62] <= UInt<6>("h03e") @[StageIF.scala 51:23]
    _T_7[63] <= UInt<6>("h03f") @[StageIF.scala 51:23]
    _T_7[64] <= UInt<7>("h040") @[StageIF.scala 51:23]
    _T_7[65] <= UInt<7>("h041") @[StageIF.scala 51:23]
    _T_7[66] <= UInt<7>("h042") @[StageIF.scala 51:23]
    _T_7[67] <= UInt<7>("h043") @[StageIF.scala 51:23]
    _T_7[68] <= UInt<7>("h044") @[StageIF.scala 51:23]
    _T_7[69] <= UInt<7>("h045") @[StageIF.scala 51:23]
    _T_7[70] <= UInt<7>("h046") @[StageIF.scala 51:23]
    _T_7[71] <= UInt<7>("h047") @[StageIF.scala 51:23]
    _T_7[72] <= UInt<7>("h048") @[StageIF.scala 51:23]
    _T_7[73] <= UInt<7>("h049") @[StageIF.scala 51:23]
    _T_7[74] <= UInt<7>("h04a") @[StageIF.scala 51:23]
    _T_7[75] <= UInt<7>("h04b") @[StageIF.scala 51:23]
    _T_7[76] <= UInt<7>("h04c") @[StageIF.scala 51:23]
    _T_7[77] <= UInt<7>("h04d") @[StageIF.scala 51:23]
    _T_7[78] <= UInt<7>("h04e") @[StageIF.scala 51:23]
    _T_7[79] <= UInt<7>("h04f") @[StageIF.scala 51:23]
    _T_7[80] <= UInt<7>("h050") @[StageIF.scala 51:23]
    _T_7[81] <= UInt<7>("h051") @[StageIF.scala 51:23]
    _T_7[82] <= UInt<7>("h052") @[StageIF.scala 51:23]
    _T_7[83] <= UInt<7>("h053") @[StageIF.scala 51:23]
    _T_7[84] <= UInt<7>("h054") @[StageIF.scala 51:23]
    _T_7[85] <= UInt<7>("h055") @[StageIF.scala 51:23]
    _T_7[86] <= UInt<7>("h056") @[StageIF.scala 51:23]
    _T_7[87] <= UInt<7>("h057") @[StageIF.scala 51:23]
    _T_7[88] <= UInt<7>("h058") @[StageIF.scala 51:23]
    _T_7[89] <= UInt<7>("h059") @[StageIF.scala 51:23]
    _T_7[90] <= UInt<7>("h05a") @[StageIF.scala 51:23]
    _T_7[91] <= UInt<7>("h05b") @[StageIF.scala 51:23]
    _T_7[92] <= UInt<7>("h05c") @[StageIF.scala 51:23]
    _T_7[93] <= UInt<7>("h05d") @[StageIF.scala 51:23]
    _T_7[94] <= UInt<7>("h05e") @[StageIF.scala 51:23]
    _T_7[95] <= UInt<7>("h05f") @[StageIF.scala 51:23]
    _T_7[96] <= UInt<7>("h060") @[StageIF.scala 51:23]
    _T_7[97] <= UInt<7>("h061") @[StageIF.scala 51:23]
    _T_7[98] <= UInt<7>("h062") @[StageIF.scala 51:23]
    _T_7[99] <= UInt<7>("h063") @[StageIF.scala 51:23]
    node _T_8 = bits(pc, 6, 0)
    instr <= _T_7[_T_8] @[StageIF.scala 52:11]
    wire _T_9 : {pc : UInt<32>, instr : UInt<32>} @[StageIF.scala 59:22]
    _T_9.pc <= UInt<1>("h00") @[StageIF.scala 60:15]
    _T_9.instr <= UInt<32>("h04033") @[StageIF.scala 61:18]
    reg regPipe : {pc : UInt<32>, instr : UInt<32>}, clock with : (reset => (reset, _T_9)) @[StageIF.scala 58:24]
    when io.ctrlIO.flush : @[StageIF.scala 65:26]
      regPipe.pc <= UInt<1>("h00") @[StageIF.scala 66:16]
      regPipe.instr <= UInt<32>("h04033") @[StageIF.scala 67:19]
      skip @[StageIF.scala 65:26]
    else : @[StageIF.scala 68:34]
      node _T_10 = eq(io.ctrlIO.stall, UInt<1>("h00")) @[StageIF.scala 68:16]
      when _T_10 : @[StageIF.scala 68:34]
        regPipe.pc <= pc @[StageIF.scala 69:16]
        regPipe.instr <= instr @[StageIF.scala 70:19]
        skip @[StageIF.scala 68:34]
    io.pipeIO.instr <= regPipe.instr @[StageIF.scala 73:13]
    io.pipeIO.pc <= regPipe.pc @[StageIF.scala 73:13]
    node _T_11 = asUInt(reset) @[StageIF.scala 75:9]
    node _T_12 = eq(_T_11, UInt<1>("h00")) @[StageIF.scala 75:9]
    when _T_12 : @[StageIF.scala 75:9]
      printf(clock, UInt<1>(1), "pc: %x, instr: %x\n", pc, instr) @[StageIF.scala 75:9]
      skip @[StageIF.scala 75:9]
    
  module CODTester : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    inst dut of StageIF @[CODTest.scala 12:19]
    dut.clock <= clock
    dut.reset <= reset
    dut.io.ctrlIO.flush <= UInt<1>("h00") @[CODTest.scala 13:23]
    dut.io.ctrlIO.stall <= UInt<1>("h00") @[CODTest.scala 14:23]
    dut.io.ctrlIO.pcSel <= UInt<4>("h00") @[CODTest.scala 15:23]
    
