# Compressor-Tree-Adder-Generator

This project is an implementation of an MxN Verilog multiplier module generator. CTAGenerator creates mult_MxN_lut6.v multiplier module and gpc_modules.v Generalized Parallel Counter (GPC) library.

It is designed to take advantage of 6 input LUTs of modern FPGAs to create high performance multipliers. 

Tha basic usage ./CTAGenerator M N
