INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartB/Lab4_PartB.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartB/Lab4_PartB.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartB/Lab4_PartB.srcs/sim_1/new/tb_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab4/Lab4_PartB/Lab4_PartB.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
