________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro ti_cic_filter_top_v2.options'.
Pre-processing...
Reading xml file 'arch_fixed7.xml'...
Reading blif file 'cic_filter_top_clkfix_abc.blif'...
WARNING(1): Invalid net "reset_n" detected.
            No input pins found.
            A net with zero signals driving it may be invalid.
WARNING(2): Deleted 1 nets with zero input pins.
Validating architecture file ...
Validating circuit file 'cic_filter_top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(3): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 1 nets with no fanout.
[vpr] WARNING(4): logical_block reset_n #1 has no fanout.
[vpr] Removing input.
[vpr] Removed 2 LUT buffers.
[vpr] Sweeped away 3 nodes.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	62 LUTs of size 2
[vpr] 	479 LUTs of size 3
[vpr] 	221 LUTs of size 4
[vpr] 	435 LUTs of size 5
[vpr] 	4 of type input
[vpr] 	10 of type output
[vpr] 	108 of type latch
[vpr] 	1197 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'cic_filter_top_clkfix_abc.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1319, total nets: 1309, total inputs: 4, total outputs: 10
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.18099e-09
[vpr] 
[vpr] SDC file 'ti_cic_filter_top_v2.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 3 y = 2.
[vpr] Complex block 0: cb.n875, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n1047, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n1252, type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n826, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 4: cb.n423_1, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 5: cb.n695, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 3.
[vpr] Complex block 6: cb.n717, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n719, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.n722, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 9: cb.n701, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n702, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n426, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 4.
[vpr] Complex block 12: cb.n718, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n510, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n513, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n515, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 16: cb.n748, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n521, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n1049, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n579, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 5.
[vpr] Complex block 20: cb.n590, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n1050, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 22: cb.n533, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 23: cb.n502, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 24: cb.n529_1, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 25: cb.n573, type: clb
[vpr] 	................................................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.n1042, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n1076, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n963, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n840, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n986, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n786, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n785, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 33: cb.n973, type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n835, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 6.
[vpr] Complex block 35: cb.n1025, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 36: cb.n498, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n847, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n941, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n969, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n932, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n726, type: clb
[vpr] 	................................................................................................
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n903, type: clb
[vpr] 	...................................................................................
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n901, type: clb
[vpr] 	.............................................
[vpr] Passed route at end.
[vpr] Complex block 44: cb.n442, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n461, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 46: cb.n496, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n493, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 7.
[vpr] Complex block 48: cb.n639, type: clb
[vpr] 	...................................................
[vpr] Passed route at end.
[vpr] Complex block 49: cb.n955, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 50: cb.n451_1, type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 51: cb.n976, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 52: cb.n1090, type: clb
[vpr] 	..........................
[vpr] Passed route at end.
[vpr] Complex block 53: cb.n862, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n865, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n947, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n483, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n472, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n459, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n802, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n918, type: clb
[vpr] 	.....................
[vpr] Passed route at end.
[vpr] Complex block 61: cb.n1015, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n714, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n868, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 64: cb.ble0_ban1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 65: cb.n1130, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 66: cb.n746, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 67: cb.n576, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 68: cb.n827, type: clb
[vpr] 	................................
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n1134, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n666, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 8.
[vpr] Complex block 71: cb.n665, type: clb
[vpr] 	................
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n636, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n725, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n480, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n430, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n438, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 77: cb.n1189, type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n587, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 79: cb.n520, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n601, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 81: cb.n667, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 82: cb.n703, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 83: cb.n724, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 84: cb.n580, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 85: cb.n883, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 86: cb.n609, type: clb
[vpr] 	..................
[vpr] Passed route at end.
[vpr] Complex block 87: cb.n756, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 88: cb.n543, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 9.
[vpr] Complex block 89: cb.n575, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 90: cb.dout_4, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n1329, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n1240, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n1205, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n1217, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 95: cb.dout_2, type: clb
[vpr] 	....................................................
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n1413, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n1282, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n1157, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n1316, type: clb
[vpr] 	...................
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n1451, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n1497, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n1350, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 103: cb.n1477, type: clb
[vpr] 	......................
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n1500, type: clb
[vpr] 	........................................
[vpr] Passed route at end.
[vpr] Complex block 105: cb.din_valid, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n46, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n56, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 108: cb.din, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 109: cb.out:dout_valid, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 110: cb.out:dout_6, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 111: cb.out:dout_0, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 112: cb.out:dout_1, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 113: cb.out:dout_7, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 114: cb.out:dout_2, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 115: cb.out:dout_3, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 116: cb.out:dout_4, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 117: cb.out:dout_5, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 118: cb.out:dout_8, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 119: cb.clk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 14, average # input + clock pins used: 0.714286, average # output pins used: 0.285714
[vpr] 	clb: # blocks: 106, average # input + clock pins used: 21.2642, average # output pins used: 8.77359
[vpr] Absorbed logical nets 375 out of 1309 nets, 934 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'ti_cic_filter_top_v2.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 934
[vpr] Netlist num_blocks: 120
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 106.
[vpr] Netlist inputs pins: 4
[vpr] Netlist output pins: 10
[vpr] 
[vpr] The circuit will be mapped into a 11 x 15 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      14	blocks of type: io
[vpr] 	Architecture 832	blocks of type: io
[vpr] 	Netlist      106	blocks of type: clb
[vpr] 	Architecture 165	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 2226 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 0.996467 bb_cost: 141.813 td_cost: 4.50148e-06 delay_cost: 5.71706e-06
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.08801 0.99103   141.0698 4.2687e-06 5.7072e-06 2.5683e-09 61.1377  0.9932  0.0100 16.0000  1.000       591  0.500
[vpr] 0.04400 1.00102   142.4469 4.2826e-06 5.7547e-06 2.5563e-09 61.4397  0.9831  0.0093 16.0000  1.000      1182  0.500
[vpr] 0.02200 0.99231   139.5153 4.2406e-06 5.6362e-06 2.5911e-09 59.3956  0.9509  0.0149 16.0000  1.000      1773  0.900
[vpr] 0.01980 1.01281   143.4653 4.333e-06  5.7597e-06 2.5516e-09 60.3254  0.9712  0.0105 16.0000  1.000      2364  0.500
[vpr] 0.00990 0.97674   138.2017 4.2105e-06 5.6502e-06 2.5879e-09 60.6965  0.9019  0.0167 16.0000  1.000      2955  0.900
[vpr] 0.00891 0.98575   135.6084 4.0969e-06 5.559e-06  2.5198e-09 61.6370  0.8765  0.0163 16.0000  1.000      3546  0.900
[vpr] 0.00802 0.99382   136.3206 4.1638e-06 5.6038e-06 2.5125e-09 61.5608  0.8832  0.0101 16.0000  1.000      4137  0.900
[vpr] 0.00722 1.00170   135.7994 4.1321e-06 5.5928e-06 2.5025e-09 60.8046  0.8866  0.0140 16.0000  1.000      4728  0.900
[vpr] 0.00650 1.00444   136.0669 3.972e-06  5.6124e-06 2.5209e-09 62.8633  0.8579  0.0108 16.0000  1.000      5319  0.900
[vpr] 0.00585 0.97659   133.7980 4.031e-06  5.4936e-06 2.5163e-09 62.4383  0.8173  0.0142 16.0000  1.000      5910  0.900
[vpr] 0.00526 1.02096   130.0746 3.9089e-06 5.4185e-06 2.4049e-09 61.6271  0.7919  0.0177 16.0000  1.000      6501  0.950
[vpr] 0.00500 0.97335   130.3673 4.0682e-06 5.4125e-06 2.4958e-09 59.3950  0.7953  0.0236 16.0000  1.000      7092  0.950
[vpr] 0.00475 1.03758   134.6676 4.0705e-06 5.5173e-06 2.3862e-09 59.6754  0.8240  0.0183 16.0000  1.000      7683  0.900
[vpr] 0.00427 0.97869   131.3125 4.0777e-06 5.5338e-06 2.5218e-09 62.5702  0.7919  0.0106 16.0000  1.000      8274  0.950
[vpr] 0.00406 1.01214   132.4043 4.2217e-06 5.4732e-06 2.4482e-09 56.2916  0.7614  0.0132 16.0000  1.000      8865  0.950
[vpr] 0.00386 1.00138   131.6827 3.9975e-06 5.4414e-06 2.4172e-09 60.4045  0.7580  0.0085 16.0000  1.000      9456  0.950
[vpr] 0.00366 0.99947   129.5265 4.0405e-06 5.4177e-06 2.4187e-09 59.3950  0.7496  0.0102 16.0000  1.000     10047  0.950
[vpr] 0.00348 1.00278   128.3677 4.1637e-06 5.3877e-06 2.4403e-09 56.4636  0.7445  0.0165 16.0000  1.000     10638  0.950
[vpr] 0.00331 0.97762   128.7569 3.9767e-06 5.3691e-06 2.4669e-09 60.0740  0.7428  0.0086 16.0000  1.000     11229  0.950
[vpr] 0.00314 0.98577   124.3847 3.8003e-06 5.2847e-06 2.3994e-09 62.5054  0.6819  0.0123 16.0000  1.000     11820  0.950
[vpr] 0.00298 0.99562   124.2798 3.8784e-06 5.2514e-06 2.3646e-09 59.0382  0.6667  0.0067 16.0000  1.000     12411  0.950
[vpr] 0.00284 0.98856   124.5520 3.94e-06   5.2648e-06 2.3868e-09 57.6466  0.6362  0.0101 16.0000  1.000     13002  0.950
[vpr] 0.00269 1.02979   126.6355 3.8312e-06 5.3065e-06 2.3248e-09 59.7082  0.6244  0.0115 16.0000  1.000     13593  0.950
[vpr] 0.00256 1.00495   124.9970 3.9216e-06 5.2914e-06 2.347e-09  58.3739  0.6261  0.0172 16.0000  1.000     14184  0.950
[vpr] 0.00243 1.00778   120.5706 3.8786e-06 5.1319e-06 2.2962e-09 57.0082  0.5482  0.0065 16.0000  1.000     14775  0.950
[vpr] 0.00231 1.00411   120.5042 3.6755e-06 5.1268e-06 2.2976e-09 60.0663  0.5838  0.0139 16.0000  1.000     15366  0.950
[vpr] 0.00219 0.99694   115.6535 3.7452e-06 5.0358e-06 2.2696e-09 57.0738  0.4839  0.0088 16.0000  1.000     15957  0.950
[vpr] 0.00208 0.99058   116.0792 3.8803e-06 5.0551e-06 2.2775e-09 56.3172  0.4941  0.0091 16.0000  1.000     16548  0.950
[vpr] 0.00198 0.99282   117.7073 3.6623e-06 5.0665e-06 2.2801e-09 60.5541  0.4975  0.0135 16.0000  1.000     17139  0.950
[vpr] 0.00188 1.00926   117.4450 3.6964e-06 5.0783e-06 2.2605e-09 58.6993  0.4602  0.0079 16.0000  1.000     17730  0.950
[vpr] 0.00179 0.99159   116.2274 3.7761e-06 5.049e-06  2.2658e-09 57.6570  0.5161  0.0097 16.0000  1.000     18321  0.950
[vpr] 0.00170 0.97880   112.6789 3.7176e-06 4.9392e-06 2.2614e-09 57.0081  0.3892  0.0105 16.0000  1.000     18912  0.950
[vpr] 0.00161 0.99999   111.4360 3.4099e-06 4.9539e-06 2.2228e-09 56.4217  0.3942  0.0046 15.1867  1.380     19503  0.950
[vpr] 0.00153 1.00118   111.9759 3.2387e-06 4.9658e-06 2.217e-09  56.4220  0.3570  0.0056 14.4919  1.704     20094  0.950
[vpr] 0.00146 0.98426   111.7638 2.9685e-06 4.9233e-06 2.2389e-09 55.8782  0.3638  0.0098 13.2894  2.265     20685  0.950
[vpr] 0.00138 0.98306   108.2649 2.7331e-06 4.8794e-06 2.2003e-09 55.6936  0.3570  0.0109 12.2766  2.738     21276  0.950
[vpr] 0.00131 0.99962   109.3260 2.2559e-06 4.8355e-06 2.1711e-09 58.2432  0.3164  0.0057 11.2579  3.213     21867  0.950
[vpr] 0.00125 0.98737   107.5452 2.329e-06  4.7969e-06 2.1667e-09 54.9350  0.3486  0.0056  9.8666  3.862     22458  0.950
[vpr] 0.00119 0.99621   105.8971 1.9063e-06 4.8299e-06 2.16e-09   57.3651  0.3350  0.0066  8.9644  4.283     23049  0.950
[vpr] 0.00113 0.99247   105.0350 1.8215e-06 4.7871e-06 2.1433e-09 56.1704  0.3621  0.0069  8.0234  4.722     23640  0.950
[vpr] 0.00107 0.97965   101.6420 1.6282e-06 4.687e-06  2.1325e-09 57.0071  0.3113  0.0074  7.3983  5.014     24231  0.950
[vpr] 0.00102 0.98330   100.2414 1.574e-06  4.6563e-06 2.1021e-09 55.5196  0.2843  0.0040  6.4464  5.458     24822  0.950
[vpr] 0.00097 0.98942    99.6039 1.5697e-06 4.6663e-06 2.1038e-09 54.9339  0.3215  0.0063  5.4425  5.927     25413  0.950
[vpr] 0.00092 0.99467    99.7195 1.5963e-06 4.6652e-06 2.077e-09  53.1040  0.3773  0.0059  4.7975  6.228     26004  0.950
[vpr] 0.00087 0.98831   101.3797 1.4221e-06 4.6656e-06 2.1261e-09 54.4059  0.3807  0.0109  4.4968  6.368     26595  0.950
[vpr] 0.00083 0.99231    99.6901 1.4765e-06 4.6421e-06 2.0711e-09 53.6891  0.3181  0.0040  4.2302  6.493     27186  0.950
[vpr] 0.00079 0.98753    98.1877 1.588e-06  4.6143e-06 2.0857e-09 52.3595  0.3638  0.0053  3.7146  6.733     27777  0.950
[vpr] 0.00075 0.98310    96.6048 1.2461e-06 4.5676e-06 2.0735e-09 55.1207  0.3672  0.0083  3.4315  6.865     28368  0.950
[vpr] 0.00071 0.99483    95.0706 1.404e-06  4.5416e-06 2.0322e-09 52.7168  0.3553  0.0069  3.1816  6.982     28959  0.950
[vpr] 0.00067 0.99318    93.6494 1.4464e-06 4.4959e-06 2.0223e-09 52.4528  0.3486  0.0043  2.9122  7.108     29550  0.950
[vpr] 0.00064 0.99632    92.9330 1.1313e-06 4.5027e-06 2.0185e-09 54.3653  0.3739  0.0052  2.6459  7.232     30141  0.950
[vpr] 0.00061 0.99460    92.1903 1.3619e-06 4.4913e-06 2.0103e-09 53.0101  0.3587  0.0036  2.4711  7.313     30732  0.950
[vpr] 0.00058 0.98694    90.2231 1.2537e-06 4.4153e-06 2.0024e-09 53.5964  0.3452  0.0055  2.2703  7.407     31323  0.950
[vpr] 0.00055 0.99363    90.0742 1.2436e-06 4.4331e-06 1.9787e-09 54.1182  0.3587  0.0030  2.0550  7.508     31914  0.950
[vpr] 0.00052 0.99040    89.9977 1.076e-06  4.4507e-06 2.0121e-09 54.5763  0.4585  0.0031  1.8879  7.586     32505  0.950
[vpr] 0.00050 0.99044    89.9677 1.1684e-06 4.4279e-06 1.9986e-09 53.6897  0.4230  0.0038  1.9230  7.569     33096  0.950
[vpr] 0.00047 0.99446    89.0245 1.1071e-06 4.4182e-06 1.9843e-09 54.3115  0.4196  0.0033  1.8903  7.585     33687  0.950
[vpr] 0.00045 0.99474    88.5807 1.3642e-06 4.38e-06   1.9779e-09 51.9737  0.4112  0.0043  1.8518  7.603     34278  0.950
[vpr] 0.00042 0.99843    87.7237 1.0659e-06 4.3646e-06 1.9565e-09 55.1207  0.3976  0.0029  1.7984  7.627     34869  0.950
[vpr] 0.00040 0.99259    87.5759 1.2151e-06 4.3585e-06 1.9612e-09 53.1693  0.3790  0.0045  1.7222  7.663     35460  0.950
[vpr] 0.00038 0.98994    86.9452 1.2644e-06 4.3412e-06 1.9665e-09 53.0106  0.3503  0.0043  1.6172  7.712     36051  0.950
[vpr] 0.00036 0.99520    86.7241 1.2514e-06 4.3178e-06 1.9551e-09 53.4675  0.3452  0.0034  1.4720  7.780     36642  0.950
[vpr] 0.00035 0.99465    86.2043 1.2732e-06 4.3055e-06 1.9258e-09 53.1695  0.3080  0.0028  1.3325  7.845     37233  0.950
[vpr] 0.00033 0.99559    85.9797 1.1571e-06 4.2906e-06 1.9311e-09 53.4019  0.3164  0.0029  1.1565  7.927     37824  0.950
[vpr] 0.00031 0.99345    85.5792 1.1512e-06 4.2742e-06 1.9279e-09 53.5960  0.2792  0.0032  1.0136  7.994     38415  0.950
[vpr] 0.00030 0.99754    85.0112 1.2523e-06 4.2795e-06 1.9217e-09 52.7510  0.2673  0.0017  1.0000  8.000     39006  0.950
[vpr] 0.00028 0.99840    85.1849 1.1992e-06 4.2734e-06 1.9217e-09 53.1678  0.2352  0.0008  1.0000  8.000     39597  0.950
[vpr] 0.00027 0.99890    85.2036 1.1521e-06 4.311e-06  1.9273e-09 53.8190  0.2623  0.0016  1.0000  8.000     40188  0.950
[vpr] 0.00025 0.99491    85.0100 1.0585e-06 4.2991e-06 1.9428e-09 54.4698  0.2572  0.0023  1.0000  8.000     40779  0.950
[vpr] 0.00024 0.99482    84.8650 1.0093e-06 4.2636e-06 1.9261e-09 54.4693  0.2301  0.0028  1.0000  8.000     41370  0.950
[vpr] 0.00023 0.99862    84.3772 9.6959e-07 4.2625e-06 1.915e-09  54.4700  0.2420  0.0007  1.0000  8.000     41961  0.950
[vpr] 0.00022 0.99737    83.8927 1.1099e-06 4.2729e-06 1.9206e-09 53.8186  0.2250  0.0020  1.0000  8.000     42552  0.950
[vpr] 0.00021 0.99814    83.7631 1.0901e-06 4.256e-06  1.9112e-09 53.8186  0.1929  0.0006  1.0000  8.000     43143  0.950
[vpr] 0.00020 0.99855    83.8624 1.1628e-06 4.256e-06  1.9083e-09 53.1679  0.2115  0.0007  1.0000  8.000     43734  0.950
[vpr] 0.00019 0.99620    83.9158 1.0571e-06 4.2449e-06 1.9103e-09 54.4693  0.1692  0.0017  1.0000  8.000     44325  0.950
[vpr] 0.00018 0.99772    83.7319 1.1174e-06 4.2569e-06 1.9062e-09 53.8186  0.1929  0.0017  1.0000  8.000     44916  0.950
[vpr] 0.00017 0.99885    84.0057 1.0725e-06 4.2477e-06 1.9065e-09 53.8186  0.1760  0.0008  1.0000  8.000     45507  0.950
[vpr] 0.00016 0.99960    84.2354 1.1509e-06 4.247e-06  1.906e-09  53.1685  0.1692  0.0004  1.0000  8.000     46098  0.950
[vpr] 0.00015 0.99727    83.8490 1.2973e-06 4.2609e-06 1.9095e-09 52.5178  0.1641  0.0016  1.0000  8.000     46689  0.950
[vpr] 0.00014 0.99941    83.7212 1.1684e-06 4.256e-06  1.9133e-09 52.8113  0.1591  0.0006  1.0000  8.000     47280  0.950
[vpr] 0.00014 0.99846    83.5506 1.2188e-06 4.2412e-06 1.9112e-09 52.5179  0.1337  0.0009  1.0000  8.000     47871  0.800
[vpr] 0.00011 0.99859    83.7165 1.2643e-06 4.242e-06  1.8995e-09 52.6390  0.1489  0.0008  1.0000  8.000     48462  0.800
[vpr] 0.00009 0.99829    83.4625 1.2278e-06 4.2424e-06 1.906e-09  52.6390  0.1201  0.0005  1.0000  8.000     49053  0.800
[vpr] 0.00007 0.99773    83.2069 1.2182e-06 4.2407e-06 1.9045e-09 52.6390  0.0964  0.0010  1.0000  8.000     49644  0.800
[vpr] 0.00006 0.99924    83.0252 1.2203e-06 4.2498e-06 1.9068e-09 52.6390  0.1100  0.0005  1.0000  8.000     50235  0.800
[vpr] 0.00005 0.99799    82.7431 1.2879e-06 4.2451e-06 1.9106e-09 52.2933  0.0761  0.0010  1.0000  8.000     50826  0.800
[vpr] 0.00004 0.99872    82.4871 1.2918e-06 4.2361e-06 1.9062e-09 52.2933  0.0609  0.0008  1.0000  8.000     51417  0.800
[vpr] 0.00003 0.99889    82.2825 1.2982e-06 4.2346e-06 1.9016e-09 52.2933  0.0660  0.0006  1.0000  8.000     52008  0.800
[vpr] 0.00002 0.99956    82.2370 1.2984e-06 4.2324e-06 1.9016e-09 52.2933  0.0474  0.0004  1.0000  8.000     52599  0.800
[vpr] 0.00002 0.99983    82.3032 1.2947e-06 4.2302e-06 1.901e-09  52.2933  0.0355  0.0001  1.0000  8.000     53190  0.800
[vpr] 0.00001 0.99988    82.2968 1.2886e-06 4.2315e-06 1.8992e-09 52.2933  0.0305  0.0000  1.0000  8.000     53781  0.800
[vpr] 0.00001 1.00000    82.2281 1.2963e-06 4.2318e-06 1.901e-09  52.2933  0.0169  0.0000  1.0000  8.000     54372  0.800
[vpr] 0.00001 0.99980    82.3093 1.2945e-06 4.2318e-06 1.901e-09  52.2933  0.0203  0.0001  1.0000  8.000     54963  0.800
[vpr] 0.00001 0.99990    82.2947 1.2886e-06 4.2317e-06 1.9007e-09 52.2933  0.0220  0.0001  1.0000  8.000     55554  0.800
[vpr] 0.00001 0.99965    82.3410 1.2936e-06 4.2296e-06 1.9013e-09 52.2933  0.0186  0.0001  1.0000  8.000     56145  0.800
[vpr] 0.00000 0.99947    82.2984 1.2883e-06 4.2299e-06 1.9001e-09          0.0051  0.0002  1.0000  8.000     56736
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 8230
[vpr] bb_cost recomputed from scratch: 82.2984
[vpr] timing_cost recomputed from scratch: 1.28829e-06
[vpr] delay_cost recomputed from scratch: 4.22963e-06
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 56856
[vpr] 
[vpr] Placement estimated critical path delay: 52.2933 ns
[vpr] Placement cost: 0.999469, bb_cost: 82.2984, td_cost: 1.28829e-06, delay_cost: 4.22963e-06
[vpr] Placement total # of swap attempts: 56856
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 9637, total available wire length 37024, ratio 0.260291
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 52.3594 ns
[vpr] Successfully routed after 24 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -36767093
[vpr] Circuit successfully routed with a channel width factor of 104.
[vpr] 
[vpr] Average number of bends per net: 1.60450  Maximum # of bends: 35
[vpr] 
[vpr] Number of routed nets (nonglobal): 933
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 12736, average net length: 13.6506
[vpr] 	Maximum net length: 178
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 3311, average wire segments per net: 3.54877
[vpr] 	Maximum segments used by a net: 47
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0       3  1.0909      104
[vpr]                        1      23 12.0000      104
[vpr]                        2      58 34.5455      104
[vpr]                        3      69 46.6364      104
[vpr]                        4      69 52.8182      104
[vpr]                        5      80 58.8182      104
[vpr]                        6      80 56.8182      104
[vpr]                        7      81 56.6364      104
[vpr]                        8      65 51.5455      104
[vpr]                        9      81 56.0000      104
[vpr]                       10      75 50.7273      104
[vpr]                       11      67 46.4545      104
[vpr]                       12      49 28.2727      104
[vpr]                       13      32 15.8182      104
[vpr]                       14       7  2.9091      104
[vpr]                       15       2  0.7273      104
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      18  9.3333      104
[vpr]                        1      51 25.1333      104
[vpr]                        2      59 35.8000      104
[vpr]                        3      71 42.3333      104
[vpr]                        4      84 51.2000      104
[vpr]                        5      81 53.1333      104
[vpr]                        6      78 50.4667      104
[vpr]                        7      77 46.2667      104
[vpr]                        8      70 41.1333      104
[vpr]                        9      61 34.4000      104
[vpr]                       10      56 28.0000      104
[vpr]                       11      32 12.5333      104
[vpr] 
[vpr] Total tracks in x-direction: 1664, in y-direction: 1248
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
[vpr] 	Total used logic block area: 0
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 1.81887e+06, per logic tile: 11023.4
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.289
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.289
[vpr] 
[vpr] Nets on critical path: 8 normal, 0 global.
[vpr] Total logic delay: 3.2744e-08 (s), total net delay: 1.96154e-08 (s)
[vpr] Final critical path: 52.3594 ns, f_max: 19.0988 MHz
[vpr] 
[vpr] Least slack in design: -52.3594 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'ti_cic_filter_top_v2.toro.snoitpo'...
Writing xml file 'ti_cic_filter_top_v2.toro.xml'...
Writing blif file 'ti_cic_filter_top_v2.toro.blif'...
Writing architecture file 'ti_cic_filter_top_v2.toro.arch'...
Writing fabric file 'ti_cic_filter_top_v2.toro.fabric'...
Writing circuit file 'ti_cic_filter_top_v2.toro.circuit'...
Writing laff file 'ti_cic_filter_top_v2.toro.laff'...
Exiting...
