Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
<<<<<<< Updated upstream
| Date         : Sun Dec  8 17:33:04 2024
=======
| Date         : Sun Dec  8 17:49:44 2024
>>>>>>> Stashed changes
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1955)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5655)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1955)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver/db_clk/O_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1808 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5655)
---------------------------------------------------
 There are 5655 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
      2.706        0.000                      0                  212        0.115        0.000                      0                  212        4.500        0.000                       0                   142  
=======
     -3.561      -38.789                     12                  224        0.196        0.000                      0                  224        4.500        0.000                       0                   154  
>>>>>>> Stashed changes


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
sys_clk_pin         2.706        0.000                      0                  212        0.115        0.000                      0                  212        4.500        0.000                       0                   142  
=======
sys_clk_pin        -3.561      -38.789                     12                  224        0.196        0.000                      0                  224        4.500        0.000                       0                   154  
>>>>>>> Stashed changes


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< Updated upstream
Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
=======
Setup :           12  Failing Endpoints,  Worst Slack       -3.561ns,  Total Violation      -38.789ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
>>>>>>> Stashed changes
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.652ns (25.324%)  route 4.872ns (74.676%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
Slack (VIOLATED) :        -3.561ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.438ns  (logic 6.044ns (44.976%)  route 7.394ns (55.023%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/h_count_reg_reg[4]_rep__3/Q
                         net (fo=64, routed)          2.537     8.125    at/rom_en/addr_reg_reg_rep_i_344_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.249 r  at/rom_en/addr_reg_reg_rep_i_734/O
                         net (fo=1, routed)           0.000     8.249    at/rom_en/addr_reg_reg_rep_i_734_n_0
    SLICE_X40Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     8.494 r  at/rom_en/addr_reg_reg_rep_i_337/O
                         net (fo=1, routed)           0.000     8.494    at/rom_en/addr_reg_reg_rep_i_337_n_0
    SLICE_X40Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     8.598 r  at/rom_en/addr_reg_reg_rep_i_139/O
                         net (fo=1, routed)           1.335     9.933    at/rom_en/addr_reg_reg_rep_i_139_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.316    10.249 r  at/rom_en/addr_reg_reg_rep_i_45/O
                         net (fo=1, routed)           0.000    10.249    at/rom_en/addr_reg_reg_rep_i_45_n_0
    SLICE_X12Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    10.496 r  at/rom_en/addr_reg_reg_rep_i_19/O
                         net (fo=1, routed)           0.000    10.496    at/rom_en/addr_reg_reg_rep_i_19_n_0
    SLICE_X12Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.594 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.000    11.594    at/rom_en/sel[5]
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[8]
=======
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 r  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 f  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 f  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 f  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 f  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 f  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 f  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 f  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.476    17.903    vga/rgb_reg_reg[3]_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.124    18.027 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.501    18.527    vga_n_28
    SLICE_X31Y36         FDRE                                         r  rgb_reg_reg[11]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.761    14.299    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.652ns (25.324%)  route 4.872ns (74.676%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
                         net (fo=153, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X31Y36         FDRE (Setup_fdre_C_D)       -0.040    14.966    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                 -3.561    

Slack (VIOLATED) :        -3.415ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 6.044ns (45.471%)  route 7.248ns (54.529%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 r  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 f  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 f  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 f  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 f  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 f  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 f  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 f  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.476    17.903    vga/rgb_reg_reg[3]_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.124    18.027 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.355    18.381    vga_n_28
    SLICE_X33Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)       -0.040    14.966    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 -3.415    

Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 6.044ns (45.516%)  route 7.235ns (54.484%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 r  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 f  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 f  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 f  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 f  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 f  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 f  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 f  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.476    17.903    vga/rgb_reg_reg[3]_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I1_O)        0.124    18.027 r  vga/rgb_reg[11]_i_2/O
                         net (fo=4, routed)           0.341    18.368    vga_n_28
    SLICE_X30Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)       -0.013    14.993    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                 -3.375    

Slack (VIOLATED) :        -3.265ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 6.037ns (45.669%)  route 7.182ns (54.331%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/h_count_reg_reg[4]_rep__3/Q
                         net (fo=64, routed)          2.537     8.125    at/rom_en/addr_reg_reg_rep_i_344_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.249 r  at/rom_en/addr_reg_reg_rep_i_734/O
                         net (fo=1, routed)           0.000     8.249    at/rom_en/addr_reg_reg_rep_i_734_n_0
    SLICE_X40Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     8.494 r  at/rom_en/addr_reg_reg_rep_i_337/O
                         net (fo=1, routed)           0.000     8.494    at/rom_en/addr_reg_reg_rep_i_337_n_0
    SLICE_X40Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     8.598 r  at/rom_en/addr_reg_reg_rep_i_139/O
                         net (fo=1, routed)           1.335     9.933    at/rom_en/addr_reg_reg_rep_i_139_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.316    10.249 r  at/rom_en/addr_reg_reg_rep_i_45/O
                         net (fo=1, routed)           0.000    10.249    at/rom_en/addr_reg_reg_rep_i_45_n_0
    SLICE_X12Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    10.496 r  at/rom_en/addr_reg_reg_rep_i_19/O
                         net (fo=1, routed)           0.000    10.496    at/rom_en/addr_reg_reg_rep_i_19_n_0
    SLICE_X12Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.594 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.000    11.594    at/rom_en/sel[5]
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
=======
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 f  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 r  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 r  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 r  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 r  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 r  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 r  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 r  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 r  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.765    18.191    vga/rgb_reg_reg[3]_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I2_O)        0.117    18.308 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.308    vga_n_3
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.761    14.299    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.745ns (27.183%)  route 4.674ns (72.817%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
                         net (fo=153, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.032    15.043    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                 -3.265    

Slack (VIOLATED) :        -3.264ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 6.037ns (45.669%)  route 7.182ns (54.331%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 f  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 r  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 r  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 r  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 r  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 r  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 r  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 r  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 r  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 r  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.765    18.191    vga/rgb_reg_reg[3]_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I2_O)        0.117    18.308 r  vga/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    18.308    vga_n_3
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.033    15.044    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -18.308    
  -------------------------------------------------------------------
                         slack                                 -3.264    

Slack (VIOLATED) :        -3.234ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 6.039ns (45.798%)  route 7.147ns (54.202%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 r  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 f  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 f  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 f  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 f  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 f  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 f  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 f  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.730    18.156    vga/rgb_reg_reg[3]_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I2_O)        0.119    18.275 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.275    vga_n_2
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.031    15.042    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                 -3.234    

Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 6.039ns (45.798%)  route 7.147ns (54.202%))
  Logic Levels:           11  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.478     5.548 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.350     7.898    at/rom_en/addr_reg_reg_rep_i_312_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I2_O)        0.295     8.193 r  at/rom_en/addr_reg_reg_rep_i_668/O
                         net (fo=1, routed)           0.000     8.193    at/rom_en/addr_reg_reg_rep_i_668_n_0
    SLICE_X31Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.410 r  at/rom_en/addr_reg_reg_rep_i_304/O
                         net (fo=1, routed)           0.000     8.410    at/rom_en/addr_reg_reg_rep_i_304_n_0
    SLICE_X31Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     8.504 r  at/rom_en/addr_reg_reg_rep_i_122/O
                         net (fo=1, routed)           1.336     9.840    at/rom_en/addr_reg_reg_rep_i_122_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.156 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000    10.156    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    10.403 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000    10.403    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X14Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.501 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           0.989    11.490    at/rom_en/sel[6]
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
=======
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      3.841     9.779 r  at/ui_painter/index/P[18]
                         net (fo=382, routed)         1.735    11.515    at/ui_painter/index__0[18]
    SLICE_X12Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.639 f  at/ui_painter/rgb_reg[11]_i_595/O
                         net (fo=11, routed)          0.745    12.383    at/ui_painter/rgb_reg[11]_i_595_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.507 f  at/ui_painter/rgb_reg[11]_i_343/O
                         net (fo=12, routed)          1.064    13.571    at/ui_painter/rgb_reg[11]_i_343_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.695 f  at/ui_painter/rgb_reg[11]_i_508_comp/O
                         net (fo=1, routed)           0.969    14.664    at/ui_painter/rgb_reg[11]_i_508_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.788 f  at/ui_painter/rgb_reg[11]_i_254/O
                         net (fo=1, routed)           0.000    14.788    at/ui_painter/rgb_reg[11]_i_254_n_0
    SLICE_X34Y37         MUXF7 (Prop_muxf7_I0_O)      0.209    14.997 f  at/ui_painter/rgb_reg_reg[11]_i_105/O
                         net (fo=1, routed)           0.000    14.997    at/ui_painter/rgb_reg_reg[11]_i_105_n_0
    SLICE_X34Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    15.085 f  at/ui_painter/rgb_reg_reg[11]_i_41/O
                         net (fo=1, routed)           0.897    15.982    at/ui_painter/rgb_reg_reg[11]_i_41_n_0
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.319    16.301 f  at/ui_painter/rgb_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    16.301    at/ui_painter/rgb_reg[11]_i_16_n_0
    SLICE_X29Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    16.513 f  at/ui_painter/rgb_reg_reg[11]_i_8/O
                         net (fo=1, routed)           0.614    17.127    at/ui_painter/rgb_reg_reg[11]_i_8_n_0
    SLICE_X28Y36         LUT6 (Prop_lut6_I3_O)        0.299    17.426 f  at/ui_painter/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.730    18.156    vga/rgb_reg_reg[3]_0
    SLICE_X15Y36         LUT4 (Prop_lut4_I2_O)        0.119    18.275 r  vga/rgb_reg[3]_i_1/O
                         net (fo=2, routed)           0.000    18.275    vga_n_2
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[3]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.761    14.299    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.745ns (27.183%)  route 4.674ns (72.817%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
                         net (fo=153, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.032    15.043    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -18.275    
  -------------------------------------------------------------------
                         slack                                 -3.233    

Slack (VIOLATED) :        -3.201ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.091ns  (logic 6.091ns (46.527%)  route 7.000ns (53.473%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.478     5.548 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.350     7.898    at/rom_en/addr_reg_reg_rep_i_312_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I2_O)        0.295     8.193 r  at/rom_en/addr_reg_reg_rep_i_668/O
                         net (fo=1, routed)           0.000     8.193    at/rom_en/addr_reg_reg_rep_i_668_n_0
    SLICE_X31Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     8.410 r  at/rom_en/addr_reg_reg_rep_i_304/O
                         net (fo=1, routed)           0.000     8.410    at/rom_en/addr_reg_reg_rep_i_304_n_0
    SLICE_X31Y45         MUXF8 (Prop_muxf8_I1_O)      0.094     8.504 r  at/rom_en/addr_reg_reg_rep_i_122/O
                         net (fo=1, routed)           1.336     9.840    at/rom_en/addr_reg_reg_rep_i_122_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I1_O)        0.316    10.156 r  at/rom_en/addr_reg_reg_rep_i_41/O
                         net (fo=1, routed)           0.000    10.156    at/rom_en/addr_reg_reg_rep_i_41_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    10.403 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000    10.403    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X14Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.501 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           0.989    11.490    at/rom_en/sel[6]
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
=======
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 r  at/ui_painter/index/P[1]
                         net (fo=492, routed)         1.873    11.653    at/ui_painter/index__0[1]
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.124    11.777 f  at/ui_painter/rgb_reg[7]_i_717/O
                         net (fo=1, routed)           0.608    12.385    at/ui_painter/rgb_reg[7]_i_717_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.509 f  at/ui_painter/rgb_reg[7]_i_602/O
                         net (fo=2, routed)           0.805    13.314    at/ui_painter/rgb_reg[7]_i_602_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.124    13.438 f  at/ui_painter/rgb_reg[7]_i_393/O
                         net (fo=1, routed)           0.993    14.431    at/ui_painter/rgb_reg[7]_i_393_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124    14.555 f  at/ui_painter/rgb_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    14.555    at/ui_painter/rgb_reg[7]_i_189_n_0
    SLICE_X6Y37          MUXF7 (Prop_muxf7_I0_O)      0.241    14.796 f  at/ui_painter/rgb_reg_reg[7]_i_68/O
                         net (fo=1, routed)           0.000    14.796    at/ui_painter/rgb_reg_reg[7]_i_68_n_0
    SLICE_X6Y37          MUXF8 (Prop_muxf8_I0_O)      0.098    14.894 f  at/ui_painter/rgb_reg_reg[7]_i_22/O
                         net (fo=1, routed)           0.786    15.679    at/ui_painter/rgb_reg_reg[7]_i_22_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.319    15.998 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    15.998    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X11Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    16.215 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.813    17.028    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.299    17.327 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.541    17.867    vga/rgb_reg_reg[3]
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.124    17.991 r  vga/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.189    18.181    vga_n_29
    SLICE_X14Y36         FDRE                                         r  rgb_reg_reg[2]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.761    14.299    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
=======
                         net (fo=153, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)       -0.031    14.980    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -18.181    
  -------------------------------------------------------------------
                         slack                                 -3.201    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        6.376ns  (logic 1.612ns (25.283%)  route 4.764ns (74.717%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
=======
  Data Path Delay:        13.100ns  (logic 6.116ns (46.688%)  route 6.984ns (53.312%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.178     7.766    at/rom_en/addr_reg_reg_rep_i_376_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.890 r  at/rom_en/addr_reg_reg_rep_i_796/O
                         net (fo=1, routed)           0.000     7.890    at/rom_en/addr_reg_reg_rep_i_796_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     8.104 r  at/rom_en/addr_reg_reg_rep_i_368/O
                         net (fo=1, routed)           0.000     8.104    at/rom_en/addr_reg_reg_rep_i_368_n_0
    SLICE_X34Y46         MUXF8 (Prop_muxf8_I1_O)      0.088     8.192 r  at/rom_en/addr_reg_reg_rep_i_154/O
                         net (fo=1, routed)           1.564     9.756    at/rom_en/addr_reg_reg_rep_i_154_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.319    10.075 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000    10.075    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    10.320 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000    10.320    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X13Y35         MUXF8 (Prop_muxf8_I0_O)      0.104    10.424 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.022    11.446    at/rom_en/sel[4]
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
=======
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 r  at/ui_painter/index/P[1]
                         net (fo=492, routed)         1.873    11.653    at/ui_painter/index__0[1]
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.124    11.777 f  at/ui_painter/rgb_reg[7]_i_717/O
                         net (fo=1, routed)           0.608    12.385    at/ui_painter/rgb_reg[7]_i_717_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.509 f  at/ui_painter/rgb_reg[7]_i_602/O
                         net (fo=2, routed)           0.805    13.314    at/ui_painter/rgb_reg[7]_i_602_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.124    13.438 f  at/ui_painter/rgb_reg[7]_i_393/O
                         net (fo=1, routed)           0.993    14.431    at/ui_painter/rgb_reg[7]_i_393_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124    14.555 f  at/ui_painter/rgb_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    14.555    at/ui_painter/rgb_reg[7]_i_189_n_0
    SLICE_X6Y37          MUXF7 (Prop_muxf7_I0_O)      0.241    14.796 f  at/ui_painter/rgb_reg_reg[7]_i_68/O
                         net (fo=1, routed)           0.000    14.796    at/ui_painter/rgb_reg_reg[7]_i_68_n_0
    SLICE_X6Y37          MUXF8 (Prop_muxf8_I0_O)      0.098    14.894 f  at/ui_painter/rgb_reg_reg[7]_i_22/O
                         net (fo=1, routed)           0.786    15.679    at/ui_painter/rgb_reg_reg[7]_i_22_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.319    15.998 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    15.998    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X11Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    16.215 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.813    17.028    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.299    17.327 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.713    18.040    vga/rgb_reg_reg[3]
    SLICE_X28Y36         LUT4 (Prop_lut4_I1_O)        0.149    18.189 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.189    vga_n_4
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.758    14.302    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
=======
                         net (fo=153, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.032    15.040    rgb_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.148ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[7]_replica/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        6.376ns  (logic 1.612ns (25.283%)  route 4.764ns (74.717%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.178     7.766    at/rom_en/addr_reg_reg_rep_i_376_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.890 r  at/rom_en/addr_reg_reg_rep_i_796/O
                         net (fo=1, routed)           0.000     7.890    at/rom_en/addr_reg_reg_rep_i_796_n_0
    SLICE_X34Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     8.104 r  at/rom_en/addr_reg_reg_rep_i_368/O
                         net (fo=1, routed)           0.000     8.104    at/rom_en/addr_reg_reg_rep_i_368_n_0
    SLICE_X34Y46         MUXF8 (Prop_muxf8_I1_O)      0.088     8.192 r  at/rom_en/addr_reg_reg_rep_i_154/O
                         net (fo=1, routed)           1.564     9.756    at/rom_en/addr_reg_reg_rep_i_154_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.319    10.075 r  at/rom_en/addr_reg_reg_rep_i_49/O
                         net (fo=1, routed)           0.000    10.075    at/rom_en/addr_reg_reg_rep_i_49_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    10.320 r  at/rom_en/addr_reg_reg_rep_i_21/O
                         net (fo=1, routed)           0.000    10.320    at/rom_en/addr_reg_reg_rep_i_21_n_0
    SLICE_X13Y35         MUXF8 (Prop_muxf8_I0_O)      0.104    10.424 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           1.022    11.446    at/rom_en/sel[4]
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.758    14.302    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.543ns (24.897%)  route 4.655ns (75.103%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
=======
  Data Path Delay:        13.100ns  (logic 6.116ns (46.688%)  route 6.984ns (53.312%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.555     5.076    vga/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=115, routed)         2.412     8.006    at/rom_en/addr_reg_reg_rep_i_116_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_S_O)       0.276     8.282 r  at/rom_en/addr_reg_reg_rep_i_198/O
                         net (fo=1, routed)           0.000     8.282    at/rom_en/addr_reg_reg_rep_i_198_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I1_O)      0.094     8.376 r  at/rom_en/addr_reg_reg_rep_i_69/O
                         net (fo=1, routed)           1.231     9.607    at/rom_en/addr_reg_reg_rep_i_69_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.316     9.923 r  at/rom_en/addr_reg_reg_rep_i_28/O
                         net (fo=1, routed)           0.000     9.923    at/rom_en/addr_reg_reg_rep_i_28_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.164 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000    10.164    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X14Y34         MUXF8 (Prop_muxf8_I0_O)      0.098    10.262 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.012    11.274    at/rom_en/sel[9]
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
=======
                         net (fo=153, routed)         1.568     5.089    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.456     5.545 r  vga/v_count_reg_reg[7]_replica/Q
                         net (fo=1, routed)           0.393     5.938    at/ui_painter/v_count_reg_reg[9]_3[7]_repN_alias
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     9.779 r  at/ui_painter/index/P[1]
                         net (fo=492, routed)         1.873    11.653    at/ui_painter/index__0[1]
    SLICE_X9Y50          LUT5 (Prop_lut5_I0_O)        0.124    11.777 f  at/ui_painter/rgb_reg[7]_i_717/O
                         net (fo=1, routed)           0.608    12.385    at/ui_painter/rgb_reg[7]_i_717_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.509 f  at/ui_painter/rgb_reg[7]_i_602/O
                         net (fo=2, routed)           0.805    13.314    at/ui_painter/rgb_reg[7]_i_602_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.124    13.438 f  at/ui_painter/rgb_reg[7]_i_393/O
                         net (fo=1, routed)           0.993    14.431    at/ui_painter/rgb_reg[7]_i_393_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124    14.555 f  at/ui_painter/rgb_reg[7]_i_189/O
                         net (fo=1, routed)           0.000    14.555    at/ui_painter/rgb_reg[7]_i_189_n_0
    SLICE_X6Y37          MUXF7 (Prop_muxf7_I0_O)      0.241    14.796 f  at/ui_painter/rgb_reg_reg[7]_i_68/O
                         net (fo=1, routed)           0.000    14.796    at/ui_painter/rgb_reg_reg[7]_i_68_n_0
    SLICE_X6Y37          MUXF8 (Prop_muxf8_I0_O)      0.098    14.894 f  at/ui_painter/rgb_reg_reg[7]_i_22/O
                         net (fo=1, routed)           0.786    15.679    at/ui_painter/rgb_reg_reg[7]_i_22_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.319    15.998 f  at/ui_painter/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    15.998    at/ui_painter/rgb_reg[7]_i_8_n_0
    SLICE_X11Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    16.215 f  at/ui_painter/rgb_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.813    17.028    at/ui_painter/rgb_reg_reg[7]_i_3_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.299    17.327 f  at/ui_painter/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.713    18.040    vga/rgb_reg_reg[3]
    SLICE_X28Y36         LUT4 (Prop_lut4_I1_O)        0.149    18.189 r  vga/rgb_reg[6]_i_1/O
                         net (fo=2, routed)           0.000    18.189    vga_n_4
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[6]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.285    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.543ns (24.897%)  route 4.655ns (75.103%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     5.076    vga/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=115, routed)         2.412     8.006    at/rom_en/addr_reg_reg_rep_i_116_0
    SLICE_X11Y50         MUXF7 (Prop_muxf7_S_O)       0.276     8.282 r  at/rom_en/addr_reg_reg_rep_i_198/O
                         net (fo=1, routed)           0.000     8.282    at/rom_en/addr_reg_reg_rep_i_198_n_0
    SLICE_X11Y50         MUXF8 (Prop_muxf8_I1_O)      0.094     8.376 r  at/rom_en/addr_reg_reg_rep_i_69/O
                         net (fo=1, routed)           1.231     9.607    at/rom_en/addr_reg_reg_rep_i_69_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.316     9.923 r  at/rom_en/addr_reg_reg_rep_i_28/O
                         net (fo=1, routed)           0.000     9.923    at/rom_en/addr_reg_reg_rep_i_28_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I0_O)      0.241    10.164 r  at/rom_en/addr_reg_reg_rep_i_11/O
                         net (fo=1, routed)           0.000    10.164    at/rom_en/addr_reg_reg_rep_i_11_n_0
    SLICE_X14Y34         MUXF8 (Prop_muxf8_I0_O)      0.098    10.262 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           1.012    11.274    at/rom_en/sel[9]
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.285    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.590ns (25.878%)  route 4.554ns (74.122%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/h_count_reg_reg[4]/Q
                         net (fo=67, routed)          2.285     7.811    at/rom_en/addr_reg_reg_rep_i_50_0[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  at/rom_en/addr_reg_reg_rep_i_410/O
                         net (fo=1, routed)           0.000     7.935    at/rom_en/addr_reg_reg_rep_i_410_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     8.180 r  at/rom_en/addr_reg_reg_rep_i_175/O
                         net (fo=1, routed)           0.000     8.180    at/rom_en/addr_reg_reg_rep_i_175_n_0
    SLICE_X31Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.284 r  at/rom_en/addr_reg_reg_rep_i_58/O
                         net (fo=1, routed)           1.619     9.903    at/rom_en/addr_reg_reg_rep_i_58_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.316    10.219 r  at/rom_en/addr_reg_reg_rep_i_25/O
                         net (fo=1, routed)           0.000    10.219    at/rom_en/addr_reg_reg_rep_i_25_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    10.466 r  at/rom_en/addr_reg_reg_rep_i_9/O
                         net (fo=1, routed)           0.000    10.466    at/rom_en/addr_reg_reg_rep_i_9_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.564 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           0.650    11.215    at/rom_en/sel[10]
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.761    14.299    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.590ns (25.878%)  route 4.554ns (74.122%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga/h_count_reg_reg[4]/Q
                         net (fo=67, routed)          2.285     7.811    at/rom_en/addr_reg_reg_rep_i_50_0[4]
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.935 r  at/rom_en/addr_reg_reg_rep_i_410/O
                         net (fo=1, routed)           0.000     7.935    at/rom_en/addr_reg_reg_rep_i_410_n_0
    SLICE_X31Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     8.180 r  at/rom_en/addr_reg_reg_rep_i_175/O
                         net (fo=1, routed)           0.000     8.180    at/rom_en/addr_reg_reg_rep_i_175_n_0
    SLICE_X31Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.284 r  at/rom_en/addr_reg_reg_rep_i_58/O
                         net (fo=1, routed)           1.619     9.903    at/rom_en/addr_reg_reg_rep_i_58_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.316    10.219 r  at/rom_en/addr_reg_reg_rep_i_25/O
                         net (fo=1, routed)           0.000    10.219    at/rom_en/addr_reg_reg_rep_i_25_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    10.466 r  at/rom_en/addr_reg_reg_rep_i_9/O
                         net (fo=1, routed)           0.000    10.466    at/rom_en/addr_reg_reg_rep_i_9_n_0
    SLICE_X10Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    10.564 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           0.650    11.215    at/rom_en/sel[10]
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.481    14.822    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.274    15.096    
                         clock uncertainty           -0.035    15.060    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.761    14.299    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  3.085    
=======
                         net (fo=153, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.033    15.041    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                 -3.148    
>>>>>>> Stashed changes





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.935    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_7
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart1/baudrate_gen/counter_reg[16]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.946    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_5
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.971    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_6
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.971    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_4
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[16]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[18]/C
=======
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[3]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
=======
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart2/baudrate_gen/counter_reg[18]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.920    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.974    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X40Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
=======
                         net (fo=153, routed)         0.595     1.478    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  ps2_receiver/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.143     1.762    ps2_receiver/db_clk/count_reg[3]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.807 r  ps2_receiver/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    ps2_receiver/db_clk/count[1]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.832     1.959    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[20]/D
=======
                         net (fo=153, routed)         0.866     1.993    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.120     1.611    ps2_receiver/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[2]/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
=======
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  uart1/baudrate_gen/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    uart1/baudrate_gen/counter_reg[20]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[20]/D
=======
                         net (fo=153, routed)         0.595     1.478    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ps2_receiver/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.147     1.766    ps2_receiver/db_clk/count_reg[3]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  ps2_receiver/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    ps2_receiver/db_clk/count[2]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    
=======
                         net (fo=153, routed)         0.866     1.993    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDRE (Hold_fdre_C_D)         0.121     1.612    ps2_receiver/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  vga/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/r_25MHz_reg[0]/Q
                         net (fo=4, routed)           0.132     1.747    vga/r_25MHz[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.792 r  vga/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga/r_25MHz[0]_i_1_n_0
    SLICE_X1Y36          FDCE                                         r  vga/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.861     1.988    vga/clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  vga/r_25MHz_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.092     1.566    vga/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ps2_receiver/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.595     1.478    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ps2_receiver/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.128     1.770    ps2_receiver/db_clk/count_reg[1]
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.815 r  ps2_receiver/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    ps2_receiver/db_clk/count[3]_i_1_n_0
    SLICE_X3Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     1.993    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.091     1.582    ps2_receiver/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2_receiver/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.594     1.477    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ps2_receiver/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.169     1.788    ps2_receiver/db_data/count_reg[0]
    SLICE_X7Y1           LUT5 (Prop_lut5_I1_O)        0.045     1.833 r  ps2_receiver/db_data/count[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.833    ps2_receiver/db_data/count[4]_i_1__4_n_0
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  ps2_receiver/db_data/count_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.091     1.584    ps2_receiver/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ps2_receiver/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_data/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.594     1.477    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ps2_receiver/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.179     1.797    ps2_receiver/db_data/count_reg[0]
    SLICE_X7Y0           LUT2 (Prop_lut2_I0_O)        0.042     1.839 r  ps2_receiver/db_data/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    ps2_receiver/db_data/p_0_in[1]
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.107     1.584    ps2_receiver/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2_receiver/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.594     1.477    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ps2_receiver/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.181     1.799    ps2_receiver/db_data/count_reg[0]
    SLICE_X7Y0           LUT4 (Prop_lut4_I1_O)        0.043     1.842 r  ps2_receiver/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ps2_receiver/db_data/p_0_in[3]
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y0           FDRE (Hold_fdre_C_D)         0.107     1.584    ps2_receiver/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.558     1.441    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  uart1/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    uart1/baudrate_gen/counter_reg[11]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  uart1/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    uart1/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X41Y33         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.953    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  uart1/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    uart1/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.443    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart1/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.703    uart1/baudrate_gen/counter_reg[27]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X41Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.829     1.956    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  uart2/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.702    uart2/baudrate_gen/counter_reg[11]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  uart2/baudrate_gen/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    uart2/baudrate_gen/counter_reg[8]_i_1__0_n_4
    SLICE_X39Y36         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  uart2/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    uart2/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    
>>>>>>> Stashed changes





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
<<<<<<< Updated upstream
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y27    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y27    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y36    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
=======
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y12    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y36   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y35   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y35   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y35   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y36   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y36   rgb_reg_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y12    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y12    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y35   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y35   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35   rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y12    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y12    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y35   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y35   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35   rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y35   rgb_reg_reg[11]_lopt_replica_3/C
>>>>>>> Stashed changes



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5627 Endpoints
Min Delay          5627 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
<<<<<<< Updated upstream
  Destination:            at/mem_reg[73][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.314ns  (logic 1.441ns (10.825%)  route 11.873ns (89.175%))
=======
  Destination:            at/mem_reg[199][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 1.441ns (13.393%)  route 9.320ns (86.607%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.873    13.314    at/reset_IBUF
    SLICE_X34Y19         FDCE                                         f  at/mem_reg[73][2]/CLR
=======
                         net (fo=1878, routed)        9.320    10.761    at/reset_IBUF
    SLICE_X32Y32         FDCE                                         f  at/mem_reg[199][2]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
<<<<<<< Updated upstream
  Destination:            at/mem_reg[73][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.177ns  (logic 1.441ns (10.938%)  route 11.736ns (89.062%))
=======
  Destination:            at/mem_reg[199][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 1.441ns (13.393%)  route 9.320ns (86.607%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.736    13.177    at/reset_IBUF
    SLICE_X33Y19         FDCE                                         f  at/mem_reg[73][3]/CLR
=======
                         net (fo=1878, routed)        9.320    10.761    at/reset_IBUF
    SLICE_X32Y32         FDCE                                         f  at/mem_reg[199][3]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
<<<<<<< Updated upstream
  Destination:            at/mem_reg[78][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.173ns  (logic 1.441ns (10.941%)  route 11.732ns (89.059%))
=======
  Destination:            at/mem_reg[199][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.761ns  (logic 1.441ns (13.393%)  route 9.320ns (86.607%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.732    13.173    at/reset_IBUF
    SLICE_X34Y20         FDCE                                         f  at/mem_reg[78][2]/CLR
=======
                         net (fo=1878, routed)        9.320    10.761    at/reset_IBUF
    SLICE_X32Y32         FDCE                                         f  at/mem_reg[199][4]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
<<<<<<< Updated upstream
  Destination:            at/mem_reg[67][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.165ns  (logic 1.441ns (10.948%)  route 11.724ns (89.052%))
=======
  Destination:            at/mem_reg[255][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.636ns  (logic 1.441ns (13.551%)  route 9.195ns (86.449%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.724    13.165    at/reset_IBUF
    SLICE_X28Y21         FDCE                                         f  at/mem_reg[67][6]/CLR
=======
                         net (fo=1878, routed)        9.195    10.636    at/reset_IBUF
    SLICE_X44Y33         FDCE                                         f  at/mem_reg[255][2]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
<<<<<<< Updated upstream
  Destination:            at/mem_reg[75][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.161ns  (logic 1.441ns (10.952%)  route 11.719ns (89.048%))
=======
  Destination:            at/mem_reg[197][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.569ns  (logic 1.441ns (13.637%)  route 9.128ns (86.363%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.719    13.161    at/reset_IBUF
    SLICE_X29Y21         FDCE                                         f  at/mem_reg[75][4]/CLR
=======
                         net (fo=1878, routed)        9.128    10.569    at/reset_IBUF
    SLICE_X30Y31         FDCE                                         f  at/mem_reg[197][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[197][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.569ns  (logic 1.441ns (13.637%)  route 9.128ns (86.363%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1878, routed)        9.128    10.569    at/reset_IBUF
    SLICE_X30Y31         FDCE                                         f  at/mem_reg[197][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[197][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.569ns  (logic 1.441ns (13.637%)  route 9.128ns (86.363%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1878, routed)        9.128    10.569    at/reset_IBUF
    SLICE_X30Y31         FDCE                                         f  at/mem_reg[197][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[207][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.569ns  (logic 1.441ns (13.637%)  route 9.128ns (86.363%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1878, routed)        9.128    10.569    at/reset_IBUF
    SLICE_X31Y31         FDCE                                         f  at/mem_reg[207][2]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[21][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        13.158ns  (logic 1.441ns (10.954%)  route 11.716ns (89.046%))
=======
  Data Path Delay:        10.569ns  (logic 1.441ns (13.637%)  route 9.128ns (86.363%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.716    13.158    at/reset_IBUF
    SLICE_X36Y26         FDCE                                         f  at/mem_reg[21][0]/CLR
=======
                         net (fo=1878, routed)        9.128    10.569    at/reset_IBUF
    SLICE_X31Y31         FDCE                                         f  at/mem_reg[207][3]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
<<<<<<< Updated upstream
  Destination:            at/mem_reg[21][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.158ns  (logic 1.441ns (10.954%)  route 11.716ns (89.046%))
=======
  Destination:            at/mem_reg[251][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.555ns  (logic 1.441ns (13.655%)  route 9.114ns (86.345%))
>>>>>>> Stashed changes
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
<<<<<<< Updated upstream
                         net (fo=1860, routed)       11.716    13.158    at/reset_IBUF
    SLICE_X36Y26         FDCE                                         f  at/mem_reg[21][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[21][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.158ns  (logic 1.441ns (10.954%)  route 11.716ns (89.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       11.716    13.158    at/reset_IBUF
    SLICE_X36Y26         FDCE                                         f  at/mem_reg[21][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[21][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.158ns  (logic 1.441ns (10.954%)  route 11.716ns (89.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       11.716    13.158    at/reset_IBUF
    SLICE_X36Y26         FDCE                                         f  at/mem_reg[21][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[21][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.158ns  (logic 1.441ns (10.954%)  route 11.716ns (89.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)       11.716    13.158    at/reset_IBUF
    SLICE_X36Y26         FDCE                                         f  at/mem_reg[21][4]/CLR
=======
                         net (fo=1878, routed)        9.114    10.555    at/reset_IBUF
    SLICE_X42Y33         FDCE                                         f  at/mem_reg[251][0]/CLR
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< Updated upstream
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/en_reg/Q
                         net (fo=2, routed)           0.116     0.257    uart2/transmitter/en
    SLICE_X3Y12          FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE                         0.000     0.000 r  uart1/transmitter/temp_reg[0]/C
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    uart1/transmitter/temp_reg_n_0_[0]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.273    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X2Y52          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]_rep__0/C
=======
  Source:                 uart2/transmitter/temp_reg[0]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[39][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        0.281ns  (logic 0.141ns (50.177%)  route 0.140ns (49.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]_rep__0/C
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[0]_rep__0/Q
                         net (fo=86, routed)          0.140     0.281    at/mem_reg[18][6]_0[0]
    SLICE_X30Y31         FDCE                                         r  at/mem_reg[39][0]/D
=======
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  uart2/transmitter/temp_reg[0]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/temp_reg[0]/Q
                         net (fo=1, routed)           0.054     0.195    uart2/transmitter/temp_reg_n_0_[0]
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.240 r  uart2/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.240    uart2/transmitter/bit_out_i_3__0_n_0
    SLICE_X2Y2           FDRE                                         r  uart2/transmitter/bit_out_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  uart2/last_rec_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/last_rec_reg/Q
                         net (fo=1, routed)           0.054     0.182    uart2/receiver/last_rec
    SLICE_X3Y10          LUT3 (Prop_lut3_I0_O)        0.099     0.281 r  uart2/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart2/receiver_n_2
    SLICE_X3Y10          FDRE                                         r  uart2/en_reg/D
=======
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  uart1/transmitter/temp_reg[7]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.056     0.197    uart1/transmitter/data7
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.242 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.242    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X2Y10          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[124][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]/Q
                         net (fo=18, routed)          0.111     0.252    at/mem_reg[177][6]_0[1]
    SLICE_X2Y13          FDCE                                         r  at/mem_reg[124][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[190][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]_rep/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[3]_rep/Q
                         net (fo=86, routed)          0.113     0.254    at/mem_reg[200][6]_0[1]
    SLICE_X3Y12          FDCE                                         r  at/mem_reg[190][3]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
<<<<<<< Updated upstream
  Destination:            uart2/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
=======
  Destination:            uart1/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[0]/Q
                         net (fo=17, routed)          0.123     0.264    uart1/transmitter/D[0]
    SLICE_X3Y10          FDRE                                         r  uart1/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[126][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.875%)  route 0.131ns (48.125%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]_rep__0/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]_rep__0/Q
                         net (fo=121, routed)         0.131     0.272    at/D[1]
    SLICE_X2Y15          FDCE                                         r  at/mem_reg[126][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.816%)  route 0.088ns (32.184%))
>>>>>>> Stashed changes
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[7]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uart2/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.085     0.249    uart2/transmitter/count_reg[7]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  uart2/transmitter/sending_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    uart2/transmitter/sending_i_1__0_n_0
    SLICE_X3Y12          FDRE                                         r  uart2/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[39][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.381%)  route 0.132ns (44.619%))
=======
    SLICE_X0Y3           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[2]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.088     0.229    uart2/transmitter/count_reg[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.274 r  uart2/transmitter/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.274    uart2/transmitter/count[5]_i_1__2_n_0
    SLICE_X1Y3           FDRE                                         r  uart2/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.537%)  route 0.138ns (49.463%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X30Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]_rep__0/C
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/receiver/data_out_reg[5]_rep__0/Q
                         net (fo=86, routed)          0.132     0.296    at/D[5]
    SLICE_X30Y31         FDCE                                         r  at/mem_reg[39][5]/D
=======
    SLICE_X1Y1           FDRE                         0.000     0.000 r  uart2/receiver/received_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/received_reg/Q
                         net (fo=3, routed)           0.138     0.279    uart2/receiver_n_0
    SLICE_X0Y2           FDRE                                         r  uart2/last_rec_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[181][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.070     0.198    uart1/receiver/last_bit
    SLICE_X29Y31         LUT5 (Prop_lut5_I2_O)        0.099     0.297 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.297    uart1/receiver/received_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  uart1/receiver/received_reg/D
=======
  Data Path Delay:        0.281ns  (logic 0.141ns (50.139%)  route 0.140ns (49.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]_rep/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]_rep/Q
                         net (fo=86, routed)          0.140     0.281    at/mem_reg[200][6]_0[2]
    SLICE_X4Y9           FDCE                                         r  at/mem_reg[181][4]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
=======
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
>>>>>>> Stashed changes
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X2Y50          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_11
    SLICE_X2Y50          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[43][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[6]_rep__0/C
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[6]_rep__0/Q
                         net (fo=86, routed)          0.167     0.308    at/mem_reg[18][6]_0[1]
    SLICE_X31Y31         FDCE                                         r  at/mem_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.983%)  route 0.124ns (40.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  uart2/receiver/receiving_reg/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/receiving_reg/Q
                         net (fo=3, routed)           0.124     0.265    uart2/receiver/receiving_reg_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.310 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X3Y9           FDRE                                         r  uart2/receiver/receiving_reg/D
=======
    SLICE_X4Y10          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart1/receiver/last_rec
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart1/receiver/en_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    uart1/receiver_n_13
    SLICE_X4Y10          FDRE                                         r  uart1/en_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        6.190ns  (logic 4.121ns (66.580%)  route 2.069ns (33.420%))
=======
  Data Path Delay:        6.775ns  (logic 3.986ns (58.839%)  route 2.789ns (41.161%))
>>>>>>> Stashed changes
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.069     7.642    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.702    11.345 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.345    rgb[4]
=======
                         net (fo=153, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  rgb_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.789     8.327    rgb_reg_reg[6]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.857 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.857    rgb[4]
>>>>>>> Stashed changes
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
<<<<<<< Updated upstream
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 4.015ns (65.148%)  route 2.148ns (34.852%))
=======
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.113ns (61.125%)  route 2.616ns (38.875%))
>>>>>>> Stashed changes
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.148     7.736    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.232 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.232    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
=======
                         net (fo=153, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.616     8.116    rgb_reg_reg[11]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         3.694    11.811 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.811    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        5.967ns  (logic 4.099ns (68.703%)  route 1.867ns (31.297%))
=======
  Data Path Delay:        6.699ns  (logic 4.099ns (61.195%)  route 2.600ns (38.805%))
>>>>>>> Stashed changes
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.867     7.441    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.121 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.121    rgb[6]
=======
                         net (fo=153, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.600     8.101    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.680    11.781 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.781    rgb[6]
>>>>>>> Stashed changes
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
<<<<<<< Updated upstream
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.993ns  (logic 4.021ns (67.102%)  route 1.971ns (32.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.549     5.070    vga/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDCE (Prop_fdce_C_Q)         0.518     5.588 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.971     7.560    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.063 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.063    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 4.121ns (70.594%)  route 1.717ns (29.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.717     7.290    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.702    10.992 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.992    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.836ns  (logic 4.118ns (70.562%)  route 1.718ns (29.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.718     7.291    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.699    10.990 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.990    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.830ns  (logic 3.975ns (68.189%)  route 1.854ns (31.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.854     7.465    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.984 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.984    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.669ns  (logic 3.981ns (70.219%)  route 1.688ns (29.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.688     7.299    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.823 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.823    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
=======
>>>>>>> Stashed changes
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        5.648ns  (logic 3.980ns (70.462%)  route 1.668ns (29.538%))
=======
  Data Path Delay:        6.681ns  (logic 4.118ns (61.633%)  route 2.563ns (38.367%))
>>>>>>> Stashed changes
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.668     7.279    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    10.803 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.803    rgb[9]
=======
                         net (fo=153, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.563     8.064    rgb_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.699    11.763 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.763    rgb[9]
>>>>>>> Stashed changes
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
<<<<<<< Updated upstream
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
=======
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.598ns  (logic 4.154ns (62.966%)  route 2.443ns (37.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X30Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.443     8.003    rgb_reg_reg[11]_lopt_replica_3_1
    N19                  OBUF (Prop_obuf_I_O)         3.676    11.679 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.679    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 3.980ns (60.451%)  route 2.604ns (39.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.560     5.081    clk_IBUF_BUFG
    SLICE_X31Y35         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.604     8.141    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.665 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.665    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        5.644ns  (logic 3.977ns (70.460%)  route 1.667ns (29.540%))
=======
  Data Path Delay:        6.474ns  (logic 4.115ns (63.561%)  route 2.359ns (36.439%))
>>>>>>> Stashed changes
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.667     7.278    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.798 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.798    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

=======
                         net (fo=153, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.359     7.863    rgb_OBUF[5]
    J17                  OBUF (Prop_obuf_I_O)         3.696    11.559 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.559    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.405ns  (logic 4.021ns (62.781%)  route 2.384ns (37.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.384     7.987    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.491 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.491    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.985ns (63.358%)  route 2.305ns (36.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.305     7.846    rgb_reg_reg[7]_lopt_replica_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.375 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.375    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.204ns  (logic 1.444ns (23.277%)  route 4.760ns (76.723%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.636     5.157    ps2_receiver/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  ps2_receiver/keycode_reg[7]/Q
                         net (fo=6, routed)           0.983     6.559    ps2_receiver/ps2_keycode[7]
    SLICE_X5Y2           LUT3 (Prop_lut3_I0_O)        0.327     6.886 r  ps2_receiver/temp[5]_i_6/O
                         net (fo=2, routed)           0.757     7.643    ps2_receiver/temp[5]_i_6_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I2_O)        0.326     7.969 f  ps2_receiver/temp[5]_i_3/O
                         net (fo=1, routed)           1.269     9.238    ps2_receiver/temp[5]_i_3_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.362 f  ps2_receiver/temp[5]_i_2/O
                         net (fo=2, routed)           0.743    10.105    ps2_receiver/temp[5]_i_2_n_0
    SLICE_X4Y2           LUT4 (Prop_lut4_I0_O)        0.124    10.229 f  ps2_receiver/temp[7]_i_3/O
                         net (fo=9, routed)           1.008    11.237    ps2_receiver/keycode_reg[4]_0
    SLICE_X3Y3           LUT4 (Prop_lut4_I2_O)        0.124    11.361 r  ps2_receiver/temp[7]_i_2/O
                         net (fo=1, routed)           0.000    11.361    uart2/transmitter/D[7]
    SLICE_X3Y3           FDRE                                         r  uart2/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

>>>>>>> Stashed changes




Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< Updated upstream
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.192%)  route 0.107ns (33.808%))
=======
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.351%)  route 0.190ns (47.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.593     1.476    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.190     1.830    ps2_receiver/O
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  ps2_receiver/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     1.875    ps2_receiver/datacur[3]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  ps2_receiver/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.209ns (51.703%)  route 0.195ns (48.297%))
>>>>>>> Stashed changes
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.107     1.707    vga/Q[1]
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.752    vga/v_count_next[9]_i_2_n_0
    SLICE_X9Y24          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.209ns (65.569%)  route 0.110ns (34.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.110     1.710    vga/Q[1]
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga/v_count_next[5]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.757%)  route 0.180ns (49.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.180     1.759    vga/w_x[7]
    SLICE_X8Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga/h_count_next_0[5]
    SLICE_X8Y22          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.482%)  route 0.182ns (49.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga/h_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.182     1.761    vga/w_x[7]
    SLICE_X8Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/h_count_next_0[9]
    SLICE_X8Y22          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.422%)  route 0.183ns (49.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.556     1.439    vga/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.183     1.763    vga/h_count_reg_reg[6]_0[0]
    SLICE_X8Y23          LUT5 (Prop_lut5_I2_O)        0.045     1.808 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/h_count_next_0[4]
    SLICE_X8Y23          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (52.023%)  route 0.193ns (47.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.193     1.793    vga/Q[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga/v_count_next[2]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.209ns (52.023%)  route 0.193ns (47.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.193     1.793    vga/Q[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga/v_count_next[4]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.210ns (52.142%)  route 0.193ns (47.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.553     1.436    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     1.600 r  vga/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.193     1.793    vga/Q[1]
    SLICE_X9Y24          LUT5 (Prop_lut5_I3_O)        0.046     1.839 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga/v_count_next[3]_i_1_n_0
    SLICE_X9Y24          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
=======
                         net (fo=153, routed)         0.593     1.476    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.195     1.835    ps2_receiver/O
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  ps2_receiver/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    ps2_receiver/datacur[1]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
<<<<<<< Updated upstream
  Data Path Delay:        0.403ns  (logic 0.187ns (46.405%)  route 0.216ns (53.595%))
=======
  Data Path Delay:        0.440ns  (logic 0.185ns (42.061%)  route 0.255ns (57.939%))
>>>>>>> Stashed changes
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.556     1.439    vga/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga/h_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.216     1.796    vga/h_count_reg_reg[6]_0[1]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.046     1.842 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vga/h_count_next_0[1]
    SLICE_X8Y22          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.902%)  route 0.228ns (55.098%))
  Logic Levels:           1  (LUT6=1)
=======
                         net (fo=153, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.255     1.844    vga/Q[0]
    SLICE_X10Y40         LUT2 (Prop_lut2_I0_O)        0.044     1.888 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    vga/h_count_next_0[1]
    SLICE_X10Y40         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.192%)  route 0.255ns (57.808%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  vga/h_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.255     1.844    vga/Q[0]
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    vga/h_count_next_0[0]
    SLICE_X10Y40         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.372%)  route 0.232ns (52.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.593     1.476    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.232     1.872    ps2_receiver/O
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.917 r  ps2_receiver/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    ps2_receiver/datacur[0]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  ps2_receiver/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.209ns (43.979%)  route 0.266ns (56.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.593     1.476    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.266     1.906    ps2_receiver/O
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  ps2_receiver/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    ps2_receiver/datacur[5]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  ps2_receiver/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.209ns (43.521%)  route 0.271ns (56.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.593     1.476    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.271     1.911    ps2_receiver/O
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.956 r  ps2_receiver/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.956    ps2_receiver/datacur[2]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.186ns (35.508%)  route 0.338ns (64.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.338     1.927    vga/v_count_reg_reg[9]_3[5]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.045     1.972 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.972    vga/v_count_next[7]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.189ns (35.875%)  route 0.338ns (64.125%))
  Logic Levels:           1  (LUT5=1)
>>>>>>> Stashed changes
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.554     1.437    vga/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.228     1.806    vga/w_x[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga/h_count_next_0[8]
    SLICE_X8Y22          FDCE                                         r  vga/h_count_next_reg[8]/D
=======
                         net (fo=153, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  vga/v_count_reg_reg[5]/Q
                         net (fo=11, routed)          0.338     1.927    vga/v_count_reg_reg[9]_3[5]
    SLICE_X8Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.975 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.975    vga/v_count_next[8]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.209ns (40.882%)  route 0.302ns (59.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.593     1.476    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  ps2_receiver/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.640 r  ps2_receiver/db_data/O_reg/Q
                         net (fo=8, routed)           0.302     1.942    ps2_receiver/O
    SLICE_X6Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.987 r  ps2_receiver/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     1.987    ps2_receiver/datacur[7]_i_1_n_0
    SLICE_X6Y3           FDRE                                         r  ps2_receiver/datacur_reg[7]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
<<<<<<< Updated upstream
=======
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.327ns  (logic 1.441ns (17.308%)  route 6.886ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1878, routed)        6.886     8.327    vga/reset_IBUF
    SLICE_X28Y26         FDCE                                         f  vga/h_count_reg_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.432     4.773    vga/clk_IBUF_BUFG
    SLICE_X28Y26         FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.327ns  (logic 1.441ns (17.308%)  route 6.886ns (82.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1878, routed)        6.886     8.327    vga/reset_IBUF
    SLICE_X28Y26         FDCE                                         f  vga/h_count_reg_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.432     4.773    vga/clk_IBUF_BUFG
    SLICE_X28Y26         FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C

Slack:                    inf
  Source:                 PS2Clk
>>>>>>> Stashed changes
                            (input port)
  Destination:            vga/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
<<<<<<< Updated upstream
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.005ns  (logic 1.441ns (13.097%)  route 9.564ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
=======
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.785ns  (logic 1.696ns (21.792%)  route 6.088ns (78.208%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.564    11.005    vga/reset_IBUF
    SLICE_X9Y21          FDCE                                         f  vga/h_count_reg_reg[0]/CLR
=======
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.639     6.087    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     6.211 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.972     7.183    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I5_O)        0.124     7.307 r  ps2_receiver/db_clk/O_i_1/O
                         net (fo=1, routed)           0.478     7.785    ps2_receiver/db_clk/O_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  ps2_receiver/db_clk/O_reg/CE
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.005ns  (logic 1.441ns (13.097%)  route 9.564ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.564    11.005    vga/reset_IBUF
    SLICE_X9Y21          FDCE                                         f  vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.005ns  (logic 1.441ns (13.097%)  route 9.564ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.564    11.005    vga/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  vga/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  vga/h_count_reg_reg[5]/C
=======
                         net (fo=153, routed)         1.517     4.858    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  ps2_receiver/db_clk/O_reg/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[5]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
<<<<<<< Updated upstream
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.005ns  (logic 1.441ns (13.097%)  route 9.564ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
=======
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.104ns  (logic 1.696ns (23.879%)  route 5.408ns (76.121%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.564    11.005    vga/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  vga/h_count_reg_reg[5]_rep/CLR
=======
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.639     6.087    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     6.211 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.769     6.980    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.104 r  ps2_receiver/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.104    ps2_receiver/db_clk/count[1]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
=======
                         net (fo=153, routed)         1.519     4.860    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.101ns  (logic 1.696ns (23.889%)  route 5.405ns (76.111%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.639     6.087    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     6.211 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.766     6.977    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.101 r  ps2_receiver/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.101    ps2_receiver/db_clk/count[2]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.519     4.860    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[2]/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
<<<<<<< Updated upstream
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.005ns  (logic 1.441ns (13.097%)  route 9.564ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
=======
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 1.696ns (24.862%)  route 5.127ns (75.138%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.564    11.005    vga/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  vga/r_25MHz_reg[0]/CLR
=======
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.639     6.087    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     6.211 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.488     6.699    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.124     6.823 r  ps2_receiver/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.823    ps2_receiver/db_clk/count[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  vga/r_25MHz_reg[0]/C
=======
                         net (fo=153, routed)         1.519     4.860    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.696ns (24.899%)  route 5.117ns (75.101%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.639     6.087    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X3Y4           LUT2 (Prop_lut2_I1_O)        0.124     6.211 r  ps2_receiver/db_clk/O_i_2/O
                         net (fo=5, routed)           0.478     6.689    ps2_receiver/db_clk/O_i_2_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I4_O)        0.124     6.813 r  ps2_receiver/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.813    ps2_receiver/db_clk/count[4]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.519     4.860    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  ps2_receiver/db_clk/count_reg[4]/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
<<<<<<< Updated upstream
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.005ns  (logic 1.441ns (13.097%)  route 9.564ns (86.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
=======
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.600ns (23.499%)  route 5.210ns (76.501%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.564    11.005    vga/reset_IBUF
    SLICE_X8Y21          FDCE                                         f  vga/r_25MHz_reg[1]/CLR
=======
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           4.639     6.087    ps2_receiver/db_clk/PS2Clk_IBUF
    SLICE_X3Y4           LUT2 (Prop_lut2_I0_O)        0.152     6.239 r  ps2_receiver/db_clk/Iv_i_1/O
                         net (fo=1, routed)           0.572     6.811    ps2_receiver/db_clk/clear
    SLICE_X3Y4           FDRE                                         r  ps2_receiver/db_clk/Iv_reg/CE
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.438     4.779    vga/clk_IBUF_BUFG
    SLICE_X8Y21          FDCE                                         r  vga/r_25MHz_reg[1]/C
=======
                         net (fo=153, routed)         1.519     4.860    ps2_receiver/db_clk/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  ps2_receiver/db_clk/Iv_reg/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
<<<<<<< Updated upstream
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.884ns  (logic 1.441ns (13.243%)  route 9.442ns (86.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
=======
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 1.576ns (23.298%)  route 5.188ns (76.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.442    10.884    vga/reset_IBUF
    SLICE_X9Y25          FDCE                                         f  vga/h_count_reg_reg[4]/CLR
=======
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.402     5.854    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     5.978 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.787     6.764    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.433     4.774    vga/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/h_count_reg_reg[4]/C
=======
                         net (fo=153, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[0]/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
<<<<<<< Updated upstream
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.884ns  (logic 1.441ns (13.243%)  route 9.442ns (86.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
=======
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.764ns  (logic 1.576ns (23.298%)  route 5.188ns (76.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
>>>>>>> Stashed changes
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.442    10.884    vga/reset_IBUF
    SLICE_X9Y25          FDCE                                         f  vga/h_count_reg_reg[4]_rep/CLR
=======
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.402     5.854    ps2_receiver/db_data/PS2Data_IBUF
    SLICE_X7Y4           LUT2 (Prop_lut2_I0_O)        0.124     5.978 r  ps2_receiver/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.787     6.764    ps2_receiver/db_data/Iv_i_1__0_n_0
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/R
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         1.433     4.774    vga/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.884ns  (logic 1.441ns (13.243%)  route 9.442ns (86.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.442    10.884    vga/reset_IBUF
    SLICE_X9Y25          FDCE                                         f  vga/h_count_reg_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.433     4.774    vga/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.884ns  (logic 1.441ns (13.243%)  route 9.442ns (86.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1860, routed)        9.442    10.884    vga/reset_IBUF
    SLICE_X9Y25          FDCE                                         f  vga/h_count_reg_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.433     4.774    vga/clk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  vga/h_count_reg_reg[4]_rep__1/C
=======
                         net (fo=153, routed)         1.518     4.859    ps2_receiver/db_data/clk_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  ps2_receiver/db_data/count_reg[1]/C
>>>>>>> Stashed changes





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< Updated upstream
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.940%)  route 0.114ns (47.060%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.114     0.242    vga/v_count_next[1]
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[5]
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.820     1.947    vga/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[0]
    SLICE_X9Y21          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.824     1.951    vga/clk_IBUF_BUFG
    SLICE_X9Y21          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
=======
>>>>>>> Stashed changes
  Source:                 ps2_receiver/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
<<<<<<< Updated upstream
  Data Path Delay:        0.278ns  (logic 0.167ns (60.048%)  route 0.111ns (39.952%))
=======
  Data Path Delay:        0.269ns  (logic 0.146ns (54.253%)  route 0.123ns (45.747%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X2Y6           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[3]/C
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[3]/Q
                         net (fo=2, routed)           0.111     0.278    ps2_receiver/datacur[3]
    SLICE_X1Y6           FDRE                                         r  ps2_receiver/keycode_reg[3]/D
=======
    SLICE_X7Y3           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[3]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[3]/Q
                         net (fo=2, routed)           0.123     0.269    ps2_receiver/datacur[3]
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[3]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.866     1.993    ps2_receiver/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ps2_receiver/keycode_reg[3]/C
=======
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[3]/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
<<<<<<< Updated upstream
  Data Path Delay:        0.278ns  (logic 0.167ns (60.048%)  route 0.111ns (39.952%))
=======
  Data Path Delay:        0.270ns  (logic 0.146ns (54.094%)  route 0.124ns (45.906%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X2Y6           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[5]/C
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[5]/Q
                         net (fo=2, routed)           0.111     0.278    ps2_receiver/datacur[5]
    SLICE_X1Y6           FDRE                                         r  ps2_receiver/keycode_reg[5]/D
=======
    SLICE_X7Y3           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[6]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[6]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_receiver/datacur[6]
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[6]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.866     1.993    ps2_receiver/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ps2_receiver/keycode_reg[5]/C
=======
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[6]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.367%)  route 0.124ns (42.633%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[2]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[2]/Q
                         net (fo=2, routed)           0.124     0.291    ps2_receiver/datacur[2]
    SLICE_X6Y2           FDRE                                         r  ps2_receiver/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  ps2_receiver/keycode_reg[2]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.305%)  route 0.156ns (51.695%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[5]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[5]/Q
                         net (fo=2, routed)           0.156     0.302    ps2_receiver/datacur[5]
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[5]/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
<<<<<<< Updated upstream
  Data Path Delay:        0.278ns  (logic 0.167ns (60.048%)  route 0.111ns (39.952%))
=======
  Data Path Delay:        0.344ns  (logic 0.167ns (48.549%)  route 0.177ns (51.451%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X2Y6           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[7]/C
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[7]/Q
                         net (fo=2, routed)           0.111     0.278    ps2_receiver/datacur[7]
    SLICE_X1Y6           FDRE                                         r  ps2_receiver/keycode_reg[7]/D
=======
    SLICE_X6Y3           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[7]/C
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/datacur_reg[7]/Q
                         net (fo=2, routed)           0.177     0.344    ps2_receiver/datacur[7]
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[7]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.866     1.993    ps2_receiver/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  ps2_receiver/keycode_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.934%)  route 0.114ns (41.066%))
=======
                         net (fo=153, routed)         0.865     1.992    ps2_receiver/clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  ps2_receiver/keycode_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.799%)  route 0.186ns (53.201%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X8Y22          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.114     0.278    vga/h_count_next[8]
    SLICE_X10Y23         FDCE                                         r  vga/h_count_reg_reg[8]/D
=======
    SLICE_X8Y37          FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[7]/Q
                         net (fo=2, routed)           0.186     0.350    vga/v_count_next[7]
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.821     1.948    vga/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 ps2_receiver/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/keycode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.454%)  route 0.132ns (47.546%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  ps2_receiver/datacur_reg[1]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/datacur_reg[1]/Q
                         net (fo=2, routed)           0.132     0.278    ps2_receiver/datacur[1]
    SLICE_X0Y6           FDRE                                         r  ps2_receiver/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.866     1.993    ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  ps2_receiver/keycode_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.723%)  route 0.115ns (41.277%))
=======
                         net (fo=153, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X9Y41          FDCE                                         r  vga/v_count_reg_reg[7]_replica/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X8Y22          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.115     0.279    vga/h_count_next[9]
    SLICE_X11Y23         FDCE                                         r  vga/h_count_reg_reg[9]/D
=======
    SLICE_X10Y40         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.188     0.352    vga/h_count_next[0]
    SLICE_X11Y40         FDCE                                         r  vga/h_count_reg_reg[0]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.821     1.948    vga/clk_IBUF_BUFG
    SLICE_X11Y23         FDCE                                         r  vga/h_count_reg_reg[9]/C
=======
                         net (fo=153, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X11Y40         FDCE                                         r  vga/h_count_reg_reg[0]/C
>>>>>>> Stashed changes

Slack:                    inf
  Source:                 ps2_receiver/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
<<<<<<< Updated upstream
  Data Path Delay:        0.288ns  (logic 0.146ns (50.683%)  route 0.142ns (49.317%))
=======
  Data Path Delay:        0.361ns  (logic 0.167ns (46.199%)  route 0.194ns (53.801%))
>>>>>>> Stashed changes
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< Updated upstream
    SLICE_X3Y5           FDRE                         0.000     0.000 r  ps2_receiver/flag_reg/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver/flag_reg/Q
                         net (fo=3, routed)           0.142     0.288    ps2_receiver/flag
    SLICE_X4Y4           FDRE                                         r  ps2_receiver/pflag_reg/D
=======
    SLICE_X8Y0           FDRE                         0.000     0.000 r  ps2_receiver/flag_reg/C
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver/flag_reg/Q
                         net (fo=3, routed)           0.194     0.361    ps2_receiver/flag
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/pflag_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=141, routed)         0.864     1.991    ps2_receiver/clk_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  ps2_receiver/pflag_reg/C
=======
                         net (fo=153, routed)         0.837     1.964    ps2_receiver/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  ps2_receiver/pflag_reg/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.776%)  route 0.240ns (65.224%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=8, routed)           0.240     0.368    vga/h_count_next[4]
    SLICE_X7Y33          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.228%)  route 0.229ns (60.772%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.229     0.377    vga/h_count_next[1]
    SLICE_X12Y40         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  vga/h_count_reg_reg[1]/C
>>>>>>> Stashed changes





