CO_AXI_PERIPH.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/sim/CO_AXI_PERIPH.vhd,
COUNTER_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_0/sim/COUNTER_axi_gpio_0_0.vhd,
COUNTER_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_0_0/src/COUNTER_axi_gpio_0_1/sim/COUNTER_axi_gpio_0_1.vhd,
COUNTER_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_0_0/src/COUNTER_c_counter_binary_0_0/sim/COUNTER_c_counter_binary_0_0.vhd,
COUNTER_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_0_0/src/COUNTER_util_vector_logic_0_0/sim/COUNTER_util_vector_logic_0_0.v,
COUNTER_DIG_TIMER_0_0.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ipshared/300a/sim/COUNTER_DIG_TIMER_0_0.vhd,
COUNTER_CTR_CTL_0_0.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ipshared/300a/sim/COUNTER_CTR_CTL_0_0.vhd,
DIG_TIMER.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ipshared/300a/src/DIG_TIMER.vhd,
CTR_CTL.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ipshared/300a/src/CTR_CTL.vhd,
COUNTER.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ipshared/300a/sim/COUNTER.vhd,
COUNTER_wrapper.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ipshared/300a/src/COUNTER_wrapper.vhd,
CO_AXI_PERIPH_COUNTER_wrapper_0_0.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_0_0/sim/CO_AXI_PERIPH_COUNTER_wrapper_0_0.vhd,
CO_AXI_PERIPH_COUNTER_wrapper_0_1.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_0_1/sim/CO_AXI_PERIPH_COUNTER_wrapper_0_1.vhd,
CO_AXI_PERIPH_COUNTER_wrapper_1_0.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_1_0/sim/CO_AXI_PERIPH_COUNTER_wrapper_1_0.vhd,
CO_AXI_PERIPH_COUNTER_wrapper_1_1.vhd,vhdl,xil_defaultlib,../../../../CO_AXI_PERIPH.srcs/sources_1/bd/CO_AXI_PERIPH/ip/CO_AXI_PERIPH_COUNTER_wrapper_1_1/sim/CO_AXI_PERIPH_COUNTER_wrapper_1_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
