Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr  1 15:08:10 2022
| Host         : hwl3-vc009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uP16_BASYS3_top_timing_summary_routed.rpt -pb uP16_BASYS3_top_timing_summary_routed.pb -rpx uP16_BASYS3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uP16_BASYS3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 247 register/latch pins with no clock driven by root clock pin: Imp2/counter_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 641 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.835        0.000                      0                   46        0.308        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.835        0.000                      0                   46        0.308        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.903ns (28.290%)  route 2.289ns (71.710%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    Imp2/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Imp2/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  Imp2/counter_reg[25]/Q
                         net (fo=1, routed)           0.568     6.111    sClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.207 r  sClk_BUFG_inst/O
                         net (fo=248, routed)         1.721     7.927    Imp2/sClk_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.351     8.278 r  Imp2/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.278    Imp2/counter_reg[24]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  Imp2/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Imp2/counter_reg[25]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.113    Imp2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.835    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 1.923ns (72.570%)  route 0.727ns (27.430%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563     5.084    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.267    Imp2/counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.941 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  Imp2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.511    Imp2/counter_reg[20]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.734 r  Imp2/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.734    Imp2/counter_reg[24]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  Imp2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Imp2/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    Imp2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 1.920ns (72.539%)  route 0.727ns (27.461%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563     5.084    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.267    Imp2/counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.941 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  Imp2/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.731    Imp2/counter_reg[20]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    Imp2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 1.899ns (72.319%)  route 0.727ns (27.681%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563     5.084    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.267    Imp2/counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.941 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.710 r  Imp2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.710    Imp2/counter_reg[20]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    Imp2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 Imp3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.696ns (64.225%)  route 0.945ns (35.775%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  Imp3/count_reg[2]/Q
                         net (fo=1, routed)           0.936     6.529    Imp3/count_reg_n_0_[2]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.033 r  Imp3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp3/count_reg[0]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp3/count_reg[4]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.276    Imp3/count_reg[8]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  Imp3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    Imp3/count_reg[12]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.716 r  Imp3/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.716    Imp3/count_reg[16]_i_1_n_6
    SLICE_X54Y26         FDRE                                         r  Imp3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    Imp3/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Imp3/count_reg[17]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.109    15.112    Imp3/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 Imp3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 1.688ns (64.116%)  route 0.945ns (35.884%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  Imp3/count_reg[2]/Q
                         net (fo=1, routed)           0.936     6.529    Imp3/count_reg_n_0_[2]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.033 r  Imp3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp3/count_reg[0]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp3/count_reg[4]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.276    Imp3/count_reg[8]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  Imp3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    Imp3/count_reg[12]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.708 r  Imp3/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.708    Imp3/count_reg[16]_i_1_n_4
    SLICE_X54Y26         FDRE                                         r  Imp3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    Imp3/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Imp3/count_reg[19]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.109    15.112    Imp3/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.825ns (71.517%)  route 0.727ns (28.483%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563     5.084    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.267    Imp2/counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.941 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.636 r  Imp2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.636    Imp2/counter_reg[20]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    Imp2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.809ns (71.337%)  route 0.727ns (28.663%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563     5.084    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.267    Imp2/counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.941 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.397    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.620 r  Imp2/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.620    Imp2/counter_reg[20]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  Imp2/counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    Imp2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.806ns (71.303%)  route 0.727ns (28.697%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.563     5.084    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.727     6.267    Imp2/counter_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.941 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.941    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.283    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.617 r  Imp2/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.617    Imp2/counter_reg[16]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  Imp2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    Imp2/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Imp2/counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    Imp2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 Imp3/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.612ns (63.050%)  route 0.945ns (36.950%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  Imp3/count_reg[2]/Q
                         net (fo=1, routed)           0.936     6.529    Imp3/count_reg_n_0_[2]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.033 r  Imp3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp3/count_reg[0]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp3/count_reg[4]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.276    Imp3/count_reg[8]_i_1_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  Imp3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    Imp3/count_reg[12]_i_1_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.632 r  Imp3/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.632    Imp3/count_reg[16]_i_1_n_5
    SLICE_X54Y26         FDRE                                         r  Imp3/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437    14.778    Imp3/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  Imp3/count_reg[18]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.109    15.112    Imp3/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  7.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Imp3/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Imp3/count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.766    Imp3/count_reg_n_0_[0]
    SLICE_X54Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  Imp3/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.811    Imp3/count[0]_i_2_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.881 r  Imp3/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    Imp3/count_reg[0]_i_1_n_7
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    Imp3/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Imp3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    Imp3/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Imp3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Imp3/count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.773    Imp3/count_reg_n_0_[11]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.882 r  Imp3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    Imp3/count_reg[8]_i_1_n_4
    SLICE_X54Y24         FDRE                                         r  Imp3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    Imp3/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Imp3/count_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    Imp3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Imp3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Imp3/count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.776    Imp3/count_reg_n_0_[3]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.885 r  Imp3/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    Imp3/count_reg[0]_i_1_n_4
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    Imp3/clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Imp3/count_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    Imp3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Imp3/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    Imp3/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  Imp3/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  Imp3/count_reg[4]/Q
                         net (fo=1, routed)           0.170     1.772    Imp3/count_reg_n_0_[4]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  Imp3/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    Imp3/count_reg[4]_i_1_n_7
    SLICE_X54Y23         FDRE                                         r  Imp3/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  Imp3/count_reg[4]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    Imp3/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 Imp3/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    Imp3/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Imp3/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Imp3/count_reg[12]/Q
                         net (fo=1, routed)           0.170     1.771    Imp3/count_reg_n_0_[12]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  Imp3/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    Imp3/count_reg[12]_i_1_n_7
    SLICE_X54Y25         FDRE                                         r  Imp3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    Imp3/clk_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  Imp3/count_reg[12]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    Imp3/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Imp2/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.759    Imp2/counter_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  Imp2/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.804    Imp2/counter[0]_i_2_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.874 r  Imp2/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    Imp2/counter_reg[0]_i_1_n_7
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    Imp2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Imp2/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Imp2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Imp2/counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.769    Imp2/counter_reg_n_0_[11]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  Imp2/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    Imp2/counter_reg[8]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  Imp2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Imp2/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Imp2/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    Imp2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Imp2/counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.769    Imp2/counter_reg_n_0_[3]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  Imp2/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    Imp2/counter_reg[0]_i_1_n_4
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Imp2/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  Imp2/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    Imp2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    Imp2/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  Imp2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Imp2/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.764    Imp2/counter_reg_n_0_[12]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  Imp2/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    Imp2/counter_reg[12]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  Imp2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Imp2/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  Imp2/counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    Imp2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    Imp2/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Imp2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Imp2/counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.764    Imp2/counter_reg_n_0_[16]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  Imp2/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    Imp2/counter_reg[16]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  Imp2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    Imp2/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  Imp2/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    Imp2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   Imp2/counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Imp2/counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Imp2/counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   Imp2/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   Imp2/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   Imp2/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   Imp2/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   Imp2/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   Imp2/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   Imp2/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Imp2/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Imp2/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   Imp2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   Imp2/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   Imp2/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   Imp2/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   Imp2/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   Imp2/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   Imp2/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Imp3/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Imp3/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Imp3/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Imp3/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   Imp2/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Imp2/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Imp2/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   Imp2/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   Imp2/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   Imp2/counter_reg[3]/C



