
lab06_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800586c  0800586c  0001586c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059f8  080059f8  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  080059f8  080059f8  000159f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a00  08005a00  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a00  08005a00  00015a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a04  08005a04  00015a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005a08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004184  20000060  08005a68  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200041e4  08005a68  000241e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dcc4  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000259b  00000000  00000000  0002dd97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c30  00000000  00000000  00030338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000094c  00000000  00000000  00030f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016958  00000000  00000000  000318b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dd0e  00000000  00000000  0004820c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e446  00000000  00000000  00055f1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000035d8  00000000  00000000  000e4360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000e7938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005854 	.word	0x08005854

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08005854 	.word	0x08005854

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	60f8      	str	r0, [r7, #12]
 8000594:	60b9      	str	r1, [r7, #8]
 8000596:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	4a07      	ldr	r2, [pc, #28]	; (80005b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800059c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	4a06      	ldr	r2, [pc, #24]	; (80005bc <vApplicationGetIdleTaskMemory+0x30>)
 80005a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005aa:	bf00      	nop
 80005ac:	3714      	adds	r7, #20
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	2000007c 	.word	0x2000007c
 80005bc:	200000d0 	.word	0x200000d0

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b5b0      	push	{r4, r5, r7, lr}
 80005c2:	b0b8      	sub	sp, #224	; 0xe0
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fba7 	bl	8000d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f8c9 	bl	8000760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 f95b 	bl	8000888 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d2:	f000 f92f 	bl	8000834 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex01 */
  osMutexDef(myMutex01);
 80005d6:	2300      	movs	r3, #0
 80005d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80005dc:	2300      	movs	r3, #0
 80005de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 80005e2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 ffdb 	bl	80025a2 <osMutexCreate>
 80005ec:	4603      	mov	r3, r0
 80005ee:	4a4b      	ldr	r2, [pc, #300]	; (800071c <main+0x15c>)
 80005f0:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 80005f2:	4b4b      	ldr	r3, [pc, #300]	; (8000720 <main+0x160>)
 80005f4:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 80005f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80005fe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f002 f869 	bl	80026dc <osMessageCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a45      	ldr	r2, [pc, #276]	; (8000724 <main+0x164>)
 800060e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000610:	4b45      	ldr	r3, [pc, #276]	; (8000728 <main+0x168>)
 8000612:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000616:	461d      	mov	r5, r3
 8000618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000624:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f001 ff59 	bl	80024e2 <osThreadCreate>
 8000630:	4603      	mov	r3, r0
 8000632:	4a3e      	ldr	r2, [pc, #248]	; (800072c <main+0x16c>)
 8000634:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 8000636:	4b3e      	ldr	r3, [pc, #248]	; (8000730 <main+0x170>)
 8000638:	f107 0490 	add.w	r4, r7, #144	; 0x90
 800063c:	461d      	mov	r5, r3
 800063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800064a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f001 ff46 	bl	80024e2 <osThreadCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a36      	ldr	r2, [pc, #216]	; (8000734 <main+0x174>)
 800065a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 800065c:	4b36      	ldr	r3, [pc, #216]	; (8000738 <main+0x178>)
 800065e:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000662:	461d      	mov	r5, r3
 8000664:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000666:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000668:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000670:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f001 ff33 	bl	80024e2 <osThreadCreate>
 800067c:	4603      	mov	r3, r0
 800067e:	4a2f      	ldr	r2, [pc, #188]	; (800073c <main+0x17c>)
 8000680:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, StartTask04, osPriorityNormal, 0, 128);
 8000682:	4b2f      	ldr	r3, [pc, #188]	; (8000740 <main+0x180>)
 8000684:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000688:	461d      	mov	r5, r3
 800068a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800068e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000692:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 8000696:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f001 ff20 	bl	80024e2 <osThreadCreate>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a27      	ldr	r2, [pc, #156]	; (8000744 <main+0x184>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask05 */
  osThreadDef(myTask05, uart1, osPriorityNormal, 0, 128);
 80006a8:	4b27      	ldr	r3, [pc, #156]	; (8000748 <main+0x188>)
 80006aa:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80006ae:	461d      	mov	r5, r3
 80006b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask05Handle = osThreadCreate(osThread(myTask05), NULL);
 80006bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f001 ff0d 	bl	80024e2 <osThreadCreate>
 80006c8:	4603      	mov	r3, r0
 80006ca:	4a20      	ldr	r2, [pc, #128]	; (800074c <main+0x18c>)
 80006cc:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask06 */
  osThreadDef(myTask06, uart2, osPriorityNormal, 0, 128);
 80006ce:	4b20      	ldr	r3, [pc, #128]	; (8000750 <main+0x190>)
 80006d0:	f107 0420 	add.w	r4, r7, #32
 80006d4:	461d      	mov	r5, r3
 80006d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask06Handle = osThreadCreate(osThread(myTask06), NULL);
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	2100      	movs	r1, #0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f001 fefa 	bl	80024e2 <osThreadCreate>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a18      	ldr	r2, [pc, #96]	; (8000754 <main+0x194>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask07 */
  osThreadDef(myTask07, exthread, osPriorityNormal, 0, 128);
 80006f4:	4b18      	ldr	r3, [pc, #96]	; (8000758 <main+0x198>)
 80006f6:	1d3c      	adds	r4, r7, #4
 80006f8:	461d      	mov	r5, r3
 80006fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000702:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask07Handle = osThreadCreate(osThread(myTask07), NULL);
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f001 fee9 	bl	80024e2 <osThreadCreate>
 8000710:	4603      	mov	r3, r0
 8000712:	4a12      	ldr	r2, [pc, #72]	; (800075c <main+0x19c>)
 8000714:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000716:	f001 fedd 	bl	80024d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800071a:	e7fe      	b.n	800071a <main+0x15a>
 800071c:	2000033c 	.word	0x2000033c
 8000720:	0800586c 	.word	0x0800586c
 8000724:	20000338 	.word	0x20000338
 8000728:	08005888 	.word	0x08005888
 800072c:	2000031c 	.word	0x2000031c
 8000730:	080058b0 	.word	0x080058b0
 8000734:	20000320 	.word	0x20000320
 8000738:	080058d8 	.word	0x080058d8
 800073c:	20000324 	.word	0x20000324
 8000740:	08005900 	.word	0x08005900
 8000744:	20000328 	.word	0x20000328
 8000748:	08005928 	.word	0x08005928
 800074c:	2000032c 	.word	0x2000032c
 8000750:	08005950 	.word	0x08005950
 8000754:	20000330 	.word	0x20000330
 8000758:	08005978 	.word	0x08005978
 800075c:	20000334 	.word	0x20000334

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b094      	sub	sp, #80	; 0x50
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	f107 0320 	add.w	r3, r7, #32
 800076a:	2230      	movs	r2, #48	; 0x30
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f004 fbec 	bl	8004f4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000774:	f107 030c 	add.w	r3, r7, #12
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	4b28      	ldr	r3, [pc, #160]	; (800082c <SystemClock_Config+0xcc>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800078c:	4a27      	ldr	r2, [pc, #156]	; (800082c <SystemClock_Config+0xcc>)
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000792:	6413      	str	r3, [r2, #64]	; 0x40
 8000794:	4b25      	ldr	r3, [pc, #148]	; (800082c <SystemClock_Config+0xcc>)
 8000796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a0:	2300      	movs	r3, #0
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	4b22      	ldr	r3, [pc, #136]	; (8000830 <SystemClock_Config+0xd0>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a21      	ldr	r2, [pc, #132]	; (8000830 <SystemClock_Config+0xd0>)
 80007aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007ae:	6013      	str	r3, [r2, #0]
 80007b0:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <SystemClock_Config+0xd0>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007bc:	2302      	movs	r3, #2
 80007be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c0:	2301      	movs	r3, #1
 80007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c4:	2310      	movs	r3, #16
 80007c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c8:	2302      	movs	r3, #2
 80007ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007cc:	2300      	movs	r3, #0
 80007ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007d0:	2310      	movs	r3, #16
 80007d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007d4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007da:	2304      	movs	r3, #4
 80007dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007de:	2304      	movs	r3, #4
 80007e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e2:	f107 0320 	add.w	r3, r7, #32
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 fda6 	bl	8001338 <HAL_RCC_OscConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007f2:	f000 f981 	bl	8000af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f6:	230f      	movs	r3, #15
 80007f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fa:	2302      	movs	r3, #2
 80007fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000802:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000806:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800080c:	f107 030c 	add.w	r3, r7, #12
 8000810:	2102      	movs	r1, #2
 8000812:	4618      	mov	r0, r3
 8000814:	f001 f808 	bl	8001828 <HAL_RCC_ClockConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800081e:	f000 f96b 	bl	8000af8 <Error_Handler>
  }
}
 8000822:	bf00      	nop
 8000824:	3750      	adds	r7, #80	; 0x50
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000838:	4b11      	ldr	r3, [pc, #68]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 800083a:	4a12      	ldr	r2, [pc, #72]	; (8000884 <MX_USART2_UART_Init+0x50>)
 800083c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800083e:	4b10      	ldr	r3, [pc, #64]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 8000840:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b09      	ldr	r3, [pc, #36]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 8000860:	2200      	movs	r2, #0
 8000862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 8000866:	2200      	movs	r2, #0
 8000868:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800086a:	4805      	ldr	r0, [pc, #20]	; (8000880 <MX_USART2_UART_Init+0x4c>)
 800086c:	f001 f9fc 	bl	8001c68 <HAL_UART_Init>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000876:	f000 f93f 	bl	8000af8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200002d4 	.word	0x200002d4
 8000884:	40004400 	.word	0x40004400

08000888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b08a      	sub	sp, #40	; 0x28
 800088c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088e:	f107 0314 	add.w	r3, r7, #20
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	4b2e      	ldr	r3, [pc, #184]	; (800095c <MX_GPIO_Init+0xd4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a2d      	ldr	r2, [pc, #180]	; (800095c <MX_GPIO_Init+0xd4>)
 80008a8:	f043 0304 	orr.w	r3, r3, #4
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b2b      	ldr	r3, [pc, #172]	; (800095c <MX_GPIO_Init+0xd4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0304 	and.w	r3, r3, #4
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	4b27      	ldr	r3, [pc, #156]	; (800095c <MX_GPIO_Init+0xd4>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c2:	4a26      	ldr	r2, [pc, #152]	; (800095c <MX_GPIO_Init+0xd4>)
 80008c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008c8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ca:	4b24      	ldr	r3, [pc, #144]	; (800095c <MX_GPIO_Init+0xd4>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	4b20      	ldr	r3, [pc, #128]	; (800095c <MX_GPIO_Init+0xd4>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	4a1f      	ldr	r2, [pc, #124]	; (800095c <MX_GPIO_Init+0xd4>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6313      	str	r3, [r2, #48]	; 0x30
 80008e6:	4b1d      	ldr	r3, [pc, #116]	; (800095c <MX_GPIO_Init+0xd4>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	60bb      	str	r3, [r7, #8]
 80008f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
 80008f6:	4b19      	ldr	r3, [pc, #100]	; (800095c <MX_GPIO_Init+0xd4>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fa:	4a18      	ldr	r2, [pc, #96]	; (800095c <MX_GPIO_Init+0xd4>)
 80008fc:	f043 0302 	orr.w	r3, r3, #2
 8000900:	6313      	str	r3, [r2, #48]	; 0x30
 8000902:	4b16      	ldr	r3, [pc, #88]	; (800095c <MX_GPIO_Init+0xd4>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	f003 0302 	and.w	r3, r3, #2
 800090a:	607b      	str	r3, [r7, #4]
 800090c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 61cc 	mov.w	r1, #1632	; 0x660
 8000914:	4812      	ldr	r0, [pc, #72]	; (8000960 <MX_GPIO_Init+0xd8>)
 8000916:	f000 fcdb 	bl	80012d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800091a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800091e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000920:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	4619      	mov	r1, r3
 8000930:	480c      	ldr	r0, [pc, #48]	; (8000964 <MX_GPIO_Init+0xdc>)
 8000932:	f000 fb49 	bl	8000fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA9 PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10;
 8000936:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800093a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093c:	2301      	movs	r3, #1
 800093e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	4619      	mov	r1, r3
 800094e:	4804      	ldr	r0, [pc, #16]	; (8000960 <MX_GPIO_Init+0xd8>)
 8000950:	f000 fb3a 	bl	8000fc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000954:	bf00      	nop
 8000956:	3728      	adds	r7, #40	; 0x28
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	40023800 	.word	0x40023800
 8000960:	40020000 	.word	0x40020000
 8000964:	40020800 	.word	0x40020800

08000968 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000970:	2140      	movs	r1, #64	; 0x40
 8000972:	4803      	ldr	r0, [pc, #12]	; (8000980 <StartDefaultTask+0x18>)
 8000974:	f000 fcc5 	bl	8001302 <HAL_GPIO_TogglePin>
    osDelay(50);
 8000978:	2032      	movs	r0, #50	; 0x32
 800097a:	f001 fdfe 	bl	800257a <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 800097e:	e7f7      	b.n	8000970 <StartDefaultTask+0x8>
 8000980:	40020000 	.word	0x40020000

08000984 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800098c:	2120      	movs	r1, #32
 800098e:	4803      	ldr	r0, [pc, #12]	; (800099c <StartTask02+0x18>)
 8000990:	f000 fcb7 	bl	8001302 <HAL_GPIO_TogglePin>
    osDelay(18);
 8000994:	2012      	movs	r0, #18
 8000996:	f001 fdf0 	bl	800257a <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800099a:	e7f7      	b.n	800098c <StartTask02+0x8>
 800099c:	40020000 	.word	0x40020000

080009a0 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 80009a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ac:	4803      	ldr	r0, [pc, #12]	; (80009bc <StartTask03+0x1c>)
 80009ae:	f000 fca8 	bl	8001302 <HAL_GPIO_TogglePin>
    osDelay(128);
 80009b2:	2080      	movs	r0, #128	; 0x80
 80009b4:	f001 fde1 	bl	800257a <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 80009b8:	e7f6      	b.n	80009a8 <StartTask03+0x8>
 80009ba:	bf00      	nop
 80009bc:	40020000 	.word	0x40020000

080009c0 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80009c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009cc:	4803      	ldr	r0, [pc, #12]	; (80009dc <StartTask04+0x1c>)
 80009ce:	f000 fc98 	bl	8001302 <HAL_GPIO_TogglePin>
    osDelay(64);
 80009d2:	2040      	movs	r0, #64	; 0x40
 80009d4:	f001 fdd1 	bl	800257a <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80009d8:	e7f6      	b.n	80009c8 <StartTask04+0x8>
 80009da:	bf00      	nop
 80009dc:	40020000 	.word	0x40020000

080009e0 <uart1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart1 */
void uart1(void const * argument)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08c      	sub	sp, #48	; 0x30
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart1 */
  /* Infinite loop */
	int threadID = 0; // threadID is 0 for one thread and 1 for another
 80009e8:	2300      	movs	r3, #0
 80009ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	my_msg buffer;
	while(1) {
		sprintf(buffer.data, "TID: %d %d\r\n", threadID, idx);
 80009ec:	4b13      	ldr	r3, [pc, #76]	; (8000a3c <uart1+0x5c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f107 000c 	add.w	r0, r7, #12
 80009f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009f6:	4912      	ldr	r1, [pc, #72]	; (8000a40 <uart1+0x60>)
 80009f8:	f004 fa88 	bl	8004f0c <siprintf>
		idx ++;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <uart1+0x5c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	4a0e      	ldr	r2, [pc, #56]	; (8000a3c <uart1+0x5c>)
 8000a04:	6013      	str	r3, [r2, #0]
		osMutexWait(myMutex01Handle, osWaitForever);
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <uart1+0x64>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f001 fde0 	bl	80025d4 <osMutexWait>
		HAL_UART_Transmit(&huart2, buffer.data, strlen(buffer.data), 1000);
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fbe1 	bl	80001e0 <strlen>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	f107 010c 	add.w	r1, r7, #12
 8000a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a2a:	4807      	ldr	r0, [pc, #28]	; (8000a48 <uart1+0x68>)
 8000a2c:	f001 f96c 	bl	8001d08 <HAL_UART_Transmit>
		osMutexRelease(myMutex01Handle);
 8000a30:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <uart1+0x64>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f001 fe1b 	bl	8002670 <osMutexRelease>
	while(1) {
 8000a3a:	e7d7      	b.n	80009ec <uart1+0xc>
 8000a3c:	200002d0 	.word	0x200002d0
 8000a40:	08005994 	.word	0x08005994
 8000a44:	2000033c 	.word	0x2000033c
 8000a48:	200002d4 	.word	0x200002d4

08000a4c <uart2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart2 */
void uart2(void const * argument)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08c      	sub	sp, #48	; 0x30
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart2 */
  /* Infinite loop */
	int threadID = 1; // threadID is 0 for one thread and 1 for another
 8000a54:	2301      	movs	r3, #1
 8000a56:	62fb      	str	r3, [r7, #44]	; 0x2c
	my_msg buffer;
	while(1) {
		sprintf(buffer.data, "TID: %d %d\r\n", threadID, idx);
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <uart2+0x5c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f107 000c 	add.w	r0, r7, #12
 8000a60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a62:	4912      	ldr	r1, [pc, #72]	; (8000aac <uart2+0x60>)
 8000a64:	f004 fa52 	bl	8004f0c <siprintf>
		idx ++;
 8000a68:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <uart2+0x5c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	4a0e      	ldr	r2, [pc, #56]	; (8000aa8 <uart2+0x5c>)
 8000a70:	6013      	str	r3, [r2, #0]
		osMutexWait(myMutex01Handle, osWaitForever);
 8000a72:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <uart2+0x64>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f001 fdaa 	bl	80025d4 <osMutexWait>
		HAL_UART_Transmit(&huart2, buffer.data, strlen(buffer.data), 1000);
 8000a80:	f107 030c 	add.w	r3, r7, #12
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fbab 	bl	80001e0 <strlen>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	f107 010c 	add.w	r1, r7, #12
 8000a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a96:	4807      	ldr	r0, [pc, #28]	; (8000ab4 <uart2+0x68>)
 8000a98:	f001 f936 	bl	8001d08 <HAL_UART_Transmit>
		osMutexRelease(myMutex01Handle);
 8000a9c:	4b04      	ldr	r3, [pc, #16]	; (8000ab0 <uart2+0x64>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f001 fde5 	bl	8002670 <osMutexRelease>
	while(1) {
 8000aa6:	e7d7      	b.n	8000a58 <uart2+0xc>
 8000aa8:	200002d0 	.word	0x200002d0
 8000aac:	08005994 	.word	0x08005994
 8000ab0:	2000033c 	.word	0x2000033c
 8000ab4:	200002d4 	.word	0x200002d4

08000ab8 <exthread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_exthread */
void exthread(void const * argument)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08e      	sub	sp, #56	; 0x38
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN exthread */
  /* Infinite loop */
  for(;;)
  {
	  my_msg buffer;
	  osMessageGet(myQueue01Handle, osWaitForever);
 8000ac0:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <exthread+0x38>)
 8000ac2:	6819      	ldr	r1, [r3, #0]
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000aca:	4618      	mov	r0, r3
 8000acc:	f001 fe2e 	bl	800272c <osMessageGet>
	  HAL_UART_Transmit(&huart2, buffer.data , strlen(buffer.data), 1000);
 8000ad0:	f107 0318 	add.w	r3, r7, #24
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fb83 	bl	80001e0 <strlen>
 8000ada:	4603      	mov	r3, r0
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	f107 0118 	add.w	r1, r7, #24
 8000ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae6:	4803      	ldr	r0, [pc, #12]	; (8000af4 <exthread+0x3c>)
 8000ae8:	f001 f90e 	bl	8001d08 <HAL_UART_Transmit>
  {
 8000aec:	e7e8      	b.n	8000ac0 <exthread+0x8>
 8000aee:	bf00      	nop
 8000af0:	20000338 	.word	0x20000338
 8000af4:	200002d4 	.word	0x200002d4

08000af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
}
 8000afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <Error_Handler+0x8>
	...

08000b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <HAL_MspInit+0x54>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	4a11      	ldr	r2, [pc, #68]	; (8000b58 <HAL_MspInit+0x54>)
 8000b14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b18:	6453      	str	r3, [r2, #68]	; 0x44
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <HAL_MspInit+0x54>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	603b      	str	r3, [r7, #0]
 8000b2a:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <HAL_MspInit+0x54>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	4a0a      	ldr	r2, [pc, #40]	; (8000b58 <HAL_MspInit+0x54>)
 8000b30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b34:	6413      	str	r3, [r2, #64]	; 0x40
 8000b36:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <HAL_MspInit+0x54>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3e:	603b      	str	r3, [r7, #0]
 8000b40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b42:	2200      	movs	r2, #0
 8000b44:	210f      	movs	r1, #15
 8000b46:	f06f 0001 	mvn.w	r0, #1
 8000b4a:	f000 fa14 	bl	8000f76 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40023800 	.word	0x40023800

08000b5c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	; 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a19      	ldr	r2, [pc, #100]	; (8000be0 <HAL_UART_MspInit+0x84>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d12b      	bne.n	8000bd6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b7e:	2300      	movs	r3, #0
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <HAL_UART_MspInit+0x88>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	4a17      	ldr	r2, [pc, #92]	; (8000be4 <HAL_UART_MspInit+0x88>)
 8000b88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <HAL_UART_MspInit+0x88>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <HAL_UART_MspInit+0x88>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a10      	ldr	r2, [pc, #64]	; (8000be4 <HAL_UART_MspInit+0x88>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b0e      	ldr	r3, [pc, #56]	; (8000be4 <HAL_UART_MspInit+0x88>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bb6:	230c      	movs	r3, #12
 8000bb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bc6:	2307      	movs	r3, #7
 8000bc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4805      	ldr	r0, [pc, #20]	; (8000be8 <HAL_UART_MspInit+0x8c>)
 8000bd2:	f000 f9f9 	bl	8000fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bd6:	bf00      	nop
 8000bd8:	3728      	adds	r7, #40	; 0x28
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40004400 	.word	0x40004400
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020000 	.word	0x40020000

08000bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <NMI_Handler+0x4>

08000bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf6:	e7fe      	b.n	8000bf6 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	e7fe      	b.n	8000bfc <MemManage_Handler+0x4>

08000bfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c02:	e7fe      	b.n	8000c02 <BusFault_Handler+0x4>

08000c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c08:	e7fe      	b.n	8000c08 <UsageFault_Handler+0x4>

08000c0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1c:	f000 f8ce 	bl	8000dbc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c20:	f003 fb18 	bl	8004254 <xTaskGetSchedulerState>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d001      	beq.n	8000c2e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c2a:	f003 fef5 	bl	8004a18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
	...

08000c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c3c:	4a14      	ldr	r2, [pc, #80]	; (8000c90 <_sbrk+0x5c>)
 8000c3e:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <_sbrk+0x60>)
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c48:	4b13      	ldr	r3, [pc, #76]	; (8000c98 <_sbrk+0x64>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d102      	bne.n	8000c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c50:	4b11      	ldr	r3, [pc, #68]	; (8000c98 <_sbrk+0x64>)
 8000c52:	4a12      	ldr	r2, [pc, #72]	; (8000c9c <_sbrk+0x68>)
 8000c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c56:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <_sbrk+0x64>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d207      	bcs.n	8000c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c64:	f004 f97a 	bl	8004f5c <__errno>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c72:	e009      	b.n	8000c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c74:	4b08      	ldr	r3, [pc, #32]	; (8000c98 <_sbrk+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c7a:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <_sbrk+0x64>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	4a05      	ldr	r2, [pc, #20]	; (8000c98 <_sbrk+0x64>)
 8000c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c86:	68fb      	ldr	r3, [r7, #12]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20020000 	.word	0x20020000
 8000c94:	00000400 	.word	0x00000400
 8000c98:	20000340 	.word	0x20000340
 8000c9c:	200041e8 	.word	0x200041e8

08000ca0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <SystemInit+0x20>)
 8000ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000caa:	4a05      	ldr	r2, [pc, #20]	; (8000cc0 <SystemInit+0x20>)
 8000cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cfc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cc8:	f7ff ffea 	bl	8000ca0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ccc:	480c      	ldr	r0, [pc, #48]	; (8000d00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cce:	490d      	ldr	r1, [pc, #52]	; (8000d04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000cd0:	4a0d      	ldr	r2, [pc, #52]	; (8000d08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd4:	e002      	b.n	8000cdc <LoopCopyDataInit>

08000cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cda:	3304      	adds	r3, #4

08000cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce0:	d3f9      	bcc.n	8000cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	; (8000d0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ce4:	4c0a      	ldr	r4, [pc, #40]	; (8000d10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce8:	e001      	b.n	8000cee <LoopFillZerobss>

08000cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cec:	3204      	adds	r2, #4

08000cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf0:	d3fb      	bcc.n	8000cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cf2:	f004 f939 	bl	8004f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cf6:	f7ff fc63 	bl	80005c0 <main>
  bx  lr    
 8000cfa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d04:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000d08:	08005a08 	.word	0x08005a08
  ldr r2, =_sbss
 8000d0c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000d10:	200041e4 	.word	0x200041e4

08000d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d14:	e7fe      	b.n	8000d14 <ADC_IRQHandler>
	...

08000d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d1c:	4b0e      	ldr	r3, [pc, #56]	; (8000d58 <HAL_Init+0x40>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a0d      	ldr	r2, [pc, #52]	; (8000d58 <HAL_Init+0x40>)
 8000d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d28:	4b0b      	ldr	r3, [pc, #44]	; (8000d58 <HAL_Init+0x40>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a0a      	ldr	r2, [pc, #40]	; (8000d58 <HAL_Init+0x40>)
 8000d2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d34:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <HAL_Init+0x40>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a07      	ldr	r2, [pc, #28]	; (8000d58 <HAL_Init+0x40>)
 8000d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d40:	2003      	movs	r0, #3
 8000d42:	f000 f90d 	bl	8000f60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d46:	200f      	movs	r0, #15
 8000d48:	f000 f808 	bl	8000d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d4c:	f7ff feda 	bl	8000b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40023c00 	.word	0x40023c00

08000d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d64:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <HAL_InitTick+0x54>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <HAL_InitTick+0x58>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f000 f917 	bl	8000fae <HAL_SYSTICK_Config>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e00e      	b.n	8000da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2b0f      	cmp	r3, #15
 8000d8e:	d80a      	bhi.n	8000da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d90:	2200      	movs	r2, #0
 8000d92:	6879      	ldr	r1, [r7, #4]
 8000d94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d98:	f000 f8ed 	bl	8000f76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d9c:	4a06      	ldr	r2, [pc, #24]	; (8000db8 <HAL_InitTick+0x5c>)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000da2:	2300      	movs	r3, #0
 8000da4:	e000      	b.n	8000da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000da6:	2301      	movs	r3, #1
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000000 	.word	0x20000000
 8000db4:	20000008 	.word	0x20000008
 8000db8:	20000004 	.word	0x20000004

08000dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <HAL_IncTick+0x20>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_IncTick+0x24>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4413      	add	r3, r2
 8000dcc:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <HAL_IncTick+0x24>)
 8000dce:	6013      	str	r3, [r2, #0]
}
 8000dd0:	bf00      	nop
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	20000008 	.word	0x20000008
 8000de0:	20000344 	.word	0x20000344

08000de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  return uwTick;
 8000de8:	4b03      	ldr	r3, [pc, #12]	; (8000df8 <HAL_GetTick+0x14>)
 8000dea:	681b      	ldr	r3, [r3, #0]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000344 	.word	0x20000344

08000dfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b085      	sub	sp, #20
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <__NVIC_SetPriorityGrouping+0x44>)
 8000e0e:	68db      	ldr	r3, [r3, #12]
 8000e10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e12:	68ba      	ldr	r2, [r7, #8]
 8000e14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2e:	4a04      	ldr	r2, [pc, #16]	; (8000e40 <__NVIC_SetPriorityGrouping+0x44>)
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	60d3      	str	r3, [r2, #12]
}
 8000e34:	bf00      	nop
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e48:	4b04      	ldr	r3, [pc, #16]	; (8000e5c <__NVIC_GetPriorityGrouping+0x18>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	0a1b      	lsrs	r3, r3, #8
 8000e4e:	f003 0307 	and.w	r3, r3, #7
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	; (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	; (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	; 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f1c3 0307 	rsb	r3, r3, #7
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf28      	it	cs
 8000ed2:	2304      	movcs	r3, #4
 8000ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	2b06      	cmp	r3, #6
 8000edc:	d902      	bls.n	8000ee4 <NVIC_EncodePriority+0x30>
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3b03      	subs	r3, #3
 8000ee2:	e000      	b.n	8000ee6 <NVIC_EncodePriority+0x32>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	43d9      	mvns	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	4313      	orrs	r3, r2
         );
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3724      	adds	r7, #36	; 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
	...

08000f1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	3b01      	subs	r3, #1
 8000f28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f2c:	d301      	bcc.n	8000f32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00f      	b.n	8000f52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f32:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <SysTick_Config+0x40>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f3a:	210f      	movs	r1, #15
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f40:	f7ff ff8e 	bl	8000e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f44:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <SysTick_Config+0x40>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f4a:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <SysTick_Config+0x40>)
 8000f4c:	2207      	movs	r2, #7
 8000f4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f50:	2300      	movs	r3, #0
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	e000e010 	.word	0xe000e010

08000f60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f7ff ff47 	bl	8000dfc <__NVIC_SetPriorityGrouping>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
 8000f82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f88:	f7ff ff5c 	bl	8000e44 <__NVIC_GetPriorityGrouping>
 8000f8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	68b9      	ldr	r1, [r7, #8]
 8000f92:	6978      	ldr	r0, [r7, #20]
 8000f94:	f7ff ff8e 	bl	8000eb4 <NVIC_EncodePriority>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9e:	4611      	mov	r1, r2
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff ff5d 	bl	8000e60 <__NVIC_SetPriority>
}
 8000fa6:	bf00      	nop
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff ffb0 	bl	8000f1c <SysTick_Config>
 8000fbc:	4603      	mov	r3, r0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b089      	sub	sp, #36	; 0x24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
 8000fe2:	e159      	b.n	8001298 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	697a      	ldr	r2, [r7, #20]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	f040 8148 	bne.w	8001292 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f003 0303 	and.w	r3, r3, #3
 800100a:	2b01      	cmp	r3, #1
 800100c:	d005      	beq.n	800101a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001016:	2b02      	cmp	r3, #2
 8001018:	d130      	bne.n	800107c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	2203      	movs	r2, #3
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4013      	ands	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	68da      	ldr	r2, [r3, #12]
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4313      	orrs	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001050:	2201      	movs	r2, #1
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	091b      	lsrs	r3, r3, #4
 8001066:	f003 0201 	and.w	r2, r3, #1
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	2b03      	cmp	r3, #3
 8001086:	d017      	beq.n	80010b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	689a      	ldr	r2, [r3, #8]
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d123      	bne.n	800110c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	08da      	lsrs	r2, r3, #3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3208      	adds	r2, #8
 80010cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	f003 0307 	and.w	r3, r3, #7
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	220f      	movs	r2, #15
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	691a      	ldr	r2, [r3, #16]
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	08da      	lsrs	r2, r3, #3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3208      	adds	r2, #8
 8001106:	69b9      	ldr	r1, [r7, #24]
 8001108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	005b      	lsls	r3, r3, #1
 8001116:	2203      	movs	r2, #3
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 0203 	and.w	r2, r3, #3
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001148:	2b00      	cmp	r3, #0
 800114a:	f000 80a2 	beq.w	8001292 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	4b57      	ldr	r3, [pc, #348]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001156:	4a56      	ldr	r2, [pc, #344]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800115c:	6453      	str	r3, [r2, #68]	; 0x44
 800115e:	4b54      	ldr	r3, [pc, #336]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800116a:	4a52      	ldr	r2, [pc, #328]	; (80012b4 <HAL_GPIO_Init+0x2ec>)
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	089b      	lsrs	r3, r3, #2
 8001170:	3302      	adds	r3, #2
 8001172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	f003 0303 	and.w	r3, r3, #3
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	220f      	movs	r2, #15
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4013      	ands	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a49      	ldr	r2, [pc, #292]	; (80012b8 <HAL_GPIO_Init+0x2f0>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d019      	beq.n	80011ca <HAL_GPIO_Init+0x202>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a48      	ldr	r2, [pc, #288]	; (80012bc <HAL_GPIO_Init+0x2f4>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d013      	beq.n	80011c6 <HAL_GPIO_Init+0x1fe>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4a47      	ldr	r2, [pc, #284]	; (80012c0 <HAL_GPIO_Init+0x2f8>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d00d      	beq.n	80011c2 <HAL_GPIO_Init+0x1fa>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4a46      	ldr	r2, [pc, #280]	; (80012c4 <HAL_GPIO_Init+0x2fc>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d007      	beq.n	80011be <HAL_GPIO_Init+0x1f6>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4a45      	ldr	r2, [pc, #276]	; (80012c8 <HAL_GPIO_Init+0x300>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d101      	bne.n	80011ba <HAL_GPIO_Init+0x1f2>
 80011b6:	2304      	movs	r3, #4
 80011b8:	e008      	b.n	80011cc <HAL_GPIO_Init+0x204>
 80011ba:	2307      	movs	r3, #7
 80011bc:	e006      	b.n	80011cc <HAL_GPIO_Init+0x204>
 80011be:	2303      	movs	r3, #3
 80011c0:	e004      	b.n	80011cc <HAL_GPIO_Init+0x204>
 80011c2:	2302      	movs	r3, #2
 80011c4:	e002      	b.n	80011cc <HAL_GPIO_Init+0x204>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <HAL_GPIO_Init+0x204>
 80011ca:	2300      	movs	r3, #0
 80011cc:	69fa      	ldr	r2, [r7, #28]
 80011ce:	f002 0203 	and.w	r2, r2, #3
 80011d2:	0092      	lsls	r2, r2, #2
 80011d4:	4093      	lsls	r3, r2
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011dc:	4935      	ldr	r1, [pc, #212]	; (80012b4 <HAL_GPIO_Init+0x2ec>)
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	089b      	lsrs	r3, r3, #2
 80011e2:	3302      	adds	r3, #2
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ea:	4b38      	ldr	r3, [pc, #224]	; (80012cc <HAL_GPIO_Init+0x304>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800120e:	4a2f      	ldr	r2, [pc, #188]	; (80012cc <HAL_GPIO_Init+0x304>)
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001214:	4b2d      	ldr	r3, [pc, #180]	; (80012cc <HAL_GPIO_Init+0x304>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800122c:	2b00      	cmp	r3, #0
 800122e:	d003      	beq.n	8001238 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001238:	4a24      	ldr	r2, [pc, #144]	; (80012cc <HAL_GPIO_Init+0x304>)
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800123e:	4b23      	ldr	r3, [pc, #140]	; (80012cc <HAL_GPIO_Init+0x304>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001262:	4a1a      	ldr	r2, [pc, #104]	; (80012cc <HAL_GPIO_Init+0x304>)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001268:	4b18      	ldr	r3, [pc, #96]	; (80012cc <HAL_GPIO_Init+0x304>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800128c:	4a0f      	ldr	r2, [pc, #60]	; (80012cc <HAL_GPIO_Init+0x304>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3301      	adds	r3, #1
 8001296:	61fb      	str	r3, [r7, #28]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	2b0f      	cmp	r3, #15
 800129c:	f67f aea2 	bls.w	8000fe4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3724      	adds	r7, #36	; 0x24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40013800 	.word	0x40013800
 80012b8:	40020000 	.word	0x40020000
 80012bc:	40020400 	.word	0x40020400
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40013c00 	.word	0x40013c00

080012d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	807b      	strh	r3, [r7, #2]
 80012dc:	4613      	mov	r3, r2
 80012de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012e0:	787b      	ldrb	r3, [r7, #1]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d003      	beq.n	80012ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012e6:	887a      	ldrh	r2, [r7, #2]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012ec:	e003      	b.n	80012f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ee:	887b      	ldrh	r3, [r7, #2]
 80012f0:	041a      	lsls	r2, r3, #16
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	619a      	str	r2, [r3, #24]
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001302:	b480      	push	{r7}
 8001304:	b085      	sub	sp, #20
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	460b      	mov	r3, r1
 800130c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001314:	887a      	ldrh	r2, [r7, #2]
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	4013      	ands	r3, r2
 800131a:	041a      	lsls	r2, r3, #16
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	43d9      	mvns	r1, r3
 8001320:	887b      	ldrh	r3, [r7, #2]
 8001322:	400b      	ands	r3, r1
 8001324:	431a      	orrs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	619a      	str	r2, [r3, #24]
}
 800132a:	bf00      	nop
 800132c:	3714      	adds	r7, #20
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d101      	bne.n	800134a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e267      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d075      	beq.n	8001442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001356:	4b88      	ldr	r3, [pc, #544]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	2b04      	cmp	r3, #4
 8001360:	d00c      	beq.n	800137c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001362:	4b85      	ldr	r3, [pc, #532]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800136a:	2b08      	cmp	r3, #8
 800136c:	d112      	bne.n	8001394 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800136e:	4b82      	ldr	r3, [pc, #520]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001376:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800137a:	d10b      	bne.n	8001394 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137c:	4b7e      	ldr	r3, [pc, #504]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d05b      	beq.n	8001440 <HAL_RCC_OscConfig+0x108>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d157      	bne.n	8001440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e242      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800139c:	d106      	bne.n	80013ac <HAL_RCC_OscConfig+0x74>
 800139e:	4b76      	ldr	r3, [pc, #472]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a75      	ldr	r2, [pc, #468]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e01d      	b.n	80013e8 <HAL_RCC_OscConfig+0xb0>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013b4:	d10c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x98>
 80013b6:	4b70      	ldr	r3, [pc, #448]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a6f      	ldr	r2, [pc, #444]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	4b6d      	ldr	r3, [pc, #436]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a6c      	ldr	r2, [pc, #432]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e00b      	b.n	80013e8 <HAL_RCC_OscConfig+0xb0>
 80013d0:	4b69      	ldr	r3, [pc, #420]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a68      	ldr	r2, [pc, #416]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b66      	ldr	r3, [pc, #408]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a65      	ldr	r2, [pc, #404]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80013e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d013      	beq.n	8001418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fcf8 	bl	8000de4 <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013f8:	f7ff fcf4 	bl	8000de4 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b64      	cmp	r3, #100	; 0x64
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e207      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140a:	4b5b      	ldr	r3, [pc, #364]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0xc0>
 8001416:	e014      	b.n	8001442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001418:	f7ff fce4 	bl	8000de4 <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001420:	f7ff fce0 	bl	8000de4 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	; 0x64
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e1f3      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001432:	4b51      	ldr	r3, [pc, #324]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f0      	bne.n	8001420 <HAL_RCC_OscConfig+0xe8>
 800143e:	e000      	b.n	8001442 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d063      	beq.n	8001516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800144e:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00b      	beq.n	8001472 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800145a:	4b47      	ldr	r3, [pc, #284]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001462:	2b08      	cmp	r3, #8
 8001464:	d11c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001466:	4b44      	ldr	r3, [pc, #272]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d116      	bne.n	80014a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001472:	4b41      	ldr	r3, [pc, #260]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <HAL_RCC_OscConfig+0x152>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d001      	beq.n	800148a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e1c7      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b3b      	ldr	r3, [pc, #236]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4937      	ldr	r1, [pc, #220]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800149a:	4313      	orrs	r3, r2
 800149c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149e:	e03a      	b.n	8001516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d020      	beq.n	80014ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014a8:	4b34      	ldr	r3, [pc, #208]	; (800157c <HAL_RCC_OscConfig+0x244>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ae:	f7ff fc99 	bl	8000de4 <HAL_GetTick>
 80014b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b4:	e008      	b.n	80014c8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014b6:	f7ff fc95 	bl	8000de4 <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e1a8      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c8:	4b2b      	ldr	r3, [pc, #172]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0f0      	beq.n	80014b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d4:	4b28      	ldr	r3, [pc, #160]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4925      	ldr	r1, [pc, #148]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	600b      	str	r3, [r1, #0]
 80014e8:	e015      	b.n	8001516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ea:	4b24      	ldr	r3, [pc, #144]	; (800157c <HAL_RCC_OscConfig+0x244>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f0:	f7ff fc78 	bl	8000de4 <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014f8:	f7ff fc74 	bl	8000de4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e187      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800150a:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	2b00      	cmp	r3, #0
 8001520:	d036      	beq.n	8001590 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	695b      	ldr	r3, [r3, #20]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d016      	beq.n	8001558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800152a:	4b15      	ldr	r3, [pc, #84]	; (8001580 <HAL_RCC_OscConfig+0x248>)
 800152c:	2201      	movs	r2, #1
 800152e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001530:	f7ff fc58 	bl	8000de4 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff fc54 	bl	8000de4 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e167      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <HAL_RCC_OscConfig+0x240>)
 800154c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0x200>
 8001556:	e01b      	b.n	8001590 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <HAL_RCC_OscConfig+0x248>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800155e:	f7ff fc41 	bl	8000de4 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001564:	e00e      	b.n	8001584 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001566:	f7ff fc3d 	bl	8000de4 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d907      	bls.n	8001584 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e150      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
 8001578:	40023800 	.word	0x40023800
 800157c:	42470000 	.word	0x42470000
 8001580:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001584:	4b88      	ldr	r3, [pc, #544]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1ea      	bne.n	8001566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 8097 	beq.w	80016cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a2:	4b81      	ldr	r3, [pc, #516]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10f      	bne.n	80015ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b7d      	ldr	r3, [pc, #500]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b6:	4a7c      	ldr	r2, [pc, #496]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015bc:	6413      	str	r3, [r2, #64]	; 0x40
 80015be:	4b7a      	ldr	r3, [pc, #488]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ca:	2301      	movs	r3, #1
 80015cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ce:	4b77      	ldr	r3, [pc, #476]	; (80017ac <HAL_RCC_OscConfig+0x474>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d118      	bne.n	800160c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015da:	4b74      	ldr	r3, [pc, #464]	; (80017ac <HAL_RCC_OscConfig+0x474>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a73      	ldr	r2, [pc, #460]	; (80017ac <HAL_RCC_OscConfig+0x474>)
 80015e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015e6:	f7ff fbfd 	bl	8000de4 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ee:	f7ff fbf9 	bl	8000de4 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e10c      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	4b6a      	ldr	r3, [pc, #424]	; (80017ac <HAL_RCC_OscConfig+0x474>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d106      	bne.n	8001622 <HAL_RCC_OscConfig+0x2ea>
 8001614:	4b64      	ldr	r3, [pc, #400]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001618:	4a63      	ldr	r2, [pc, #396]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	6713      	str	r3, [r2, #112]	; 0x70
 8001620:	e01c      	b.n	800165c <HAL_RCC_OscConfig+0x324>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2b05      	cmp	r3, #5
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0x30c>
 800162a:	4b5f      	ldr	r3, [pc, #380]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	4a5e      	ldr	r2, [pc, #376]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6713      	str	r3, [r2, #112]	; 0x70
 8001636:	4b5c      	ldr	r3, [pc, #368]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163a:	4a5b      	ldr	r2, [pc, #364]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6713      	str	r3, [r2, #112]	; 0x70
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0x324>
 8001644:	4b58      	ldr	r3, [pc, #352]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001648:	4a57      	ldr	r2, [pc, #348]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 800164a:	f023 0301 	bic.w	r3, r3, #1
 800164e:	6713      	str	r3, [r2, #112]	; 0x70
 8001650:	4b55      	ldr	r3, [pc, #340]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001654:	4a54      	ldr	r2, [pc, #336]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001656:	f023 0304 	bic.w	r3, r3, #4
 800165a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d015      	beq.n	8001690 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001664:	f7ff fbbe 	bl	8000de4 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800166a:	e00a      	b.n	8001682 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800166c:	f7ff fbba 	bl	8000de4 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	f241 3288 	movw	r2, #5000	; 0x1388
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e0cb      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001682:	4b49      	ldr	r3, [pc, #292]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0ee      	beq.n	800166c <HAL_RCC_OscConfig+0x334>
 800168e:	e014      	b.n	80016ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff fba8 	bl	8000de4 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001696:	e00a      	b.n	80016ae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f7ff fba4 	bl	8000de4 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e0b5      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ae:	4b3e      	ldr	r3, [pc, #248]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1ee      	bne.n	8001698 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d105      	bne.n	80016cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c0:	4b39      	ldr	r3, [pc, #228]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	4a38      	ldr	r2, [pc, #224]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 80a1 	beq.w	8001818 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016d6:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f003 030c 	and.w	r3, r3, #12
 80016de:	2b08      	cmp	r3, #8
 80016e0:	d05c      	beq.n	800179c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d141      	bne.n	800176e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ea:	4b31      	ldr	r3, [pc, #196]	; (80017b0 <HAL_RCC_OscConfig+0x478>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fb78 	bl	8000de4 <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f8:	f7ff fb74 	bl	8000de4 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e087      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69da      	ldr	r2, [r3, #28]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001724:	019b      	lsls	r3, r3, #6
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172c:	085b      	lsrs	r3, r3, #1
 800172e:	3b01      	subs	r3, #1
 8001730:	041b      	lsls	r3, r3, #16
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	061b      	lsls	r3, r3, #24
 800173a:	491b      	ldr	r1, [pc, #108]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 800173c:	4313      	orrs	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001740:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_RCC_OscConfig+0x478>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fb4d 	bl	8000de4 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fb49 	bl	8000de4 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e05c      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001760:	4b11      	ldr	r3, [pc, #68]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x416>
 800176c:	e054      	b.n	8001818 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <HAL_RCC_OscConfig+0x478>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001774:	f7ff fb36 	bl	8000de4 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800177c:	f7ff fb32 	bl	8000de4 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e045      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178e:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x444>
 800179a:	e03d      	b.n	8001818 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d107      	bne.n	80017b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e038      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40007000 	.word	0x40007000
 80017b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017b4:	4b1b      	ldr	r3, [pc, #108]	; (8001824 <HAL_RCC_OscConfig+0x4ec>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d028      	beq.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d121      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d11a      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017e4:	4013      	ands	r3, r2
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d111      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fa:	085b      	lsrs	r3, r3, #1
 80017fc:	3b01      	subs	r3, #1
 80017fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001800:	429a      	cmp	r2, r3
 8001802:	d107      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800

08001828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e0cc      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800183c:	4b68      	ldr	r3, [pc, #416]	; (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d90c      	bls.n	8001864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184a:	4b65      	ldr	r3, [pc, #404]	; (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001852:	4b63      	ldr	r3, [pc, #396]	; (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e0b8      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d020      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d005      	beq.n	8001888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800187c:	4b59      	ldr	r3, [pc, #356]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	4a58      	ldr	r2, [pc, #352]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001886:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0308 	and.w	r3, r3, #8
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001894:	4b53      	ldr	r3, [pc, #332]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4a52      	ldr	r2, [pc, #328]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800189e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a0:	4b50      	ldr	r3, [pc, #320]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	494d      	ldr	r1, [pc, #308]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d044      	beq.n	8001948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d107      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	4b47      	ldr	r3, [pc, #284]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d119      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e07f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d003      	beq.n	80018e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b3f      	ldr	r3, [pc, #252]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d109      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e06f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f6:	4b3b      	ldr	r3, [pc, #236]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e067      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001906:	4b37      	ldr	r3, [pc, #220]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f023 0203 	bic.w	r2, r3, #3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	4934      	ldr	r1, [pc, #208]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	4313      	orrs	r3, r2
 8001916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001918:	f7ff fa64 	bl	8000de4 <HAL_GetTick>
 800191c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800191e:	e00a      	b.n	8001936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001920:	f7ff fa60 	bl	8000de4 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	f241 3288 	movw	r2, #5000	; 0x1388
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e04f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001936:	4b2b      	ldr	r3, [pc, #172]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 020c 	and.w	r2, r3, #12
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	429a      	cmp	r2, r3
 8001946:	d1eb      	bne.n	8001920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001948:	4b25      	ldr	r3, [pc, #148]	; (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0307 	and.w	r3, r3, #7
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	429a      	cmp	r2, r3
 8001954:	d20c      	bcs.n	8001970 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001956:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800195e:	4b20      	ldr	r3, [pc, #128]	; (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	429a      	cmp	r2, r3
 800196a:	d001      	beq.n	8001970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e032      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	4916      	ldr	r1, [pc, #88]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	4313      	orrs	r3, r2
 800198c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	2b00      	cmp	r3, #0
 8001998:	d009      	beq.n	80019ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	490e      	ldr	r1, [pc, #56]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019ae:	f000 f821 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019b2:	4602      	mov	r2, r0
 80019b4:	4b0b      	ldr	r3, [pc, #44]	; (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	490a      	ldr	r1, [pc, #40]	; (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	5ccb      	ldrb	r3, [r1, r3]
 80019c2:	fa22 f303 	lsr.w	r3, r2, r3
 80019c6:	4a09      	ldr	r2, [pc, #36]	; (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80019c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019ca:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_RCC_ClockConfig+0x1c8>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff f9c4 	bl	8000d5c <HAL_InitTick>

  return HAL_OK;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00
 80019e4:	40023800 	.word	0x40023800
 80019e8:	080059ac 	.word	0x080059ac
 80019ec:	20000000 	.word	0x20000000
 80019f0:	20000004 	.word	0x20000004

080019f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019f8:	b094      	sub	sp, #80	; 0x50
 80019fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	647b      	str	r3, [r7, #68]	; 0x44
 8001a00:	2300      	movs	r3, #0
 8001a02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a04:	2300      	movs	r3, #0
 8001a06:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a0c:	4b79      	ldr	r3, [pc, #484]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 030c 	and.w	r3, r3, #12
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d00d      	beq.n	8001a34 <HAL_RCC_GetSysClockFreq+0x40>
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	f200 80e1 	bhi.w	8001be0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_RCC_GetSysClockFreq+0x34>
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d003      	beq.n	8001a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a26:	e0db      	b.n	8001be0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a28:	4b73      	ldr	r3, [pc, #460]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a2a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001a2c:	e0db      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a2e:	4b73      	ldr	r3, [pc, #460]	; (8001bfc <HAL_RCC_GetSysClockFreq+0x208>)
 8001a30:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a32:	e0d8      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a34:	4b6f      	ldr	r3, [pc, #444]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a3c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a3e:	4b6d      	ldr	r3, [pc, #436]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d063      	beq.n	8001b12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a4a:	4b6a      	ldr	r3, [pc, #424]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	099b      	lsrs	r3, r3, #6
 8001a50:	2200      	movs	r2, #0
 8001a52:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a54:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a5c:	633b      	str	r3, [r7, #48]	; 0x30
 8001a5e:	2300      	movs	r3, #0
 8001a60:	637b      	str	r3, [r7, #52]	; 0x34
 8001a62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a66:	4622      	mov	r2, r4
 8001a68:	462b      	mov	r3, r5
 8001a6a:	f04f 0000 	mov.w	r0, #0
 8001a6e:	f04f 0100 	mov.w	r1, #0
 8001a72:	0159      	lsls	r1, r3, #5
 8001a74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a78:	0150      	lsls	r0, r2, #5
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4621      	mov	r1, r4
 8001a80:	1a51      	subs	r1, r2, r1
 8001a82:	6139      	str	r1, [r7, #16]
 8001a84:	4629      	mov	r1, r5
 8001a86:	eb63 0301 	sbc.w	r3, r3, r1
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a98:	4659      	mov	r1, fp
 8001a9a:	018b      	lsls	r3, r1, #6
 8001a9c:	4651      	mov	r1, sl
 8001a9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001aa2:	4651      	mov	r1, sl
 8001aa4:	018a      	lsls	r2, r1, #6
 8001aa6:	4651      	mov	r1, sl
 8001aa8:	ebb2 0801 	subs.w	r8, r2, r1
 8001aac:	4659      	mov	r1, fp
 8001aae:	eb63 0901 	sbc.w	r9, r3, r1
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ac6:	4690      	mov	r8, r2
 8001ac8:	4699      	mov	r9, r3
 8001aca:	4623      	mov	r3, r4
 8001acc:	eb18 0303 	adds.w	r3, r8, r3
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	462b      	mov	r3, r5
 8001ad4:	eb49 0303 	adc.w	r3, r9, r3
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	024b      	lsls	r3, r1, #9
 8001aea:	4621      	mov	r1, r4
 8001aec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001af0:	4621      	mov	r1, r4
 8001af2:	024a      	lsls	r2, r1, #9
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001afa:	2200      	movs	r2, #0
 8001afc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001afe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b04:	f7fe fbc4 	bl	8000290 <__aeabi_uldivmod>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b10:	e058      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b12:	4b38      	ldr	r3, [pc, #224]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	099b      	lsrs	r3, r3, #6
 8001b18:	2200      	movs	r2, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b22:	623b      	str	r3, [r7, #32]
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
 8001b28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b2c:	4642      	mov	r2, r8
 8001b2e:	464b      	mov	r3, r9
 8001b30:	f04f 0000 	mov.w	r0, #0
 8001b34:	f04f 0100 	mov.w	r1, #0
 8001b38:	0159      	lsls	r1, r3, #5
 8001b3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b3e:	0150      	lsls	r0, r2, #5
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4641      	mov	r1, r8
 8001b46:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b64:	ebb2 040a 	subs.w	r4, r2, sl
 8001b68:	eb63 050b 	sbc.w	r5, r3, fp
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	f04f 0300 	mov.w	r3, #0
 8001b74:	00eb      	lsls	r3, r5, #3
 8001b76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b7a:	00e2      	lsls	r2, r4, #3
 8001b7c:	4614      	mov	r4, r2
 8001b7e:	461d      	mov	r5, r3
 8001b80:	4643      	mov	r3, r8
 8001b82:	18e3      	adds	r3, r4, r3
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	464b      	mov	r3, r9
 8001b88:	eb45 0303 	adc.w	r3, r5, r3
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	028b      	lsls	r3, r1, #10
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ba4:	4621      	mov	r1, r4
 8001ba6:	028a      	lsls	r2, r1, #10
 8001ba8:	4610      	mov	r0, r2
 8001baa:	4619      	mov	r1, r3
 8001bac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
 8001bb2:	61fa      	str	r2, [r7, #28]
 8001bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb8:	f7fe fb6a 	bl	8000290 <__aeabi_uldivmod>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001bd4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001bd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bdc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001bde:	e002      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001be2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001be4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3750      	adds	r7, #80	; 0x50
 8001bec:	46bd      	mov	sp, r7
 8001bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	00f42400 	.word	0x00f42400
 8001bfc:	007a1200 	.word	0x007a1200

08001c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c04:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c06:	681b      	ldr	r3, [r3, #0]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20000000 	.word	0x20000000

08001c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c1c:	f7ff fff0 	bl	8001c00 <HAL_RCC_GetHCLKFreq>
 8001c20:	4602      	mov	r2, r0
 8001c22:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	0a9b      	lsrs	r3, r3, #10
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	4903      	ldr	r1, [pc, #12]	; (8001c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c2e:	5ccb      	ldrb	r3, [r1, r3]
 8001c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	080059bc 	.word	0x080059bc

08001c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001c44:	f7ff ffdc 	bl	8001c00 <HAL_RCC_GetHCLKFreq>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	0b5b      	lsrs	r3, r3, #13
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	4903      	ldr	r1, [pc, #12]	; (8001c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c56:	5ccb      	ldrb	r3, [r1, r3]
 8001c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40023800 	.word	0x40023800
 8001c64:	080059bc 	.word	0x080059bc

08001c68 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e042      	b.n	8001d00 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d106      	bne.n	8001c94 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7fe ff64 	bl	8000b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2224      	movs	r2, #36	; 0x24
 8001c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68da      	ldr	r2, [r3, #12]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001caa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f000 f973 	bl	8001f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	691a      	ldr	r2, [r3, #16]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001cc0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001cd0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ce0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2220      	movs	r2, #32
 8001cec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2220      	movs	r2, #32
 8001cf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001cfe:	2300      	movs	r3, #0
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08a      	sub	sp, #40	; 0x28
 8001d0c:	af02      	add	r7, sp, #8
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	603b      	str	r3, [r7, #0]
 8001d14:	4613      	mov	r3, r2
 8001d16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	2b20      	cmp	r3, #32
 8001d26:	d175      	bne.n	8001e14 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d002      	beq.n	8001d34 <HAL_UART_Transmit+0x2c>
 8001d2e:	88fb      	ldrh	r3, [r7, #6]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e06e      	b.n	8001e16 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2221      	movs	r2, #33	; 0x21
 8001d42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d46:	f7ff f84d 	bl	8000de4 <HAL_GetTick>
 8001d4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	88fa      	ldrh	r2, [r7, #6]
 8001d50:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	88fa      	ldrh	r2, [r7, #6]
 8001d56:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d60:	d108      	bne.n	8001d74 <HAL_UART_Transmit+0x6c>
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d104      	bne.n	8001d74 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	61bb      	str	r3, [r7, #24]
 8001d72:	e003      	b.n	8001d7c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d7c:	e02e      	b.n	8001ddc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	9300      	str	r3, [sp, #0]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2200      	movs	r2, #0
 8001d86:	2180      	movs	r1, #128	; 0x80
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f000 f848 	bl	8001e1e <UART_WaitOnFlagUntilTimeout>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d005      	beq.n	8001da0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e03a      	b.n	8001e16 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10b      	bne.n	8001dbe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	881b      	ldrh	r3, [r3, #0]
 8001daa:	461a      	mov	r2, r3
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001db4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	3302      	adds	r3, #2
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	e007      	b.n	8001dce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	781a      	ldrb	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1cb      	bne.n	8001d7e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	9300      	str	r3, [sp, #0]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	2200      	movs	r2, #0
 8001dee:	2140      	movs	r1, #64	; 0x40
 8001df0:	68f8      	ldr	r0, [r7, #12]
 8001df2:	f000 f814 	bl	8001e1e <UART_WaitOnFlagUntilTimeout>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2220      	movs	r2, #32
 8001e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e006      	b.n	8001e16 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001e10:	2300      	movs	r3, #0
 8001e12:	e000      	b.n	8001e16 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001e14:	2302      	movs	r3, #2
  }
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3720      	adds	r7, #32
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b086      	sub	sp, #24
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	60f8      	str	r0, [r7, #12]
 8001e26:	60b9      	str	r1, [r7, #8]
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e2e:	e03b      	b.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e30:	6a3b      	ldr	r3, [r7, #32]
 8001e32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e36:	d037      	beq.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e38:	f7fe ffd4 	bl	8000de4 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	6a3a      	ldr	r2, [r7, #32]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d302      	bcc.n	8001e4e <UART_WaitOnFlagUntilTimeout+0x30>
 8001e48:	6a3b      	ldr	r3, [r7, #32]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e03a      	b.n	8001ec8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d023      	beq.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	2b80      	cmp	r3, #128	; 0x80
 8001e64:	d020      	beq.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2b40      	cmp	r3, #64	; 0x40
 8001e6a:	d01d      	beq.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b08      	cmp	r3, #8
 8001e78:	d116      	bne.n	8001ea8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	617b      	str	r3, [r7, #20]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	617b      	str	r3, [r7, #20]
 8001e8e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001e90:	68f8      	ldr	r0, [r7, #12]
 8001e92:	f000 f81d 	bl	8001ed0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2208      	movs	r2, #8
 8001e9a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e00f      	b.n	8001ec8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	bf0c      	ite	eq
 8001eb8:	2301      	moveq	r3, #1
 8001eba:	2300      	movne	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d0b4      	beq.n	8001e30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b095      	sub	sp, #84	; 0x54
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	330c      	adds	r3, #12
 8001ede:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee2:	e853 3f00 	ldrex	r3, [r3]
 8001ee6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001eee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	330c      	adds	r3, #12
 8001ef6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ef8:	643a      	str	r2, [r7, #64]	; 0x40
 8001efa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001efc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001efe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001f00:	e841 2300 	strex	r3, r2, [r1]
 8001f04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1e5      	bne.n	8001ed8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	3314      	adds	r3, #20
 8001f12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f14:	6a3b      	ldr	r3, [r7, #32]
 8001f16:	e853 3f00 	ldrex	r3, [r3]
 8001f1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f023 0301 	bic.w	r3, r3, #1
 8001f22:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	3314      	adds	r3, #20
 8001f2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f34:	e841 2300 	strex	r3, r2, [r1]
 8001f38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1e5      	bne.n	8001f0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d119      	bne.n	8001f7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	330c      	adds	r3, #12
 8001f4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	e853 3f00 	ldrex	r3, [r3]
 8001f56:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	f023 0310 	bic.w	r3, r3, #16
 8001f5e:	647b      	str	r3, [r7, #68]	; 0x44
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	330c      	adds	r3, #12
 8001f66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f68:	61ba      	str	r2, [r7, #24]
 8001f6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f6c:	6979      	ldr	r1, [r7, #20]
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	e841 2300 	strex	r3, r2, [r1]
 8001f74:	613b      	str	r3, [r7, #16]
   return(result);
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1e5      	bne.n	8001f48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2220      	movs	r2, #32
 8001f80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f8a:	bf00      	nop
 8001f8c:	3754      	adds	r7, #84	; 0x54
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
	...

08001f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f9c:	b0c0      	sub	sp, #256	; 0x100
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb4:	68d9      	ldr	r1, [r3, #12]
 8001fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	ea40 0301 	orr.w	r3, r0, r1
 8001fc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fc6:	689a      	ldr	r2, [r3, #8]
 8001fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001ff0:	f021 010c 	bic.w	r1, r1, #12
 8001ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001ffe:	430b      	orrs	r3, r1
 8002000:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800200e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002012:	6999      	ldr	r1, [r3, #24]
 8002014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	ea40 0301 	orr.w	r3, r0, r1
 800201e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	4b8f      	ldr	r3, [pc, #572]	; (8002264 <UART_SetConfig+0x2cc>)
 8002028:	429a      	cmp	r2, r3
 800202a:	d005      	beq.n	8002038 <UART_SetConfig+0xa0>
 800202c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	4b8d      	ldr	r3, [pc, #564]	; (8002268 <UART_SetConfig+0x2d0>)
 8002034:	429a      	cmp	r2, r3
 8002036:	d104      	bne.n	8002042 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002038:	f7ff fe02 	bl	8001c40 <HAL_RCC_GetPCLK2Freq>
 800203c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002040:	e003      	b.n	800204a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002042:	f7ff fde9 	bl	8001c18 <HAL_RCC_GetPCLK1Freq>
 8002046:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800204a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800204e:	69db      	ldr	r3, [r3, #28]
 8002050:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002054:	f040 810c 	bne.w	8002270 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002058:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800205c:	2200      	movs	r2, #0
 800205e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002062:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002066:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800206a:	4622      	mov	r2, r4
 800206c:	462b      	mov	r3, r5
 800206e:	1891      	adds	r1, r2, r2
 8002070:	65b9      	str	r1, [r7, #88]	; 0x58
 8002072:	415b      	adcs	r3, r3
 8002074:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002076:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800207a:	4621      	mov	r1, r4
 800207c:	eb12 0801 	adds.w	r8, r2, r1
 8002080:	4629      	mov	r1, r5
 8002082:	eb43 0901 	adc.w	r9, r3, r1
 8002086:	f04f 0200 	mov.w	r2, #0
 800208a:	f04f 0300 	mov.w	r3, #0
 800208e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002092:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002096:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800209a:	4690      	mov	r8, r2
 800209c:	4699      	mov	r9, r3
 800209e:	4623      	mov	r3, r4
 80020a0:	eb18 0303 	adds.w	r3, r8, r3
 80020a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80020a8:	462b      	mov	r3, r5
 80020aa:	eb49 0303 	adc.w	r3, r9, r3
 80020ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80020b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80020be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80020c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80020c6:	460b      	mov	r3, r1
 80020c8:	18db      	adds	r3, r3, r3
 80020ca:	653b      	str	r3, [r7, #80]	; 0x50
 80020cc:	4613      	mov	r3, r2
 80020ce:	eb42 0303 	adc.w	r3, r2, r3
 80020d2:	657b      	str	r3, [r7, #84]	; 0x54
 80020d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020dc:	f7fe f8d8 	bl	8000290 <__aeabi_uldivmod>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4b61      	ldr	r3, [pc, #388]	; (800226c <UART_SetConfig+0x2d4>)
 80020e6:	fba3 2302 	umull	r2, r3, r3, r2
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	011c      	lsls	r4, r3, #4
 80020ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020f2:	2200      	movs	r2, #0
 80020f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80020fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002100:	4642      	mov	r2, r8
 8002102:	464b      	mov	r3, r9
 8002104:	1891      	adds	r1, r2, r2
 8002106:	64b9      	str	r1, [r7, #72]	; 0x48
 8002108:	415b      	adcs	r3, r3
 800210a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800210c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002110:	4641      	mov	r1, r8
 8002112:	eb12 0a01 	adds.w	sl, r2, r1
 8002116:	4649      	mov	r1, r9
 8002118:	eb43 0b01 	adc.w	fp, r3, r1
 800211c:	f04f 0200 	mov.w	r2, #0
 8002120:	f04f 0300 	mov.w	r3, #0
 8002124:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002128:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800212c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002130:	4692      	mov	sl, r2
 8002132:	469b      	mov	fp, r3
 8002134:	4643      	mov	r3, r8
 8002136:	eb1a 0303 	adds.w	r3, sl, r3
 800213a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800213e:	464b      	mov	r3, r9
 8002140:	eb4b 0303 	adc.w	r3, fp, r3
 8002144:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002154:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002158:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800215c:	460b      	mov	r3, r1
 800215e:	18db      	adds	r3, r3, r3
 8002160:	643b      	str	r3, [r7, #64]	; 0x40
 8002162:	4613      	mov	r3, r2
 8002164:	eb42 0303 	adc.w	r3, r2, r3
 8002168:	647b      	str	r3, [r7, #68]	; 0x44
 800216a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800216e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002172:	f7fe f88d 	bl	8000290 <__aeabi_uldivmod>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4611      	mov	r1, r2
 800217c:	4b3b      	ldr	r3, [pc, #236]	; (800226c <UART_SetConfig+0x2d4>)
 800217e:	fba3 2301 	umull	r2, r3, r3, r1
 8002182:	095b      	lsrs	r3, r3, #5
 8002184:	2264      	movs	r2, #100	; 0x64
 8002186:	fb02 f303 	mul.w	r3, r2, r3
 800218a:	1acb      	subs	r3, r1, r3
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002192:	4b36      	ldr	r3, [pc, #216]	; (800226c <UART_SetConfig+0x2d4>)
 8002194:	fba3 2302 	umull	r2, r3, r3, r2
 8002198:	095b      	lsrs	r3, r3, #5
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021a0:	441c      	add	r4, r3
 80021a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021a6:	2200      	movs	r2, #0
 80021a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80021b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80021b4:	4642      	mov	r2, r8
 80021b6:	464b      	mov	r3, r9
 80021b8:	1891      	adds	r1, r2, r2
 80021ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80021bc:	415b      	adcs	r3, r3
 80021be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80021c4:	4641      	mov	r1, r8
 80021c6:	1851      	adds	r1, r2, r1
 80021c8:	6339      	str	r1, [r7, #48]	; 0x30
 80021ca:	4649      	mov	r1, r9
 80021cc:	414b      	adcs	r3, r1
 80021ce:	637b      	str	r3, [r7, #52]	; 0x34
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	f04f 0300 	mov.w	r3, #0
 80021d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021dc:	4659      	mov	r1, fp
 80021de:	00cb      	lsls	r3, r1, #3
 80021e0:	4651      	mov	r1, sl
 80021e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021e6:	4651      	mov	r1, sl
 80021e8:	00ca      	lsls	r2, r1, #3
 80021ea:	4610      	mov	r0, r2
 80021ec:	4619      	mov	r1, r3
 80021ee:	4603      	mov	r3, r0
 80021f0:	4642      	mov	r2, r8
 80021f2:	189b      	adds	r3, r3, r2
 80021f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021f8:	464b      	mov	r3, r9
 80021fa:	460a      	mov	r2, r1
 80021fc:	eb42 0303 	adc.w	r3, r2, r3
 8002200:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002210:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002214:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002218:	460b      	mov	r3, r1
 800221a:	18db      	adds	r3, r3, r3
 800221c:	62bb      	str	r3, [r7, #40]	; 0x28
 800221e:	4613      	mov	r3, r2
 8002220:	eb42 0303 	adc.w	r3, r2, r3
 8002224:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002226:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800222a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800222e:	f7fe f82f 	bl	8000290 <__aeabi_uldivmod>
 8002232:	4602      	mov	r2, r0
 8002234:	460b      	mov	r3, r1
 8002236:	4b0d      	ldr	r3, [pc, #52]	; (800226c <UART_SetConfig+0x2d4>)
 8002238:	fba3 1302 	umull	r1, r3, r3, r2
 800223c:	095b      	lsrs	r3, r3, #5
 800223e:	2164      	movs	r1, #100	; 0x64
 8002240:	fb01 f303 	mul.w	r3, r1, r3
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	3332      	adds	r3, #50	; 0x32
 800224a:	4a08      	ldr	r2, [pc, #32]	; (800226c <UART_SetConfig+0x2d4>)
 800224c:	fba2 2303 	umull	r2, r3, r2, r3
 8002250:	095b      	lsrs	r3, r3, #5
 8002252:	f003 0207 	and.w	r2, r3, #7
 8002256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4422      	add	r2, r4
 800225e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002260:	e106      	b.n	8002470 <UART_SetConfig+0x4d8>
 8002262:	bf00      	nop
 8002264:	40011000 	.word	0x40011000
 8002268:	40011400 	.word	0x40011400
 800226c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002270:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002274:	2200      	movs	r2, #0
 8002276:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800227a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800227e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002282:	4642      	mov	r2, r8
 8002284:	464b      	mov	r3, r9
 8002286:	1891      	adds	r1, r2, r2
 8002288:	6239      	str	r1, [r7, #32]
 800228a:	415b      	adcs	r3, r3
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
 800228e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002292:	4641      	mov	r1, r8
 8002294:	1854      	adds	r4, r2, r1
 8002296:	4649      	mov	r1, r9
 8002298:	eb43 0501 	adc.w	r5, r3, r1
 800229c:	f04f 0200 	mov.w	r2, #0
 80022a0:	f04f 0300 	mov.w	r3, #0
 80022a4:	00eb      	lsls	r3, r5, #3
 80022a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022aa:	00e2      	lsls	r2, r4, #3
 80022ac:	4614      	mov	r4, r2
 80022ae:	461d      	mov	r5, r3
 80022b0:	4643      	mov	r3, r8
 80022b2:	18e3      	adds	r3, r4, r3
 80022b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022b8:	464b      	mov	r3, r9
 80022ba:	eb45 0303 	adc.w	r3, r5, r3
 80022be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80022c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80022ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022d2:	f04f 0200 	mov.w	r2, #0
 80022d6:	f04f 0300 	mov.w	r3, #0
 80022da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022de:	4629      	mov	r1, r5
 80022e0:	008b      	lsls	r3, r1, #2
 80022e2:	4621      	mov	r1, r4
 80022e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022e8:	4621      	mov	r1, r4
 80022ea:	008a      	lsls	r2, r1, #2
 80022ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80022f0:	f7fd ffce 	bl	8000290 <__aeabi_uldivmod>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	4b60      	ldr	r3, [pc, #384]	; (800247c <UART_SetConfig+0x4e4>)
 80022fa:	fba3 2302 	umull	r2, r3, r3, r2
 80022fe:	095b      	lsrs	r3, r3, #5
 8002300:	011c      	lsls	r4, r3, #4
 8002302:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002306:	2200      	movs	r2, #0
 8002308:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800230c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002310:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002314:	4642      	mov	r2, r8
 8002316:	464b      	mov	r3, r9
 8002318:	1891      	adds	r1, r2, r2
 800231a:	61b9      	str	r1, [r7, #24]
 800231c:	415b      	adcs	r3, r3
 800231e:	61fb      	str	r3, [r7, #28]
 8002320:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002324:	4641      	mov	r1, r8
 8002326:	1851      	adds	r1, r2, r1
 8002328:	6139      	str	r1, [r7, #16]
 800232a:	4649      	mov	r1, r9
 800232c:	414b      	adcs	r3, r1
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	f04f 0300 	mov.w	r3, #0
 8002338:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800233c:	4659      	mov	r1, fp
 800233e:	00cb      	lsls	r3, r1, #3
 8002340:	4651      	mov	r1, sl
 8002342:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002346:	4651      	mov	r1, sl
 8002348:	00ca      	lsls	r2, r1, #3
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	4603      	mov	r3, r0
 8002350:	4642      	mov	r2, r8
 8002352:	189b      	adds	r3, r3, r2
 8002354:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002358:	464b      	mov	r3, r9
 800235a:	460a      	mov	r2, r1
 800235c:	eb42 0303 	adc.w	r3, r2, r3
 8002360:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	67bb      	str	r3, [r7, #120]	; 0x78
 800236e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	f04f 0300 	mov.w	r3, #0
 8002378:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800237c:	4649      	mov	r1, r9
 800237e:	008b      	lsls	r3, r1, #2
 8002380:	4641      	mov	r1, r8
 8002382:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002386:	4641      	mov	r1, r8
 8002388:	008a      	lsls	r2, r1, #2
 800238a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800238e:	f7fd ff7f 	bl	8000290 <__aeabi_uldivmod>
 8002392:	4602      	mov	r2, r0
 8002394:	460b      	mov	r3, r1
 8002396:	4611      	mov	r1, r2
 8002398:	4b38      	ldr	r3, [pc, #224]	; (800247c <UART_SetConfig+0x4e4>)
 800239a:	fba3 2301 	umull	r2, r3, r3, r1
 800239e:	095b      	lsrs	r3, r3, #5
 80023a0:	2264      	movs	r2, #100	; 0x64
 80023a2:	fb02 f303 	mul.w	r3, r2, r3
 80023a6:	1acb      	subs	r3, r1, r3
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	3332      	adds	r3, #50	; 0x32
 80023ac:	4a33      	ldr	r2, [pc, #204]	; (800247c <UART_SetConfig+0x4e4>)
 80023ae:	fba2 2303 	umull	r2, r3, r2, r3
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023b8:	441c      	add	r4, r3
 80023ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023be:	2200      	movs	r2, #0
 80023c0:	673b      	str	r3, [r7, #112]	; 0x70
 80023c2:	677a      	str	r2, [r7, #116]	; 0x74
 80023c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80023c8:	4642      	mov	r2, r8
 80023ca:	464b      	mov	r3, r9
 80023cc:	1891      	adds	r1, r2, r2
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	415b      	adcs	r3, r3
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023d8:	4641      	mov	r1, r8
 80023da:	1851      	adds	r1, r2, r1
 80023dc:	6039      	str	r1, [r7, #0]
 80023de:	4649      	mov	r1, r9
 80023e0:	414b      	adcs	r3, r1
 80023e2:	607b      	str	r3, [r7, #4]
 80023e4:	f04f 0200 	mov.w	r2, #0
 80023e8:	f04f 0300 	mov.w	r3, #0
 80023ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023f0:	4659      	mov	r1, fp
 80023f2:	00cb      	lsls	r3, r1, #3
 80023f4:	4651      	mov	r1, sl
 80023f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023fa:	4651      	mov	r1, sl
 80023fc:	00ca      	lsls	r2, r1, #3
 80023fe:	4610      	mov	r0, r2
 8002400:	4619      	mov	r1, r3
 8002402:	4603      	mov	r3, r0
 8002404:	4642      	mov	r2, r8
 8002406:	189b      	adds	r3, r3, r2
 8002408:	66bb      	str	r3, [r7, #104]	; 0x68
 800240a:	464b      	mov	r3, r9
 800240c:	460a      	mov	r2, r1
 800240e:	eb42 0303 	adc.w	r3, r2, r3
 8002412:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	663b      	str	r3, [r7, #96]	; 0x60
 800241e:	667a      	str	r2, [r7, #100]	; 0x64
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800242c:	4649      	mov	r1, r9
 800242e:	008b      	lsls	r3, r1, #2
 8002430:	4641      	mov	r1, r8
 8002432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002436:	4641      	mov	r1, r8
 8002438:	008a      	lsls	r2, r1, #2
 800243a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800243e:	f7fd ff27 	bl	8000290 <__aeabi_uldivmod>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4b0d      	ldr	r3, [pc, #52]	; (800247c <UART_SetConfig+0x4e4>)
 8002448:	fba3 1302 	umull	r1, r3, r3, r2
 800244c:	095b      	lsrs	r3, r3, #5
 800244e:	2164      	movs	r1, #100	; 0x64
 8002450:	fb01 f303 	mul.w	r3, r1, r3
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	3332      	adds	r3, #50	; 0x32
 800245a:	4a08      	ldr	r2, [pc, #32]	; (800247c <UART_SetConfig+0x4e4>)
 800245c:	fba2 2303 	umull	r2, r3, r2, r3
 8002460:	095b      	lsrs	r3, r3, #5
 8002462:	f003 020f 	and.w	r2, r3, #15
 8002466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4422      	add	r2, r4
 800246e:	609a      	str	r2, [r3, #8]
}
 8002470:	bf00      	nop
 8002472:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002476:	46bd      	mov	sp, r7
 8002478:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800247c:	51eb851f 	.word	0x51eb851f

08002480 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800248a:	2300      	movs	r3, #0
 800248c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800248e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002492:	2b84      	cmp	r3, #132	; 0x84
 8002494:	d005      	beq.n	80024a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002496:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	4413      	add	r3, r2
 800249e:	3303      	adds	r3, #3
 80024a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80024a2:	68fb      	ldr	r3, [r7, #12]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3714      	adds	r7, #20
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr

080024b0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024b6:	f3ef 8305 	mrs	r3, IPSR
 80024ba:	607b      	str	r3, [r7, #4]
  return(result);
 80024bc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80024be:	2b00      	cmp	r3, #0
 80024c0:	bf14      	ite	ne
 80024c2:	2301      	movne	r3, #1
 80024c4:	2300      	moveq	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80024d8:	f001 fabe 	bl	8003a58 <vTaskStartScheduler>
  
  return osOK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80024e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024e4:	b089      	sub	sp, #36	; 0x24
 80024e6:	af04      	add	r7, sp, #16
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d020      	beq.n	8002536 <osThreadCreate+0x54>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d01c      	beq.n	8002536 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685c      	ldr	r4, [r3, #4]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691e      	ldr	r6, [r3, #16]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff ffb6 	bl	8002480 <makeFreeRtosPriority>
 8002514:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800251e:	9202      	str	r2, [sp, #8]
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	9100      	str	r1, [sp, #0]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	4632      	mov	r2, r6
 8002528:	4629      	mov	r1, r5
 800252a:	4620      	mov	r0, r4
 800252c:	f001 f8cc 	bl	80036c8 <xTaskCreateStatic>
 8002530:	4603      	mov	r3, r0
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	e01c      	b.n	8002570 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685c      	ldr	r4, [r3, #4]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002542:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff ff98 	bl	8002480 <makeFreeRtosPriority>
 8002550:	4602      	mov	r2, r0
 8002552:	f107 030c 	add.w	r3, r7, #12
 8002556:	9301      	str	r3, [sp, #4]
 8002558:	9200      	str	r2, [sp, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	4632      	mov	r2, r6
 800255e:	4629      	mov	r1, r5
 8002560:	4620      	mov	r0, r4
 8002562:	f001 f90e 	bl	8003782 <xTaskCreate>
 8002566:	4603      	mov	r3, r0
 8002568:	2b01      	cmp	r3, #1
 800256a:	d001      	beq.n	8002570 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800256c:	2300      	movs	r3, #0
 800256e:	e000      	b.n	8002572 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002570:	68fb      	ldr	r3, [r7, #12]
}
 8002572:	4618      	mov	r0, r3
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800257a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b084      	sub	sp, #16
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <osDelay+0x16>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	e000      	b.n	8002592 <osDelay+0x18>
 8002590:	2301      	movs	r3, #1
 8002592:	4618      	mov	r0, r3
 8002594:	f001 fa2c 	bl	80039f0 <vTaskDelay>
  
  return osOK;
 8002598:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	4619      	mov	r1, r3
 80025b8:	2001      	movs	r0, #1
 80025ba:	f000 fb4a 	bl	8002c52 <xQueueCreateMutexStatic>
 80025be:	4603      	mov	r3, r0
 80025c0:	e003      	b.n	80025ca <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80025c2:	2001      	movs	r0, #1
 80025c4:	f000 fb2d 	bl	8002c22 <xQueueCreateMutex>
 80025c8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
	...

080025d4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80025de:	2300      	movs	r3, #0
 80025e0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d101      	bne.n	80025ec <osMutexWait+0x18>
    return osErrorParameter;
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	e03a      	b.n	8002662 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025f6:	d103      	bne.n	8002600 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80025f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	e009      	b.n	8002614 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d006      	beq.n	8002614 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d101      	bne.n	8002614 <osMutexWait+0x40>
      ticks = 1;
 8002610:	2301      	movs	r3, #1
 8002612:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002614:	f7ff ff4c 	bl	80024b0 <inHandlerMode>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d017      	beq.n	800264e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800261e:	f107 0308 	add.w	r3, r7, #8
 8002622:	461a      	mov	r2, r3
 8002624:	2100      	movs	r1, #0
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 fea6 	bl	8003378 <xQueueReceiveFromISR>
 800262c:	4603      	mov	r3, r0
 800262e:	2b01      	cmp	r3, #1
 8002630:	d001      	beq.n	8002636 <osMutexWait+0x62>
      return osErrorOS;
 8002632:	23ff      	movs	r3, #255	; 0xff
 8002634:	e015      	b.n	8002662 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d011      	beq.n	8002660 <osMutexWait+0x8c>
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <osMutexWait+0x98>)
 800263e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	f3bf 8f4f 	dsb	sy
 8002648:	f3bf 8f6f 	isb	sy
 800264c:	e008      	b.n	8002660 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800264e:	68f9      	ldr	r1, [r7, #12]
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 fd85 	bl	8003160 <xQueueSemaphoreTake>
 8002656:	4603      	mov	r3, r0
 8002658:	2b01      	cmp	r3, #1
 800265a:	d001      	beq.n	8002660 <osMutexWait+0x8c>
    return osErrorOS;
 800265c:	23ff      	movs	r3, #255	; 0xff
 800265e:	e000      	b.n	8002662 <osMutexWait+0x8e>
  }
  
  return osOK;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	e000ed04 	.word	0xe000ed04

08002670 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800267c:	2300      	movs	r3, #0
 800267e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8002680:	f7ff ff16 	bl	80024b0 <inHandlerMode>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d016      	beq.n	80026b8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800268a:	f107 0308 	add.w	r3, r7, #8
 800268e:	4619      	mov	r1, r3
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f000 fbf7 	bl	8002e84 <xQueueGiveFromISR>
 8002696:	4603      	mov	r3, r0
 8002698:	2b01      	cmp	r3, #1
 800269a:	d001      	beq.n	80026a0 <osMutexRelease+0x30>
      return osErrorOS;
 800269c:	23ff      	movs	r3, #255	; 0xff
 800269e:	e017      	b.n	80026d0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d013      	beq.n	80026ce <osMutexRelease+0x5e>
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <osMutexRelease+0x68>)
 80026a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	f3bf 8f4f 	dsb	sy
 80026b2:	f3bf 8f6f 	isb	sy
 80026b6:	e00a      	b.n	80026ce <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80026b8:	2300      	movs	r3, #0
 80026ba:	2200      	movs	r2, #0
 80026bc:	2100      	movs	r1, #0
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 fae2 	bl	8002c88 <xQueueGenericSend>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d001      	beq.n	80026ce <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80026ca:	23ff      	movs	r3, #255	; 0xff
 80026cc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80026ce:	68fb      	ldr	r3, [r7, #12]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	e000ed04 	.word	0xe000ed04

080026dc <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80026dc:	b590      	push	{r4, r7, lr}
 80026de:	b085      	sub	sp, #20
 80026e0:	af02      	add	r7, sp, #8
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d011      	beq.n	8002712 <osMessageCreate+0x36>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00d      	beq.n	8002712 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6818      	ldr	r0, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6859      	ldr	r1, [r3, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	2400      	movs	r4, #0
 8002708:	9400      	str	r4, [sp, #0]
 800270a:	f000 f99f 	bl	8002a4c <xQueueGenericCreateStatic>
 800270e:	4603      	mov	r3, r0
 8002710:	e008      	b.n	8002724 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	4619      	mov	r1, r3
 800271e:	f000 fa0d 	bl	8002b3c <xQueueGenericCreate>
 8002722:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8002724:	4618      	mov	r0, r3
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bd90      	pop	{r4, r7, pc}

0800272c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800272c:	b590      	push	{r4, r7, lr}
 800272e:	b08b      	sub	sp, #44	; 0x2c
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d10a      	bne.n	800275c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8002746:	2380      	movs	r3, #128	; 0x80
 8002748:	617b      	str	r3, [r7, #20]
    return event;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	461c      	mov	r4, r3
 800274e:	f107 0314 	add.w	r3, r7, #20
 8002752:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002756:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800275a:	e054      	b.n	8002806 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800275c:	2300      	movs	r3, #0
 800275e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800276a:	d103      	bne.n	8002774 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800276c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
 8002772:	e009      	b.n	8002788 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d006      	beq.n	8002788 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <osMessageGet+0x5c>
      ticks = 1;
 8002784:	2301      	movs	r3, #1
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8002788:	f7ff fe92 	bl	80024b0 <inHandlerMode>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d01c      	beq.n	80027cc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8002792:	f107 0220 	add.w	r2, r7, #32
 8002796:	f107 0314 	add.w	r3, r7, #20
 800279a:	3304      	adds	r3, #4
 800279c:	4619      	mov	r1, r3
 800279e:	68b8      	ldr	r0, [r7, #8]
 80027a0:	f000 fdea 	bl	8003378 <xQueueReceiveFromISR>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d102      	bne.n	80027b0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80027aa:	2310      	movs	r3, #16
 80027ac:	617b      	str	r3, [r7, #20]
 80027ae:	e001      	b.n	80027b4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80027b4:	6a3b      	ldr	r3, [r7, #32]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d01d      	beq.n	80027f6 <osMessageGet+0xca>
 80027ba:	4b15      	ldr	r3, [pc, #84]	; (8002810 <osMessageGet+0xe4>)
 80027bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	f3bf 8f4f 	dsb	sy
 80027c6:	f3bf 8f6f 	isb	sy
 80027ca:	e014      	b.n	80027f6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	3304      	adds	r3, #4
 80027d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d4:	4619      	mov	r1, r3
 80027d6:	68b8      	ldr	r0, [r7, #8]
 80027d8:	f000 fbe2 	bl	8002fa0 <xQueueReceive>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d102      	bne.n	80027e8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80027e2:	2310      	movs	r3, #16
 80027e4:	617b      	str	r3, [r7, #20]
 80027e6:	e006      	b.n	80027f6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <osMessageGet+0xc6>
 80027ee:	2300      	movs	r3, #0
 80027f0:	e000      	b.n	80027f4 <osMessageGet+0xc8>
 80027f2:	2340      	movs	r3, #64	; 0x40
 80027f4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	461c      	mov	r4, r3
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002802:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	372c      	adds	r7, #44	; 0x2c
 800280a:	46bd      	mov	sp, r7
 800280c:	bd90      	pop	{r4, r7, pc}
 800280e:	bf00      	nop
 8002810:	e000ed04 	.word	0xe000ed04

08002814 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f103 0208 	add.w	r2, r3, #8
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800282c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f103 0208 	add.w	r2, r3, #8
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f103 0208 	add.w	r2, r3, #8
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800286e:	b480      	push	{r7}
 8002870:	b085      	sub	sp, #20
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
 8002876:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	687a      	ldr	r2, [r7, #4]
 800289e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	1c5a      	adds	r2, r3, #1
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	601a      	str	r2, [r3, #0]
}
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028b6:	b480      	push	{r7}
 80028b8:	b085      	sub	sp, #20
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
 80028be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028cc:	d103      	bne.n	80028d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	e00c      	b.n	80028f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3308      	adds	r3, #8
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	e002      	b.n	80028e4 <vListInsert+0x2e>
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68ba      	ldr	r2, [r7, #8]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d2f6      	bcs.n	80028de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	1c5a      	adds	r2, r3, #1
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	601a      	str	r2, [r3, #0]
}
 800291c:	bf00      	nop
 800291e:	3714      	adds	r7, #20
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6892      	ldr	r2, [r2, #8]
 800293e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6852      	ldr	r2, [r2, #4]
 8002948:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	429a      	cmp	r2, r3
 8002952:	d103      	bne.n	800295c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	1e5a      	subs	r2, r3, #1
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3714      	adds	r7, #20
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10a      	bne.n	80029a6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002994:	f383 8811 	msr	BASEPRI, r3
 8002998:	f3bf 8f6f 	isb	sy
 800299c:	f3bf 8f4f 	dsb	sy
 80029a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80029a2:	bf00      	nop
 80029a4:	e7fe      	b.n	80029a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80029a6:	f001 ffa5 	bl	80048f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b2:	68f9      	ldr	r1, [r7, #12]
 80029b4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80029b6:	fb01 f303 	mul.w	r3, r1, r3
 80029ba:	441a      	add	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d6:	3b01      	subs	r3, #1
 80029d8:	68f9      	ldr	r1, [r7, #12]
 80029da:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80029dc:	fb01 f303 	mul.w	r3, r1, r3
 80029e0:	441a      	add	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	22ff      	movs	r2, #255	; 0xff
 80029ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	22ff      	movs	r2, #255	; 0xff
 80029f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d114      	bne.n	8002a26 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d01a      	beq.n	8002a3a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	3310      	adds	r3, #16
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f001 fa67 	bl	8003edc <xTaskRemoveFromEventList>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d012      	beq.n	8002a3a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002a14:	4b0c      	ldr	r3, [pc, #48]	; (8002a48 <xQueueGenericReset+0xcc>)
 8002a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	f3bf 8f4f 	dsb	sy
 8002a20:	f3bf 8f6f 	isb	sy
 8002a24:	e009      	b.n	8002a3a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	3310      	adds	r3, #16
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff fef2 	bl	8002814 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	3324      	adds	r3, #36	; 0x24
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff feed 	bl	8002814 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a3a:	f001 ff8b 	bl	8004954 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a3e:	2301      	movs	r3, #1
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	e000ed04 	.word	0xe000ed04

08002a4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08e      	sub	sp, #56	; 0x38
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d10a      	bne.n	8002a76 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a64:	f383 8811 	msr	BASEPRI, r3
 8002a68:	f3bf 8f6f 	isb	sy
 8002a6c:	f3bf 8f4f 	dsb	sy
 8002a70:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a72:	bf00      	nop
 8002a74:	e7fe      	b.n	8002a74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10a      	bne.n	8002a92 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a80:	f383 8811 	msr	BASEPRI, r3
 8002a84:	f3bf 8f6f 	isb	sy
 8002a88:	f3bf 8f4f 	dsb	sy
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002a8e:	bf00      	nop
 8002a90:	e7fe      	b.n	8002a90 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d002      	beq.n	8002a9e <xQueueGenericCreateStatic+0x52>
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <xQueueGenericCreateStatic+0x56>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <xQueueGenericCreateStatic+0x58>
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d10a      	bne.n	8002abe <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aac:	f383 8811 	msr	BASEPRI, r3
 8002ab0:	f3bf 8f6f 	isb	sy
 8002ab4:	f3bf 8f4f 	dsb	sy
 8002ab8:	623b      	str	r3, [r7, #32]
}
 8002aba:	bf00      	nop
 8002abc:	e7fe      	b.n	8002abc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d102      	bne.n	8002aca <xQueueGenericCreateStatic+0x7e>
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <xQueueGenericCreateStatic+0x82>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <xQueueGenericCreateStatic+0x84>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10a      	bne.n	8002aea <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad8:	f383 8811 	msr	BASEPRI, r3
 8002adc:	f3bf 8f6f 	isb	sy
 8002ae0:	f3bf 8f4f 	dsb	sy
 8002ae4:	61fb      	str	r3, [r7, #28]
}
 8002ae6:	bf00      	nop
 8002ae8:	e7fe      	b.n	8002ae8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002aea:	2348      	movs	r3, #72	; 0x48
 8002aec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2b48      	cmp	r3, #72	; 0x48
 8002af2:	d00a      	beq.n	8002b0a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af8:	f383 8811 	msr	BASEPRI, r3
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	f3bf 8f4f 	dsb	sy
 8002b04:	61bb      	str	r3, [r7, #24]
}
 8002b06:	bf00      	nop
 8002b08:	e7fe      	b.n	8002b08 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002b0a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00d      	beq.n	8002b32 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b18:	2201      	movs	r2, #1
 8002b1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b1e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002b22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	4613      	mov	r3, r2
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f83f 	bl	8002bb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3730      	adds	r7, #48	; 0x30
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	; 0x28
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	4613      	mov	r3, r2
 8002b48:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10a      	bne.n	8002b66 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b54:	f383 8811 	msr	BASEPRI, r3
 8002b58:	f3bf 8f6f 	isb	sy
 8002b5c:	f3bf 8f4f 	dsb	sy
 8002b60:	613b      	str	r3, [r7, #16]
}
 8002b62:	bf00      	nop
 8002b64:	e7fe      	b.n	8002b64 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	3348      	adds	r3, #72	; 0x48
 8002b74:	4618      	mov	r0, r3
 8002b76:	f001 ffdf 	bl	8004b38 <pvPortMalloc>
 8002b7a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d011      	beq.n	8002ba6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	3348      	adds	r3, #72	; 0x48
 8002b8a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b94:	79fa      	ldrb	r2, [r7, #7]
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	68b9      	ldr	r1, [r7, #8]
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f000 f805 	bl	8002bb0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ba6:	69bb      	ldr	r3, [r7, #24]
	}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3720      	adds	r7, #32
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
 8002bbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d103      	bne.n	8002bcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	69ba      	ldr	r2, [r7, #24]
 8002bc8:	601a      	str	r2, [r3, #0]
 8002bca:	e002      	b.n	8002bd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002bde:	2101      	movs	r1, #1
 8002be0:	69b8      	ldr	r0, [r7, #24]
 8002be2:	f7ff fecb 	bl	800297c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002be6:	bf00      	nop
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00e      	beq.n	8002c1a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002c0e:	2300      	movs	r3, #0
 8002c10:	2200      	movs	r2, #0
 8002c12:	2100      	movs	r1, #0
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 f837 	bl	8002c88 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002c1a:	bf00      	nop
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b086      	sub	sp, #24
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	4603      	mov	r3, r0
 8002c2a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	617b      	str	r3, [r7, #20]
 8002c30:	2300      	movs	r3, #0
 8002c32:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002c34:	79fb      	ldrb	r3, [r7, #7]
 8002c36:	461a      	mov	r2, r3
 8002c38:	6939      	ldr	r1, [r7, #16]
 8002c3a:	6978      	ldr	r0, [r7, #20]
 8002c3c:	f7ff ff7e 	bl	8002b3c <xQueueGenericCreate>
 8002c40:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f7ff ffd3 	bl	8002bee <prvInitialiseMutex>

		return xNewQueue;
 8002c48:	68fb      	ldr	r3, [r7, #12]
	}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b088      	sub	sp, #32
 8002c56:	af02      	add	r7, sp, #8
 8002c58:	4603      	mov	r3, r0
 8002c5a:	6039      	str	r1, [r7, #0]
 8002c5c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	6939      	ldr	r1, [r7, #16]
 8002c70:	6978      	ldr	r0, [r7, #20]
 8002c72:	f7ff feeb 	bl	8002a4c <xQueueGenericCreateStatic>
 8002c76:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f7ff ffb8 	bl	8002bee <prvInitialiseMutex>

		return xNewQueue;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
	}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08e      	sub	sp, #56	; 0x38
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
 8002c94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c96:	2300      	movs	r3, #0
 8002c98:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10a      	bne.n	8002cba <xQueueGenericSend+0x32>
	__asm volatile
 8002ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca8:	f383 8811 	msr	BASEPRI, r3
 8002cac:	f3bf 8f6f 	isb	sy
 8002cb0:	f3bf 8f4f 	dsb	sy
 8002cb4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002cb6:	bf00      	nop
 8002cb8:	e7fe      	b.n	8002cb8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d103      	bne.n	8002cc8 <xQueueGenericSend+0x40>
 8002cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <xQueueGenericSend+0x44>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e000      	b.n	8002cce <xQueueGenericSend+0x46>
 8002ccc:	2300      	movs	r3, #0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10a      	bne.n	8002ce8 <xQueueGenericSend+0x60>
	__asm volatile
 8002cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd6:	f383 8811 	msr	BASEPRI, r3
 8002cda:	f3bf 8f6f 	isb	sy
 8002cde:	f3bf 8f4f 	dsb	sy
 8002ce2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002ce4:	bf00      	nop
 8002ce6:	e7fe      	b.n	8002ce6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d103      	bne.n	8002cf6 <xQueueGenericSend+0x6e>
 8002cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d101      	bne.n	8002cfa <xQueueGenericSend+0x72>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <xQueueGenericSend+0x74>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10a      	bne.n	8002d16 <xQueueGenericSend+0x8e>
	__asm volatile
 8002d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d04:	f383 8811 	msr	BASEPRI, r3
 8002d08:	f3bf 8f6f 	isb	sy
 8002d0c:	f3bf 8f4f 	dsb	sy
 8002d10:	623b      	str	r3, [r7, #32]
}
 8002d12:	bf00      	nop
 8002d14:	e7fe      	b.n	8002d14 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d16:	f001 fa9d 	bl	8004254 <xTaskGetSchedulerState>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d102      	bne.n	8002d26 <xQueueGenericSend+0x9e>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <xQueueGenericSend+0xa2>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <xQueueGenericSend+0xa4>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d10a      	bne.n	8002d46 <xQueueGenericSend+0xbe>
	__asm volatile
 8002d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	61fb      	str	r3, [r7, #28]
}
 8002d42:	bf00      	nop
 8002d44:	e7fe      	b.n	8002d44 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d46:	f001 fdd5 	bl	80048f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d302      	bcc.n	8002d5c <xQueueGenericSend+0xd4>
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d129      	bne.n	8002db0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d62:	f000 fba1 	bl	80034a8 <prvCopyDataToQueue>
 8002d66:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d010      	beq.n	8002d92 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d72:	3324      	adds	r3, #36	; 0x24
 8002d74:	4618      	mov	r0, r3
 8002d76:	f001 f8b1 	bl	8003edc <xTaskRemoveFromEventList>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d013      	beq.n	8002da8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d80:	4b3f      	ldr	r3, [pc, #252]	; (8002e80 <xQueueGenericSend+0x1f8>)
 8002d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	f3bf 8f4f 	dsb	sy
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	e00a      	b.n	8002da8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d007      	beq.n	8002da8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d98:	4b39      	ldr	r3, [pc, #228]	; (8002e80 <xQueueGenericSend+0x1f8>)
 8002d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	f3bf 8f4f 	dsb	sy
 8002da4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002da8:	f001 fdd4 	bl	8004954 <vPortExitCritical>
				return pdPASS;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e063      	b.n	8002e78 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d103      	bne.n	8002dbe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002db6:	f001 fdcd 	bl	8004954 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e05c      	b.n	8002e78 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d106      	bne.n	8002dd2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002dc4:	f107 0314 	add.w	r3, r7, #20
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f001 f8e9 	bl	8003fa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002dd2:	f001 fdbf 	bl	8004954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002dd6:	f000 fe9f 	bl	8003b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002dda:	f001 fd8b 	bl	80048f4 <vPortEnterCritical>
 8002dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002de4:	b25b      	sxtb	r3, r3
 8002de6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dea:	d103      	bne.n	8002df4 <xQueueGenericSend+0x16c>
 8002dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dfa:	b25b      	sxtb	r3, r3
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e00:	d103      	bne.n	8002e0a <xQueueGenericSend+0x182>
 8002e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e0a:	f001 fda3 	bl	8004954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e0e:	1d3a      	adds	r2, r7, #4
 8002e10:	f107 0314 	add.w	r3, r7, #20
 8002e14:	4611      	mov	r1, r2
 8002e16:	4618      	mov	r0, r3
 8002e18:	f001 f8d8 	bl	8003fcc <xTaskCheckForTimeOut>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d124      	bne.n	8002e6c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002e22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e24:	f000 fc38 	bl	8003698 <prvIsQueueFull>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d018      	beq.n	8002e60 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	3310      	adds	r3, #16
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	4611      	mov	r1, r2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f001 f82c 	bl	8003e94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002e3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e3e:	f000 fbc3 	bl	80035c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002e42:	f000 fe77 	bl	8003b34 <xTaskResumeAll>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	f47f af7c 	bne.w	8002d46 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002e4e:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <xQueueGenericSend+0x1f8>)
 8002e50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	f3bf 8f4f 	dsb	sy
 8002e5a:	f3bf 8f6f 	isb	sy
 8002e5e:	e772      	b.n	8002d46 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002e60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e62:	f000 fbb1 	bl	80035c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e66:	f000 fe65 	bl	8003b34 <xTaskResumeAll>
 8002e6a:	e76c      	b.n	8002d46 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002e6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e6e:	f000 fbab 	bl	80035c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e72:	f000 fe5f 	bl	8003b34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3738      	adds	r7, #56	; 0x38
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	e000ed04 	.word	0xe000ed04

08002e84 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08e      	sub	sp, #56	; 0x38
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10a      	bne.n	8002eae <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e9c:	f383 8811 	msr	BASEPRI, r3
 8002ea0:	f3bf 8f6f 	isb	sy
 8002ea4:	f3bf 8f4f 	dsb	sy
 8002ea8:	623b      	str	r3, [r7, #32]
}
 8002eaa:	bf00      	nop
 8002eac:	e7fe      	b.n	8002eac <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <xQueueGiveFromISR+0x48>
	__asm volatile
 8002eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eba:	f383 8811 	msr	BASEPRI, r3
 8002ebe:	f3bf 8f6f 	isb	sy
 8002ec2:	f3bf 8f4f 	dsb	sy
 8002ec6:	61fb      	str	r3, [r7, #28]
}
 8002ec8:	bf00      	nop
 8002eca:	e7fe      	b.n	8002eca <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d103      	bne.n	8002edc <xQueueGiveFromISR+0x58>
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <xQueueGiveFromISR+0x5c>
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <xQueueGiveFromISR+0x5e>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10a      	bne.n	8002efc <xQueueGiveFromISR+0x78>
	__asm volatile
 8002ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	61bb      	str	r3, [r7, #24]
}
 8002ef8:	bf00      	nop
 8002efa:	e7fe      	b.n	8002efa <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002efc:	f001 fddc 	bl	8004ab8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002f00:	f3ef 8211 	mrs	r2, BASEPRI
 8002f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f08:	f383 8811 	msr	BASEPRI, r3
 8002f0c:	f3bf 8f6f 	isb	sy
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	617a      	str	r2, [r7, #20]
 8002f16:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002f18:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f20:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d22b      	bcs.n	8002f84 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002f36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f38:	1c5a      	adds	r2, r3, #1
 8002f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f3c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002f3e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002f42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f46:	d112      	bne.n	8002f6e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d016      	beq.n	8002f7e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f52:	3324      	adds	r3, #36	; 0x24
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 ffc1 	bl	8003edc <xTaskRemoveFromEventList>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00e      	beq.n	8002f7e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00b      	beq.n	8002f7e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	e007      	b.n	8002f7e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f72:	3301      	adds	r3, #1
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	b25a      	sxtb	r2, r3
 8002f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	637b      	str	r3, [r7, #52]	; 0x34
 8002f82:	e001      	b.n	8002f88 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f84:	2300      	movs	r3, #0
 8002f86:	637b      	str	r3, [r7, #52]	; 0x34
 8002f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f92:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3738      	adds	r7, #56	; 0x38
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
	...

08002fa0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08c      	sub	sp, #48	; 0x30
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10a      	bne.n	8002fd0 <xQueueReceive+0x30>
	__asm volatile
 8002fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbe:	f383 8811 	msr	BASEPRI, r3
 8002fc2:	f3bf 8f6f 	isb	sy
 8002fc6:	f3bf 8f4f 	dsb	sy
 8002fca:	623b      	str	r3, [r7, #32]
}
 8002fcc:	bf00      	nop
 8002fce:	e7fe      	b.n	8002fce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d103      	bne.n	8002fde <xQueueReceive+0x3e>
 8002fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <xQueueReceive+0x42>
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <xQueueReceive+0x44>
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10a      	bne.n	8002ffe <xQueueReceive+0x5e>
	__asm volatile
 8002fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fec:	f383 8811 	msr	BASEPRI, r3
 8002ff0:	f3bf 8f6f 	isb	sy
 8002ff4:	f3bf 8f4f 	dsb	sy
 8002ff8:	61fb      	str	r3, [r7, #28]
}
 8002ffa:	bf00      	nop
 8002ffc:	e7fe      	b.n	8002ffc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ffe:	f001 f929 	bl	8004254 <xTaskGetSchedulerState>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d102      	bne.n	800300e <xQueueReceive+0x6e>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <xQueueReceive+0x72>
 800300e:	2301      	movs	r3, #1
 8003010:	e000      	b.n	8003014 <xQueueReceive+0x74>
 8003012:	2300      	movs	r3, #0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10a      	bne.n	800302e <xQueueReceive+0x8e>
	__asm volatile
 8003018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301c:	f383 8811 	msr	BASEPRI, r3
 8003020:	f3bf 8f6f 	isb	sy
 8003024:	f3bf 8f4f 	dsb	sy
 8003028:	61bb      	str	r3, [r7, #24]
}
 800302a:	bf00      	nop
 800302c:	e7fe      	b.n	800302c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800302e:	f001 fc61 	bl	80048f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003036:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303a:	2b00      	cmp	r3, #0
 800303c:	d01f      	beq.n	800307e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800303e:	68b9      	ldr	r1, [r7, #8]
 8003040:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003042:	f000 fa9b 	bl	800357c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003048:	1e5a      	subs	r2, r3, #1
 800304a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800304e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00f      	beq.n	8003076 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003058:	3310      	adds	r3, #16
 800305a:	4618      	mov	r0, r3
 800305c:	f000 ff3e 	bl	8003edc <xTaskRemoveFromEventList>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d007      	beq.n	8003076 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003066:	4b3d      	ldr	r3, [pc, #244]	; (800315c <xQueueReceive+0x1bc>)
 8003068:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800306c:	601a      	str	r2, [r3, #0]
 800306e:	f3bf 8f4f 	dsb	sy
 8003072:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003076:	f001 fc6d 	bl	8004954 <vPortExitCritical>
				return pdPASS;
 800307a:	2301      	movs	r3, #1
 800307c:	e069      	b.n	8003152 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d103      	bne.n	800308c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003084:	f001 fc66 	bl	8004954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003088:	2300      	movs	r3, #0
 800308a:	e062      	b.n	8003152 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800308c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800308e:	2b00      	cmp	r3, #0
 8003090:	d106      	bne.n	80030a0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003092:	f107 0310 	add.w	r3, r7, #16
 8003096:	4618      	mov	r0, r3
 8003098:	f000 ff82 	bl	8003fa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800309c:	2301      	movs	r3, #1
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030a0:	f001 fc58 	bl	8004954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030a4:	f000 fd38 	bl	8003b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80030a8:	f001 fc24 	bl	80048f4 <vPortEnterCritical>
 80030ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030b2:	b25b      	sxtb	r3, r3
 80030b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030b8:	d103      	bne.n	80030c2 <xQueueReceive+0x122>
 80030ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030c8:	b25b      	sxtb	r3, r3
 80030ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030ce:	d103      	bne.n	80030d8 <xQueueReceive+0x138>
 80030d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030d8:	f001 fc3c 	bl	8004954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80030dc:	1d3a      	adds	r2, r7, #4
 80030de:	f107 0310 	add.w	r3, r7, #16
 80030e2:	4611      	mov	r1, r2
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 ff71 	bl	8003fcc <xTaskCheckForTimeOut>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d123      	bne.n	8003138 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030f2:	f000 fabb 	bl	800366c <prvIsQueueEmpty>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d017      	beq.n	800312c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fe:	3324      	adds	r3, #36	; 0x24
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	4611      	mov	r1, r2
 8003104:	4618      	mov	r0, r3
 8003106:	f000 fec5 	bl	8003e94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800310a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800310c:	f000 fa5c 	bl	80035c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003110:	f000 fd10 	bl	8003b34 <xTaskResumeAll>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d189      	bne.n	800302e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800311a:	4b10      	ldr	r3, [pc, #64]	; (800315c <xQueueReceive+0x1bc>)
 800311c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	f3bf 8f4f 	dsb	sy
 8003126:	f3bf 8f6f 	isb	sy
 800312a:	e780      	b.n	800302e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800312c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800312e:	f000 fa4b 	bl	80035c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003132:	f000 fcff 	bl	8003b34 <xTaskResumeAll>
 8003136:	e77a      	b.n	800302e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800313a:	f000 fa45 	bl	80035c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800313e:	f000 fcf9 	bl	8003b34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003142:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003144:	f000 fa92 	bl	800366c <prvIsQueueEmpty>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	f43f af6f 	beq.w	800302e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003150:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003152:	4618      	mov	r0, r3
 8003154:	3730      	adds	r7, #48	; 0x30
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	e000ed04 	.word	0xe000ed04

08003160 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08e      	sub	sp, #56	; 0x38
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800316a:	2300      	movs	r3, #0
 800316c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003172:	2300      	movs	r3, #0
 8003174:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10a      	bne.n	8003192 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800317c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003180:	f383 8811 	msr	BASEPRI, r3
 8003184:	f3bf 8f6f 	isb	sy
 8003188:	f3bf 8f4f 	dsb	sy
 800318c:	623b      	str	r3, [r7, #32]
}
 800318e:	bf00      	nop
 8003190:	e7fe      	b.n	8003190 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d00a      	beq.n	80031b0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800319a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800319e:	f383 8811 	msr	BASEPRI, r3
 80031a2:	f3bf 8f6f 	isb	sy
 80031a6:	f3bf 8f4f 	dsb	sy
 80031aa:	61fb      	str	r3, [r7, #28]
}
 80031ac:	bf00      	nop
 80031ae:	e7fe      	b.n	80031ae <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031b0:	f001 f850 	bl	8004254 <xTaskGetSchedulerState>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d102      	bne.n	80031c0 <xQueueSemaphoreTake+0x60>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <xQueueSemaphoreTake+0x64>
 80031c0:	2301      	movs	r3, #1
 80031c2:	e000      	b.n	80031c6 <xQueueSemaphoreTake+0x66>
 80031c4:	2300      	movs	r3, #0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10a      	bne.n	80031e0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80031ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ce:	f383 8811 	msr	BASEPRI, r3
 80031d2:	f3bf 8f6f 	isb	sy
 80031d6:	f3bf 8f4f 	dsb	sy
 80031da:	61bb      	str	r3, [r7, #24]
}
 80031dc:	bf00      	nop
 80031de:	e7fe      	b.n	80031de <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80031e0:	f001 fb88 	bl	80048f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80031e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031e8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80031ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d024      	beq.n	800323a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80031f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f2:	1e5a      	subs	r2, r3, #1
 80031f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80031f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d104      	bne.n	800320a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003200:	f001 f9d0 	bl	80045a4 <pvTaskIncrementMutexHeldCount>
 8003204:	4602      	mov	r2, r0
 8003206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003208:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800320a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00f      	beq.n	8003232 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003214:	3310      	adds	r3, #16
 8003216:	4618      	mov	r0, r3
 8003218:	f000 fe60 	bl	8003edc <xTaskRemoveFromEventList>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d007      	beq.n	8003232 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003222:	4b54      	ldr	r3, [pc, #336]	; (8003374 <xQueueSemaphoreTake+0x214>)
 8003224:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003232:	f001 fb8f 	bl	8004954 <vPortExitCritical>
				return pdPASS;
 8003236:	2301      	movs	r3, #1
 8003238:	e097      	b.n	800336a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d111      	bne.n	8003264 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8003246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800324a:	f383 8811 	msr	BASEPRI, r3
 800324e:	f3bf 8f6f 	isb	sy
 8003252:	f3bf 8f4f 	dsb	sy
 8003256:	617b      	str	r3, [r7, #20]
}
 8003258:	bf00      	nop
 800325a:	e7fe      	b.n	800325a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800325c:	f001 fb7a 	bl	8004954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003260:	2300      	movs	r3, #0
 8003262:	e082      	b.n	800336a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003266:	2b00      	cmp	r3, #0
 8003268:	d106      	bne.n	8003278 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800326a:	f107 030c 	add.w	r3, r7, #12
 800326e:	4618      	mov	r0, r3
 8003270:	f000 fe96 	bl	8003fa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003274:	2301      	movs	r3, #1
 8003276:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003278:	f001 fb6c 	bl	8004954 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800327c:	f000 fc4c 	bl	8003b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003280:	f001 fb38 	bl	80048f4 <vPortEnterCritical>
 8003284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003286:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800328a:	b25b      	sxtb	r3, r3
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003290:	d103      	bne.n	800329a <xQueueSemaphoreTake+0x13a>
 8003292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800329a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032a0:	b25b      	sxtb	r3, r3
 80032a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032a6:	d103      	bne.n	80032b0 <xQueueSemaphoreTake+0x150>
 80032a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032b0:	f001 fb50 	bl	8004954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032b4:	463a      	mov	r2, r7
 80032b6:	f107 030c 	add.w	r3, r7, #12
 80032ba:	4611      	mov	r1, r2
 80032bc:	4618      	mov	r0, r3
 80032be:	f000 fe85 	bl	8003fcc <xTaskCheckForTimeOut>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d132      	bne.n	800332e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032ca:	f000 f9cf 	bl	800366c <prvIsQueueEmpty>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d026      	beq.n	8003322 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80032d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d109      	bne.n	80032f0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80032dc:	f001 fb0a 	bl	80048f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80032e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 ffd3 	bl	8004290 <xTaskPriorityInherit>
 80032ea:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80032ec:	f001 fb32 	bl	8004954 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f2:	3324      	adds	r3, #36	; 0x24
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	4611      	mov	r1, r2
 80032f8:	4618      	mov	r0, r3
 80032fa:	f000 fdcb 	bl	8003e94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003300:	f000 f962 	bl	80035c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003304:	f000 fc16 	bl	8003b34 <xTaskResumeAll>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	f47f af68 	bne.w	80031e0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003310:	4b18      	ldr	r3, [pc, #96]	; (8003374 <xQueueSemaphoreTake+0x214>)
 8003312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	f3bf 8f4f 	dsb	sy
 800331c:	f3bf 8f6f 	isb	sy
 8003320:	e75e      	b.n	80031e0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003322:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003324:	f000 f950 	bl	80035c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003328:	f000 fc04 	bl	8003b34 <xTaskResumeAll>
 800332c:	e758      	b.n	80031e0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800332e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003330:	f000 f94a 	bl	80035c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003334:	f000 fbfe 	bl	8003b34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003338:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800333a:	f000 f997 	bl	800366c <prvIsQueueEmpty>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	f43f af4d 	beq.w	80031e0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00d      	beq.n	8003368 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800334c:	f001 fad2 	bl	80048f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003350:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003352:	f000 f891 	bl	8003478 <prvGetDisinheritPriorityAfterTimeout>
 8003356:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003358:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800335e:	4618      	mov	r0, r3
 8003360:	f001 f892 	bl	8004488 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003364:	f001 faf6 	bl	8004954 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003368:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800336a:	4618      	mov	r0, r3
 800336c:	3738      	adds	r7, #56	; 0x38
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	e000ed04 	.word	0xe000ed04

08003378 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08e      	sub	sp, #56	; 0x38
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338a:	2b00      	cmp	r3, #0
 800338c:	d10a      	bne.n	80033a4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800338e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003392:	f383 8811 	msr	BASEPRI, r3
 8003396:	f3bf 8f6f 	isb	sy
 800339a:	f3bf 8f4f 	dsb	sy
 800339e:	623b      	str	r3, [r7, #32]
}
 80033a0:	bf00      	nop
 80033a2:	e7fe      	b.n	80033a2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d103      	bne.n	80033b2 <xQueueReceiveFromISR+0x3a>
 80033aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <xQueueReceiveFromISR+0x3e>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <xQueueReceiveFromISR+0x40>
 80033b6:	2300      	movs	r3, #0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d10a      	bne.n	80033d2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80033bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033c0:	f383 8811 	msr	BASEPRI, r3
 80033c4:	f3bf 8f6f 	isb	sy
 80033c8:	f3bf 8f4f 	dsb	sy
 80033cc:	61fb      	str	r3, [r7, #28]
}
 80033ce:	bf00      	nop
 80033d0:	e7fe      	b.n	80033d0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033d2:	f001 fb71 	bl	8004ab8 <vPortValidateInterruptPriority>
	__asm volatile
 80033d6:	f3ef 8211 	mrs	r2, BASEPRI
 80033da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033de:	f383 8811 	msr	BASEPRI, r3
 80033e2:	f3bf 8f6f 	isb	sy
 80033e6:	f3bf 8f4f 	dsb	sy
 80033ea:	61ba      	str	r2, [r7, #24]
 80033ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80033ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d02f      	beq.n	800345e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80033fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003400:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003404:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003408:	68b9      	ldr	r1, [r7, #8]
 800340a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800340c:	f000 f8b6 	bl	800357c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003412:	1e5a      	subs	r2, r3, #1
 8003414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003416:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003418:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800341c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003420:	d112      	bne.n	8003448 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d016      	beq.n	8003458 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800342a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342c:	3310      	adds	r3, #16
 800342e:	4618      	mov	r0, r3
 8003430:	f000 fd54 	bl	8003edc <xTaskRemoveFromEventList>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00e      	beq.n	8003458 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00b      	beq.n	8003458 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	e007      	b.n	8003458 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003448:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800344c:	3301      	adds	r3, #1
 800344e:	b2db      	uxtb	r3, r3
 8003450:	b25a      	sxtb	r2, r3
 8003452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8003458:	2301      	movs	r3, #1
 800345a:	637b      	str	r3, [r7, #52]	; 0x34
 800345c:	e001      	b.n	8003462 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800345e:	2300      	movs	r3, #0
 8003460:	637b      	str	r3, [r7, #52]	; 0x34
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	613b      	str	r3, [r7, #16]
	__asm volatile
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	f383 8811 	msr	BASEPRI, r3
}
 800346c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800346e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003470:	4618      	mov	r0, r3
 8003472:	3738      	adds	r7, #56	; 0x38
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	2b00      	cmp	r3, #0
 8003486:	d006      	beq.n	8003496 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f1c3 0307 	rsb	r3, r3, #7
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	e001      	b.n	800349a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003496:	2300      	movs	r3, #0
 8003498:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800349a:	68fb      	ldr	r3, [r7, #12]
	}
 800349c:	4618      	mov	r0, r3
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10d      	bne.n	80034e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d14d      	bne.n	800356a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 ff52 	bl	800437c <xTaskPriorityDisinherit>
 80034d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
 80034e0:	e043      	b.n	800356a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d119      	bne.n	800351c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6858      	ldr	r0, [r3, #4]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f0:	461a      	mov	r2, r3
 80034f2:	68b9      	ldr	r1, [r7, #8]
 80034f4:	f001 fd5e 	bl	8004fb4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003500:	441a      	add	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	429a      	cmp	r2, r3
 8003510:	d32b      	bcc.n	800356a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	e026      	b.n	800356a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	68d8      	ldr	r0, [r3, #12]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	461a      	mov	r2, r3
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	f001 fd44 	bl	8004fb4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	425b      	negs	r3, r3
 8003536:	441a      	add	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	68da      	ldr	r2, [r3, #12]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	429a      	cmp	r2, r3
 8003546:	d207      	bcs.n	8003558 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	425b      	negs	r3, r3
 8003552:	441a      	add	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d105      	bne.n	800356a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	3b01      	subs	r3, #1
 8003568:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003572:	697b      	ldr	r3, [r7, #20]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3718      	adds	r7, #24
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d018      	beq.n	80035c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	68da      	ldr	r2, [r3, #12]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	441a      	add	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d303      	bcc.n	80035b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68d9      	ldr	r1, [r3, #12]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	461a      	mov	r2, r3
 80035ba:	6838      	ldr	r0, [r7, #0]
 80035bc:	f001 fcfa 	bl	8004fb4 <memcpy>
	}
}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80035d0:	f001 f990 	bl	80048f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80035dc:	e011      	b.n	8003602 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d012      	beq.n	800360c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3324      	adds	r3, #36	; 0x24
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 fc76 	bl	8003edc <xTaskRemoveFromEventList>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80035f6:	f000 fd4b 	bl	8004090 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80035fa:	7bfb      	ldrb	r3, [r7, #15]
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003606:	2b00      	cmp	r3, #0
 8003608:	dce9      	bgt.n	80035de <prvUnlockQueue+0x16>
 800360a:	e000      	b.n	800360e <prvUnlockQueue+0x46>
					break;
 800360c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	22ff      	movs	r2, #255	; 0xff
 8003612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003616:	f001 f99d 	bl	8004954 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800361a:	f001 f96b 	bl	80048f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003624:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003626:	e011      	b.n	800364c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d012      	beq.n	8003656 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3310      	adds	r3, #16
 8003634:	4618      	mov	r0, r3
 8003636:	f000 fc51 	bl	8003edc <xTaskRemoveFromEventList>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003640:	f000 fd26 	bl	8004090 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003644:	7bbb      	ldrb	r3, [r7, #14]
 8003646:	3b01      	subs	r3, #1
 8003648:	b2db      	uxtb	r3, r3
 800364a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800364c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003650:	2b00      	cmp	r3, #0
 8003652:	dce9      	bgt.n	8003628 <prvUnlockQueue+0x60>
 8003654:	e000      	b.n	8003658 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003656:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	22ff      	movs	r2, #255	; 0xff
 800365c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003660:	f001 f978 	bl	8004954 <vPortExitCritical>
}
 8003664:	bf00      	nop
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003674:	f001 f93e 	bl	80048f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367c:	2b00      	cmp	r3, #0
 800367e:	d102      	bne.n	8003686 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003680:	2301      	movs	r3, #1
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	e001      	b.n	800368a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003686:	2300      	movs	r3, #0
 8003688:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800368a:	f001 f963 	bl	8004954 <vPortExitCritical>

	return xReturn;
 800368e:	68fb      	ldr	r3, [r7, #12]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80036a0:	f001 f928 	bl	80048f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d102      	bne.n	80036b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80036b0:	2301      	movs	r3, #1
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	e001      	b.n	80036ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036ba:	f001 f94b 	bl	8004954 <vPortExitCritical>

	return xReturn;
 80036be:	68fb      	ldr	r3, [r7, #12]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08e      	sub	sp, #56	; 0x38
 80036cc:	af04      	add	r7, sp, #16
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
 80036d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d10a      	bne.n	80036f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80036dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e0:	f383 8811 	msr	BASEPRI, r3
 80036e4:	f3bf 8f6f 	isb	sy
 80036e8:	f3bf 8f4f 	dsb	sy
 80036ec:	623b      	str	r3, [r7, #32]
}
 80036ee:	bf00      	nop
 80036f0:	e7fe      	b.n	80036f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80036f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10a      	bne.n	800370e <xTaskCreateStatic+0x46>
	__asm volatile
 80036f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036fc:	f383 8811 	msr	BASEPRI, r3
 8003700:	f3bf 8f6f 	isb	sy
 8003704:	f3bf 8f4f 	dsb	sy
 8003708:	61fb      	str	r3, [r7, #28]
}
 800370a:	bf00      	nop
 800370c:	e7fe      	b.n	800370c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800370e:	2354      	movs	r3, #84	; 0x54
 8003710:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	2b54      	cmp	r3, #84	; 0x54
 8003716:	d00a      	beq.n	800372e <xTaskCreateStatic+0x66>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	61bb      	str	r3, [r7, #24]
}
 800372a:	bf00      	nop
 800372c:	e7fe      	b.n	800372c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800372e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003732:	2b00      	cmp	r3, #0
 8003734:	d01e      	beq.n	8003774 <xTaskCreateStatic+0xac>
 8003736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01b      	beq.n	8003774 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800373c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800373e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003744:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	2202      	movs	r2, #2
 800374a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800374e:	2300      	movs	r3, #0
 8003750:	9303      	str	r3, [sp, #12]
 8003752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003754:	9302      	str	r3, [sp, #8]
 8003756:	f107 0314 	add.w	r3, r7, #20
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375e:	9300      	str	r3, [sp, #0]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	68b9      	ldr	r1, [r7, #8]
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 f850 	bl	800380c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800376c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800376e:	f000 f8d5 	bl	800391c <prvAddNewTaskToReadyList>
 8003772:	e001      	b.n	8003778 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003774:	2300      	movs	r3, #0
 8003776:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003778:	697b      	ldr	r3, [r7, #20]
	}
 800377a:	4618      	mov	r0, r3
 800377c:	3728      	adds	r7, #40	; 0x28
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003782:	b580      	push	{r7, lr}
 8003784:	b08c      	sub	sp, #48	; 0x30
 8003786:	af04      	add	r7, sp, #16
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	603b      	str	r3, [r7, #0]
 800378e:	4613      	mov	r3, r2
 8003790:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003792:	88fb      	ldrh	r3, [r7, #6]
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4618      	mov	r0, r3
 8003798:	f001 f9ce 	bl	8004b38 <pvPortMalloc>
 800379c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00e      	beq.n	80037c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80037a4:	2054      	movs	r0, #84	; 0x54
 80037a6:	f001 f9c7 	bl	8004b38 <pvPortMalloc>
 80037aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	631a      	str	r2, [r3, #48]	; 0x30
 80037b8:	e005      	b.n	80037c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80037ba:	6978      	ldr	r0, [r7, #20]
 80037bc:	f001 fa88 	bl	8004cd0 <vPortFree>
 80037c0:	e001      	b.n	80037c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d017      	beq.n	80037fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037d4:	88fa      	ldrh	r2, [r7, #6]
 80037d6:	2300      	movs	r3, #0
 80037d8:	9303      	str	r3, [sp, #12]
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	9302      	str	r3, [sp, #8]
 80037de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e0:	9301      	str	r3, [sp, #4]
 80037e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	68b9      	ldr	r1, [r7, #8]
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 f80e 	bl	800380c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80037f0:	69f8      	ldr	r0, [r7, #28]
 80037f2:	f000 f893 	bl	800391c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80037f6:	2301      	movs	r3, #1
 80037f8:	61bb      	str	r3, [r7, #24]
 80037fa:	e002      	b.n	8003802 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80037fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003800:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003802:	69bb      	ldr	r3, [r7, #24]
	}
 8003804:	4618      	mov	r0, r3
 8003806:	3720      	adds	r7, #32
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
 8003818:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800381a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003824:	3b01      	subs	r3, #1
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	f023 0307 	bic.w	r3, r3, #7
 8003832:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <prvInitialiseNewTask+0x48>
	__asm volatile
 800383e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003842:	f383 8811 	msr	BASEPRI, r3
 8003846:	f3bf 8f6f 	isb	sy
 800384a:	f3bf 8f4f 	dsb	sy
 800384e:	617b      	str	r3, [r7, #20]
}
 8003850:	bf00      	nop
 8003852:	e7fe      	b.n	8003852 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d01f      	beq.n	800389a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800385a:	2300      	movs	r3, #0
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	e012      	b.n	8003886 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	4413      	add	r3, r2
 8003866:	7819      	ldrb	r1, [r3, #0]
 8003868:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	4413      	add	r3, r2
 800386e:	3334      	adds	r3, #52	; 0x34
 8003870:	460a      	mov	r2, r1
 8003872:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	4413      	add	r3, r2
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d006      	beq.n	800388e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	3301      	adds	r3, #1
 8003884:	61fb      	str	r3, [r7, #28]
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	2b0f      	cmp	r3, #15
 800388a:	d9e9      	bls.n	8003860 <prvInitialiseNewTask+0x54>
 800388c:	e000      	b.n	8003890 <prvInitialiseNewTask+0x84>
			{
				break;
 800388e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003898:	e003      	b.n	80038a2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800389a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a4:	2b06      	cmp	r3, #6
 80038a6:	d901      	bls.n	80038ac <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038a8:	2306      	movs	r3, #6
 80038aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80038ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80038b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038b6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80038b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ba:	2200      	movs	r2, #0
 80038bc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c0:	3304      	adds	r3, #4
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fe ffc6 	bl	8002854 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ca:	3318      	adds	r3, #24
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fe ffc1 	bl	8002854 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80038d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038da:	f1c3 0207 	rsb	r2, r3, #7
 80038de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80038e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80038e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ea:	2200      	movs	r2, #0
 80038ec:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80038ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	68f9      	ldr	r1, [r7, #12]
 80038fa:	69b8      	ldr	r0, [r7, #24]
 80038fc:	f000 fecc 	bl	8004698 <pxPortInitialiseStack>
 8003900:	4602      	mov	r2, r0
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800390c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003910:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003912:	bf00      	nop
 8003914:	3720      	adds	r7, #32
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003924:	f000 ffe6 	bl	80048f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003928:	4b2a      	ldr	r3, [pc, #168]	; (80039d4 <prvAddNewTaskToReadyList+0xb8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	3301      	adds	r3, #1
 800392e:	4a29      	ldr	r2, [pc, #164]	; (80039d4 <prvAddNewTaskToReadyList+0xb8>)
 8003930:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003932:	4b29      	ldr	r3, [pc, #164]	; (80039d8 <prvAddNewTaskToReadyList+0xbc>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800393a:	4a27      	ldr	r2, [pc, #156]	; (80039d8 <prvAddNewTaskToReadyList+0xbc>)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003940:	4b24      	ldr	r3, [pc, #144]	; (80039d4 <prvAddNewTaskToReadyList+0xb8>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d110      	bne.n	800396a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003948:	f000 fbc6 	bl	80040d8 <prvInitialiseTaskLists>
 800394c:	e00d      	b.n	800396a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800394e:	4b23      	ldr	r3, [pc, #140]	; (80039dc <prvAddNewTaskToReadyList+0xc0>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003956:	4b20      	ldr	r3, [pc, #128]	; (80039d8 <prvAddNewTaskToReadyList+0xbc>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003960:	429a      	cmp	r2, r3
 8003962:	d802      	bhi.n	800396a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003964:	4a1c      	ldr	r2, [pc, #112]	; (80039d8 <prvAddNewTaskToReadyList+0xbc>)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800396a:	4b1d      	ldr	r3, [pc, #116]	; (80039e0 <prvAddNewTaskToReadyList+0xc4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	3301      	adds	r3, #1
 8003970:	4a1b      	ldr	r2, [pc, #108]	; (80039e0 <prvAddNewTaskToReadyList+0xc4>)
 8003972:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003978:	2201      	movs	r2, #1
 800397a:	409a      	lsls	r2, r3
 800397c:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <prvAddNewTaskToReadyList+0xc8>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4313      	orrs	r3, r2
 8003982:	4a18      	ldr	r2, [pc, #96]	; (80039e4 <prvAddNewTaskToReadyList+0xc8>)
 8003984:	6013      	str	r3, [r2, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4a15      	ldr	r2, [pc, #84]	; (80039e8 <prvAddNewTaskToReadyList+0xcc>)
 8003994:	441a      	add	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3304      	adds	r3, #4
 800399a:	4619      	mov	r1, r3
 800399c:	4610      	mov	r0, r2
 800399e:	f7fe ff66 	bl	800286e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80039a2:	f000 ffd7 	bl	8004954 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039a6:	4b0d      	ldr	r3, [pc, #52]	; (80039dc <prvAddNewTaskToReadyList+0xc0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00e      	beq.n	80039cc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039ae:	4b0a      	ldr	r3, [pc, #40]	; (80039d8 <prvAddNewTaskToReadyList+0xbc>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d207      	bcs.n	80039cc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039bc:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <prvAddNewTaskToReadyList+0xd0>)
 80039be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	f3bf 8f4f 	dsb	sy
 80039c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80039cc:	bf00      	nop
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	20000448 	.word	0x20000448
 80039d8:	20000348 	.word	0x20000348
 80039dc:	20000454 	.word	0x20000454
 80039e0:	20000464 	.word	0x20000464
 80039e4:	20000450 	.word	0x20000450
 80039e8:	2000034c 	.word	0x2000034c
 80039ec:	e000ed04 	.word	0xe000ed04

080039f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d017      	beq.n	8003a32 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a02:	4b13      	ldr	r3, [pc, #76]	; (8003a50 <vTaskDelay+0x60>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00a      	beq.n	8003a20 <vTaskDelay+0x30>
	__asm volatile
 8003a0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a0e:	f383 8811 	msr	BASEPRI, r3
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	f3bf 8f4f 	dsb	sy
 8003a1a:	60bb      	str	r3, [r7, #8]
}
 8003a1c:	bf00      	nop
 8003a1e:	e7fe      	b.n	8003a1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a20:	f000 f87a 	bl	8003b18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a24:	2100      	movs	r1, #0
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fdd0 	bl	80045cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a2c:	f000 f882 	bl	8003b34 <xTaskResumeAll>
 8003a30:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d107      	bne.n	8003a48 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003a38:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <vTaskDelay+0x64>)
 8003a3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	f3bf 8f4f 	dsb	sy
 8003a44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003a48:	bf00      	nop
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	20000470 	.word	0x20000470
 8003a54:	e000ed04 	.word	0xe000ed04

08003a58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b08a      	sub	sp, #40	; 0x28
 8003a5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a66:	463a      	mov	r2, r7
 8003a68:	1d39      	adds	r1, r7, #4
 8003a6a:	f107 0308 	add.w	r3, r7, #8
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fc fd8c 	bl	800058c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a74:	6839      	ldr	r1, [r7, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	9202      	str	r2, [sp, #8]
 8003a7c:	9301      	str	r3, [sp, #4]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	9300      	str	r3, [sp, #0]
 8003a82:	2300      	movs	r3, #0
 8003a84:	460a      	mov	r2, r1
 8003a86:	491e      	ldr	r1, [pc, #120]	; (8003b00 <vTaskStartScheduler+0xa8>)
 8003a88:	481e      	ldr	r0, [pc, #120]	; (8003b04 <vTaskStartScheduler+0xac>)
 8003a8a:	f7ff fe1d 	bl	80036c8 <xTaskCreateStatic>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	4a1d      	ldr	r2, [pc, #116]	; (8003b08 <vTaskStartScheduler+0xb0>)
 8003a92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a94:	4b1c      	ldr	r3, [pc, #112]	; (8003b08 <vTaskStartScheduler+0xb0>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	617b      	str	r3, [r7, #20]
 8003aa0:	e001      	b.n	8003aa6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d116      	bne.n	8003ada <vTaskStartScheduler+0x82>
	__asm volatile
 8003aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab0:	f383 8811 	msr	BASEPRI, r3
 8003ab4:	f3bf 8f6f 	isb	sy
 8003ab8:	f3bf 8f4f 	dsb	sy
 8003abc:	613b      	str	r3, [r7, #16]
}
 8003abe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ac0:	4b12      	ldr	r3, [pc, #72]	; (8003b0c <vTaskStartScheduler+0xb4>)
 8003ac2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ac6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003ac8:	4b11      	ldr	r3, [pc, #68]	; (8003b10 <vTaskStartScheduler+0xb8>)
 8003aca:	2201      	movs	r2, #1
 8003acc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ace:	4b11      	ldr	r3, [pc, #68]	; (8003b14 <vTaskStartScheduler+0xbc>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ad4:	f000 fe6c 	bl	80047b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ad8:	e00e      	b.n	8003af8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ae0:	d10a      	bne.n	8003af8 <vTaskStartScheduler+0xa0>
	__asm volatile
 8003ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae6:	f383 8811 	msr	BASEPRI, r3
 8003aea:	f3bf 8f6f 	isb	sy
 8003aee:	f3bf 8f4f 	dsb	sy
 8003af2:	60fb      	str	r3, [r7, #12]
}
 8003af4:	bf00      	nop
 8003af6:	e7fe      	b.n	8003af6 <vTaskStartScheduler+0x9e>
}
 8003af8:	bf00      	nop
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	080059a4 	.word	0x080059a4
 8003b04:	080040a9 	.word	0x080040a9
 8003b08:	2000046c 	.word	0x2000046c
 8003b0c:	20000468 	.word	0x20000468
 8003b10:	20000454 	.word	0x20000454
 8003b14:	2000044c 	.word	0x2000044c

08003b18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003b1c:	4b04      	ldr	r3, [pc, #16]	; (8003b30 <vTaskSuspendAll+0x18>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	3301      	adds	r3, #1
 8003b22:	4a03      	ldr	r2, [pc, #12]	; (8003b30 <vTaskSuspendAll+0x18>)
 8003b24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003b26:	bf00      	nop
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	20000470 	.word	0x20000470

08003b34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b42:	4b41      	ldr	r3, [pc, #260]	; (8003c48 <xTaskResumeAll+0x114>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d10a      	bne.n	8003b60 <xTaskResumeAll+0x2c>
	__asm volatile
 8003b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b4e:	f383 8811 	msr	BASEPRI, r3
 8003b52:	f3bf 8f6f 	isb	sy
 8003b56:	f3bf 8f4f 	dsb	sy
 8003b5a:	603b      	str	r3, [r7, #0]
}
 8003b5c:	bf00      	nop
 8003b5e:	e7fe      	b.n	8003b5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003b60:	f000 fec8 	bl	80048f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003b64:	4b38      	ldr	r3, [pc, #224]	; (8003c48 <xTaskResumeAll+0x114>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	4a37      	ldr	r2, [pc, #220]	; (8003c48 <xTaskResumeAll+0x114>)
 8003b6c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b6e:	4b36      	ldr	r3, [pc, #216]	; (8003c48 <xTaskResumeAll+0x114>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d161      	bne.n	8003c3a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b76:	4b35      	ldr	r3, [pc, #212]	; (8003c4c <xTaskResumeAll+0x118>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d05d      	beq.n	8003c3a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b7e:	e02e      	b.n	8003bde <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b80:	4b33      	ldr	r3, [pc, #204]	; (8003c50 <xTaskResumeAll+0x11c>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3318      	adds	r3, #24
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7fe fecb 	bl	8002928 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	3304      	adds	r3, #4
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7fe fec6 	bl	8002928 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	409a      	lsls	r2, r3
 8003ba4:	4b2b      	ldr	r3, [pc, #172]	; (8003c54 <xTaskResumeAll+0x120>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	4a2a      	ldr	r2, [pc, #168]	; (8003c54 <xTaskResumeAll+0x120>)
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4413      	add	r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	4a27      	ldr	r2, [pc, #156]	; (8003c58 <xTaskResumeAll+0x124>)
 8003bbc:	441a      	add	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	f7fe fe52 	bl	800286e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bce:	4b23      	ldr	r3, [pc, #140]	; (8003c5c <xTaskResumeAll+0x128>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d302      	bcc.n	8003bde <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003bd8:	4b21      	ldr	r3, [pc, #132]	; (8003c60 <xTaskResumeAll+0x12c>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003bde:	4b1c      	ldr	r3, [pc, #112]	; (8003c50 <xTaskResumeAll+0x11c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1cc      	bne.n	8003b80 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003bec:	f000 fb12 	bl	8004214 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003bf0:	4b1c      	ldr	r3, [pc, #112]	; (8003c64 <xTaskResumeAll+0x130>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d010      	beq.n	8003c1e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003bfc:	f000 f836 	bl	8003c6c <xTaskIncrementTick>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d002      	beq.n	8003c0c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003c06:	4b16      	ldr	r3, [pc, #88]	; (8003c60 <xTaskResumeAll+0x12c>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1f1      	bne.n	8003bfc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003c18:	4b12      	ldr	r3, [pc, #72]	; (8003c64 <xTaskResumeAll+0x130>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c1e:	4b10      	ldr	r3, [pc, #64]	; (8003c60 <xTaskResumeAll+0x12c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d009      	beq.n	8003c3a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c26:	2301      	movs	r3, #1
 8003c28:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c2a:	4b0f      	ldr	r3, [pc, #60]	; (8003c68 <xTaskResumeAll+0x134>)
 8003c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	f3bf 8f4f 	dsb	sy
 8003c36:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c3a:	f000 fe8b 	bl	8004954 <vPortExitCritical>

	return xAlreadyYielded;
 8003c3e:	68bb      	ldr	r3, [r7, #8]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	20000470 	.word	0x20000470
 8003c4c:	20000448 	.word	0x20000448
 8003c50:	20000408 	.word	0x20000408
 8003c54:	20000450 	.word	0x20000450
 8003c58:	2000034c 	.word	0x2000034c
 8003c5c:	20000348 	.word	0x20000348
 8003c60:	2000045c 	.word	0x2000045c
 8003c64:	20000458 	.word	0x20000458
 8003c68:	e000ed04 	.word	0xe000ed04

08003c6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c76:	4b4e      	ldr	r3, [pc, #312]	; (8003db0 <xTaskIncrementTick+0x144>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f040 808e 	bne.w	8003d9c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c80:	4b4c      	ldr	r3, [pc, #304]	; (8003db4 <xTaskIncrementTick+0x148>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	3301      	adds	r3, #1
 8003c86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c88:	4a4a      	ldr	r2, [pc, #296]	; (8003db4 <xTaskIncrementTick+0x148>)
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d120      	bne.n	8003cd6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c94:	4b48      	ldr	r3, [pc, #288]	; (8003db8 <xTaskIncrementTick+0x14c>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <xTaskIncrementTick+0x48>
	__asm volatile
 8003c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca2:	f383 8811 	msr	BASEPRI, r3
 8003ca6:	f3bf 8f6f 	isb	sy
 8003caa:	f3bf 8f4f 	dsb	sy
 8003cae:	603b      	str	r3, [r7, #0]
}
 8003cb0:	bf00      	nop
 8003cb2:	e7fe      	b.n	8003cb2 <xTaskIncrementTick+0x46>
 8003cb4:	4b40      	ldr	r3, [pc, #256]	; (8003db8 <xTaskIncrementTick+0x14c>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	4b40      	ldr	r3, [pc, #256]	; (8003dbc <xTaskIncrementTick+0x150>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a3e      	ldr	r2, [pc, #248]	; (8003db8 <xTaskIncrementTick+0x14c>)
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	4a3e      	ldr	r2, [pc, #248]	; (8003dbc <xTaskIncrementTick+0x150>)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6013      	str	r3, [r2, #0]
 8003cc8:	4b3d      	ldr	r3, [pc, #244]	; (8003dc0 <xTaskIncrementTick+0x154>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	4a3c      	ldr	r2, [pc, #240]	; (8003dc0 <xTaskIncrementTick+0x154>)
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	f000 fa9f 	bl	8004214 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003cd6:	4b3b      	ldr	r3, [pc, #236]	; (8003dc4 <xTaskIncrementTick+0x158>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d348      	bcc.n	8003d72 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ce0:	4b35      	ldr	r3, [pc, #212]	; (8003db8 <xTaskIncrementTick+0x14c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d104      	bne.n	8003cf4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cea:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <xTaskIncrementTick+0x158>)
 8003cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cf0:	601a      	str	r2, [r3, #0]
					break;
 8003cf2:	e03e      	b.n	8003d72 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cf4:	4b30      	ldr	r3, [pc, #192]	; (8003db8 <xTaskIncrementTick+0x14c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d203      	bcs.n	8003d14 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d0c:	4a2d      	ldr	r2, [pc, #180]	; (8003dc4 <xTaskIncrementTick+0x158>)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003d12:	e02e      	b.n	8003d72 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	3304      	adds	r3, #4
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fe fe05 	bl	8002928 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d004      	beq.n	8003d30 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	3318      	adds	r3, #24
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fe fdfc 	bl	8002928 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d34:	2201      	movs	r2, #1
 8003d36:	409a      	lsls	r2, r3
 8003d38:	4b23      	ldr	r3, [pc, #140]	; (8003dc8 <xTaskIncrementTick+0x15c>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	4a22      	ldr	r2, [pc, #136]	; (8003dc8 <xTaskIncrementTick+0x15c>)
 8003d40:	6013      	str	r3, [r2, #0]
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d46:	4613      	mov	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	4413      	add	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	4a1f      	ldr	r2, [pc, #124]	; (8003dcc <xTaskIncrementTick+0x160>)
 8003d50:	441a      	add	r2, r3
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	3304      	adds	r3, #4
 8003d56:	4619      	mov	r1, r3
 8003d58:	4610      	mov	r0, r2
 8003d5a:	f7fe fd88 	bl	800286e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d62:	4b1b      	ldr	r3, [pc, #108]	; (8003dd0 <xTaskIncrementTick+0x164>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d3b9      	bcc.n	8003ce0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d70:	e7b6      	b.n	8003ce0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d72:	4b17      	ldr	r3, [pc, #92]	; (8003dd0 <xTaskIncrementTick+0x164>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d78:	4914      	ldr	r1, [pc, #80]	; (8003dcc <xTaskIncrementTick+0x160>)
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d901      	bls.n	8003d8e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d8e:	4b11      	ldr	r3, [pc, #68]	; (8003dd4 <xTaskIncrementTick+0x168>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d007      	beq.n	8003da6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003d96:	2301      	movs	r3, #1
 8003d98:	617b      	str	r3, [r7, #20]
 8003d9a:	e004      	b.n	8003da6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d9c:	4b0e      	ldr	r3, [pc, #56]	; (8003dd8 <xTaskIncrementTick+0x16c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	3301      	adds	r3, #1
 8003da2:	4a0d      	ldr	r2, [pc, #52]	; (8003dd8 <xTaskIncrementTick+0x16c>)
 8003da4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003da6:	697b      	ldr	r3, [r7, #20]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20000470 	.word	0x20000470
 8003db4:	2000044c 	.word	0x2000044c
 8003db8:	20000400 	.word	0x20000400
 8003dbc:	20000404 	.word	0x20000404
 8003dc0:	20000460 	.word	0x20000460
 8003dc4:	20000468 	.word	0x20000468
 8003dc8:	20000450 	.word	0x20000450
 8003dcc:	2000034c 	.word	0x2000034c
 8003dd0:	20000348 	.word	0x20000348
 8003dd4:	2000045c 	.word	0x2000045c
 8003dd8:	20000458 	.word	0x20000458

08003ddc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b087      	sub	sp, #28
 8003de0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003de2:	4b27      	ldr	r3, [pc, #156]	; (8003e80 <vTaskSwitchContext+0xa4>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003dea:	4b26      	ldr	r3, [pc, #152]	; (8003e84 <vTaskSwitchContext+0xa8>)
 8003dec:	2201      	movs	r2, #1
 8003dee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003df0:	e03f      	b.n	8003e72 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8003df2:	4b24      	ldr	r3, [pc, #144]	; (8003e84 <vTaskSwitchContext+0xa8>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003df8:	4b23      	ldr	r3, [pc, #140]	; (8003e88 <vTaskSwitchContext+0xac>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	fab3 f383 	clz	r3, r3
 8003e04:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003e06:	7afb      	ldrb	r3, [r7, #11]
 8003e08:	f1c3 031f 	rsb	r3, r3, #31
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	491f      	ldr	r1, [pc, #124]	; (8003e8c <vTaskSwitchContext+0xb0>)
 8003e10:	697a      	ldr	r2, [r7, #20]
 8003e12:	4613      	mov	r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10a      	bne.n	8003e38 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e26:	f383 8811 	msr	BASEPRI, r3
 8003e2a:	f3bf 8f6f 	isb	sy
 8003e2e:	f3bf 8f4f 	dsb	sy
 8003e32:	607b      	str	r3, [r7, #4]
}
 8003e34:	bf00      	nop
 8003e36:	e7fe      	b.n	8003e36 <vTaskSwitchContext+0x5a>
 8003e38:	697a      	ldr	r2, [r7, #20]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	4413      	add	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4a12      	ldr	r2, [pc, #72]	; (8003e8c <vTaskSwitchContext+0xb0>)
 8003e44:	4413      	add	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	685a      	ldr	r2, [r3, #4]
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	605a      	str	r2, [r3, #4]
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	3308      	adds	r3, #8
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d104      	bne.n	8003e68 <vTaskSwitchContext+0x8c>
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	605a      	str	r2, [r3, #4]
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	4a08      	ldr	r2, [pc, #32]	; (8003e90 <vTaskSwitchContext+0xb4>)
 8003e70:	6013      	str	r3, [r2, #0]
}
 8003e72:	bf00      	nop
 8003e74:	371c      	adds	r7, #28
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20000470 	.word	0x20000470
 8003e84:	2000045c 	.word	0x2000045c
 8003e88:	20000450 	.word	0x20000450
 8003e8c:	2000034c 	.word	0x2000034c
 8003e90:	20000348 	.word	0x20000348

08003e94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	60fb      	str	r3, [r7, #12]
}
 8003eb6:	bf00      	nop
 8003eb8:	e7fe      	b.n	8003eb8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003eba:	4b07      	ldr	r3, [pc, #28]	; (8003ed8 <vTaskPlaceOnEventList+0x44>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3318      	adds	r3, #24
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fe fcf7 	bl	80028b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ec8:	2101      	movs	r1, #1
 8003eca:	6838      	ldr	r0, [r7, #0]
 8003ecc:	f000 fb7e 	bl	80045cc <prvAddCurrentTaskToDelayedList>
}
 8003ed0:	bf00      	nop
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20000348 	.word	0x20000348

08003edc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10a      	bne.n	8003f08 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef6:	f383 8811 	msr	BASEPRI, r3
 8003efa:	f3bf 8f6f 	isb	sy
 8003efe:	f3bf 8f4f 	dsb	sy
 8003f02:	60fb      	str	r3, [r7, #12]
}
 8003f04:	bf00      	nop
 8003f06:	e7fe      	b.n	8003f06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	3318      	adds	r3, #24
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fe fd0b 	bl	8002928 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f12:	4b1d      	ldr	r3, [pc, #116]	; (8003f88 <xTaskRemoveFromEventList+0xac>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d11c      	bne.n	8003f54 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f7fe fd02 	bl	8002928 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f28:	2201      	movs	r2, #1
 8003f2a:	409a      	lsls	r2, r3
 8003f2c:	4b17      	ldr	r3, [pc, #92]	; (8003f8c <xTaskRemoveFromEventList+0xb0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	4a16      	ldr	r2, [pc, #88]	; (8003f8c <xTaskRemoveFromEventList+0xb0>)
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4a13      	ldr	r2, [pc, #76]	; (8003f90 <xTaskRemoveFromEventList+0xb4>)
 8003f44:	441a      	add	r2, r3
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	3304      	adds	r3, #4
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4610      	mov	r0, r2
 8003f4e:	f7fe fc8e 	bl	800286e <vListInsertEnd>
 8003f52:	e005      	b.n	8003f60 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	3318      	adds	r3, #24
 8003f58:	4619      	mov	r1, r3
 8003f5a:	480e      	ldr	r0, [pc, #56]	; (8003f94 <xTaskRemoveFromEventList+0xb8>)
 8003f5c:	f7fe fc87 	bl	800286e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f64:	4b0c      	ldr	r3, [pc, #48]	; (8003f98 <xTaskRemoveFromEventList+0xbc>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d905      	bls.n	8003f7a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f72:	4b0a      	ldr	r3, [pc, #40]	; (8003f9c <xTaskRemoveFromEventList+0xc0>)
 8003f74:	2201      	movs	r2, #1
 8003f76:	601a      	str	r2, [r3, #0]
 8003f78:	e001      	b.n	8003f7e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f7e:	697b      	ldr	r3, [r7, #20]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	20000470 	.word	0x20000470
 8003f8c:	20000450 	.word	0x20000450
 8003f90:	2000034c 	.word	0x2000034c
 8003f94:	20000408 	.word	0x20000408
 8003f98:	20000348 	.word	0x20000348
 8003f9c:	2000045c 	.word	0x2000045c

08003fa0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fa8:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <vTaskInternalSetTimeOutState+0x24>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fb0:	4b05      	ldr	r3, [pc, #20]	; (8003fc8 <vTaskInternalSetTimeOutState+0x28>)
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	605a      	str	r2, [r3, #4]
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	20000460 	.word	0x20000460
 8003fc8:	2000044c 	.word	0x2000044c

08003fcc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b088      	sub	sp, #32
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10a      	bne.n	8003ff2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe0:	f383 8811 	msr	BASEPRI, r3
 8003fe4:	f3bf 8f6f 	isb	sy
 8003fe8:	f3bf 8f4f 	dsb	sy
 8003fec:	613b      	str	r3, [r7, #16]
}
 8003fee:	bf00      	nop
 8003ff0:	e7fe      	b.n	8003ff0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d10a      	bne.n	800400e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffc:	f383 8811 	msr	BASEPRI, r3
 8004000:	f3bf 8f6f 	isb	sy
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	60fb      	str	r3, [r7, #12]
}
 800400a:	bf00      	nop
 800400c:	e7fe      	b.n	800400c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800400e:	f000 fc71 	bl	80048f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004012:	4b1d      	ldr	r3, [pc, #116]	; (8004088 <xTaskCheckForTimeOut+0xbc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800402a:	d102      	bne.n	8004032 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800402c:	2300      	movs	r3, #0
 800402e:	61fb      	str	r3, [r7, #28]
 8004030:	e023      	b.n	800407a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	4b15      	ldr	r3, [pc, #84]	; (800408c <xTaskCheckForTimeOut+0xc0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d007      	beq.n	800404e <xTaskCheckForTimeOut+0x82>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	429a      	cmp	r2, r3
 8004046:	d302      	bcc.n	800404e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004048:	2301      	movs	r3, #1
 800404a:	61fb      	str	r3, [r7, #28]
 800404c:	e015      	b.n	800407a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	429a      	cmp	r2, r3
 8004056:	d20b      	bcs.n	8004070 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	1ad2      	subs	r2, r2, r3
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7ff ff9b 	bl	8003fa0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800406a:	2300      	movs	r3, #0
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	e004      	b.n	800407a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004076:	2301      	movs	r3, #1
 8004078:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800407a:	f000 fc6b 	bl	8004954 <vPortExitCritical>

	return xReturn;
 800407e:	69fb      	ldr	r3, [r7, #28]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3720      	adds	r7, #32
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	2000044c 	.word	0x2000044c
 800408c:	20000460 	.word	0x20000460

08004090 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004094:	4b03      	ldr	r3, [pc, #12]	; (80040a4 <vTaskMissedYield+0x14>)
 8004096:	2201      	movs	r2, #1
 8004098:	601a      	str	r2, [r3, #0]
}
 800409a:	bf00      	nop
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	2000045c 	.word	0x2000045c

080040a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040b0:	f000 f852 	bl	8004158 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040b4:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <prvIdleTask+0x28>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d9f9      	bls.n	80040b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040bc:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <prvIdleTask+0x2c>)
 80040be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040cc:	e7f0      	b.n	80040b0 <prvIdleTask+0x8>
 80040ce:	bf00      	nop
 80040d0:	2000034c 	.word	0x2000034c
 80040d4:	e000ed04 	.word	0xe000ed04

080040d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040de:	2300      	movs	r3, #0
 80040e0:	607b      	str	r3, [r7, #4]
 80040e2:	e00c      	b.n	80040fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	4613      	mov	r3, r2
 80040e8:	009b      	lsls	r3, r3, #2
 80040ea:	4413      	add	r3, r2
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	4a12      	ldr	r2, [pc, #72]	; (8004138 <prvInitialiseTaskLists+0x60>)
 80040f0:	4413      	add	r3, r2
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fe fb8e 	bl	8002814 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	3301      	adds	r3, #1
 80040fc:	607b      	str	r3, [r7, #4]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b06      	cmp	r3, #6
 8004102:	d9ef      	bls.n	80040e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004104:	480d      	ldr	r0, [pc, #52]	; (800413c <prvInitialiseTaskLists+0x64>)
 8004106:	f7fe fb85 	bl	8002814 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800410a:	480d      	ldr	r0, [pc, #52]	; (8004140 <prvInitialiseTaskLists+0x68>)
 800410c:	f7fe fb82 	bl	8002814 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004110:	480c      	ldr	r0, [pc, #48]	; (8004144 <prvInitialiseTaskLists+0x6c>)
 8004112:	f7fe fb7f 	bl	8002814 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004116:	480c      	ldr	r0, [pc, #48]	; (8004148 <prvInitialiseTaskLists+0x70>)
 8004118:	f7fe fb7c 	bl	8002814 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800411c:	480b      	ldr	r0, [pc, #44]	; (800414c <prvInitialiseTaskLists+0x74>)
 800411e:	f7fe fb79 	bl	8002814 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004122:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <prvInitialiseTaskLists+0x78>)
 8004124:	4a05      	ldr	r2, [pc, #20]	; (800413c <prvInitialiseTaskLists+0x64>)
 8004126:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004128:	4b0a      	ldr	r3, [pc, #40]	; (8004154 <prvInitialiseTaskLists+0x7c>)
 800412a:	4a05      	ldr	r2, [pc, #20]	; (8004140 <prvInitialiseTaskLists+0x68>)
 800412c:	601a      	str	r2, [r3, #0]
}
 800412e:	bf00      	nop
 8004130:	3708      	adds	r7, #8
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	2000034c 	.word	0x2000034c
 800413c:	200003d8 	.word	0x200003d8
 8004140:	200003ec 	.word	0x200003ec
 8004144:	20000408 	.word	0x20000408
 8004148:	2000041c 	.word	0x2000041c
 800414c:	20000434 	.word	0x20000434
 8004150:	20000400 	.word	0x20000400
 8004154:	20000404 	.word	0x20000404

08004158 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800415e:	e019      	b.n	8004194 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004160:	f000 fbc8 	bl	80048f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004164:	4b10      	ldr	r3, [pc, #64]	; (80041a8 <prvCheckTasksWaitingTermination+0x50>)
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	3304      	adds	r3, #4
 8004170:	4618      	mov	r0, r3
 8004172:	f7fe fbd9 	bl	8002928 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004176:	4b0d      	ldr	r3, [pc, #52]	; (80041ac <prvCheckTasksWaitingTermination+0x54>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	3b01      	subs	r3, #1
 800417c:	4a0b      	ldr	r2, [pc, #44]	; (80041ac <prvCheckTasksWaitingTermination+0x54>)
 800417e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <prvCheckTasksWaitingTermination+0x58>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	3b01      	subs	r3, #1
 8004186:	4a0a      	ldr	r2, [pc, #40]	; (80041b0 <prvCheckTasksWaitingTermination+0x58>)
 8004188:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800418a:	f000 fbe3 	bl	8004954 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f810 	bl	80041b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004194:	4b06      	ldr	r3, [pc, #24]	; (80041b0 <prvCheckTasksWaitingTermination+0x58>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1e1      	bne.n	8004160 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800419c:	bf00      	nop
 800419e:	bf00      	nop
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	2000041c 	.word	0x2000041c
 80041ac:	20000448 	.word	0x20000448
 80041b0:	20000430 	.word	0x20000430

080041b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d108      	bne.n	80041d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 fd80 	bl	8004cd0 <vPortFree>
				vPortFree( pxTCB );
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fd7d 	bl	8004cd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041d6:	e018      	b.n	800420a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d103      	bne.n	80041ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 fd74 	bl	8004cd0 <vPortFree>
	}
 80041e8:	e00f      	b.n	800420a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d00a      	beq.n	800420a <prvDeleteTCB+0x56>
	__asm volatile
 80041f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f8:	f383 8811 	msr	BASEPRI, r3
 80041fc:	f3bf 8f6f 	isb	sy
 8004200:	f3bf 8f4f 	dsb	sy
 8004204:	60fb      	str	r3, [r7, #12]
}
 8004206:	bf00      	nop
 8004208:	e7fe      	b.n	8004208 <prvDeleteTCB+0x54>
	}
 800420a:	bf00      	nop
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800421a:	4b0c      	ldr	r3, [pc, #48]	; (800424c <prvResetNextTaskUnblockTime+0x38>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d104      	bne.n	800422e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004224:	4b0a      	ldr	r3, [pc, #40]	; (8004250 <prvResetNextTaskUnblockTime+0x3c>)
 8004226:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800422a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800422c:	e008      	b.n	8004240 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800422e:	4b07      	ldr	r3, [pc, #28]	; (800424c <prvResetNextTaskUnblockTime+0x38>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4a04      	ldr	r2, [pc, #16]	; (8004250 <prvResetNextTaskUnblockTime+0x3c>)
 800423e:	6013      	str	r3, [r2, #0]
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	20000400 	.word	0x20000400
 8004250:	20000468 	.word	0x20000468

08004254 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800425a:	4b0b      	ldr	r3, [pc, #44]	; (8004288 <xTaskGetSchedulerState+0x34>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d102      	bne.n	8004268 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004262:	2301      	movs	r3, #1
 8004264:	607b      	str	r3, [r7, #4]
 8004266:	e008      	b.n	800427a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004268:	4b08      	ldr	r3, [pc, #32]	; (800428c <xTaskGetSchedulerState+0x38>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d102      	bne.n	8004276 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004270:	2302      	movs	r3, #2
 8004272:	607b      	str	r3, [r7, #4]
 8004274:	e001      	b.n	800427a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004276:	2300      	movs	r3, #0
 8004278:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800427a:	687b      	ldr	r3, [r7, #4]
	}
 800427c:	4618      	mov	r0, r3
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	20000454 	.word	0x20000454
 800428c:	20000470 	.word	0x20000470

08004290 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d05e      	beq.n	8004364 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042aa:	4b31      	ldr	r3, [pc, #196]	; (8004370 <xTaskPriorityInherit+0xe0>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d24e      	bcs.n	8004352 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	db06      	blt.n	80042ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042bc:	4b2c      	ldr	r3, [pc, #176]	; (8004370 <xTaskPriorityInherit+0xe0>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c2:	f1c3 0207 	rsb	r2, r3, #7
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	6959      	ldr	r1, [r3, #20]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d2:	4613      	mov	r3, r2
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4a26      	ldr	r2, [pc, #152]	; (8004374 <xTaskPriorityInherit+0xe4>)
 80042dc:	4413      	add	r3, r2
 80042de:	4299      	cmp	r1, r3
 80042e0:	d12f      	bne.n	8004342 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	3304      	adds	r3, #4
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe fb1e 	bl	8002928 <uxListRemove>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10a      	bne.n	8004308 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f6:	2201      	movs	r2, #1
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	43da      	mvns	r2, r3
 80042fe:	4b1e      	ldr	r3, [pc, #120]	; (8004378 <xTaskPriorityInherit+0xe8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4013      	ands	r3, r2
 8004304:	4a1c      	ldr	r2, [pc, #112]	; (8004378 <xTaskPriorityInherit+0xe8>)
 8004306:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004308:	4b19      	ldr	r3, [pc, #100]	; (8004370 <xTaskPriorityInherit+0xe0>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004316:	2201      	movs	r2, #1
 8004318:	409a      	lsls	r2, r3
 800431a:	4b17      	ldr	r3, [pc, #92]	; (8004378 <xTaskPriorityInherit+0xe8>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4313      	orrs	r3, r2
 8004320:	4a15      	ldr	r2, [pc, #84]	; (8004378 <xTaskPriorityInherit+0xe8>)
 8004322:	6013      	str	r3, [r2, #0]
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004328:	4613      	mov	r3, r2
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	4413      	add	r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4a10      	ldr	r2, [pc, #64]	; (8004374 <xTaskPriorityInherit+0xe4>)
 8004332:	441a      	add	r2, r3
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	3304      	adds	r3, #4
 8004338:	4619      	mov	r1, r3
 800433a:	4610      	mov	r0, r2
 800433c:	f7fe fa97 	bl	800286e <vListInsertEnd>
 8004340:	e004      	b.n	800434c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004342:	4b0b      	ldr	r3, [pc, #44]	; (8004370 <xTaskPriorityInherit+0xe0>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800434c:	2301      	movs	r3, #1
 800434e:	60fb      	str	r3, [r7, #12]
 8004350:	e008      	b.n	8004364 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004356:	4b06      	ldr	r3, [pc, #24]	; (8004370 <xTaskPriorityInherit+0xe0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800435c:	429a      	cmp	r2, r3
 800435e:	d201      	bcs.n	8004364 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004360:	2301      	movs	r3, #1
 8004362:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004364:	68fb      	ldr	r3, [r7, #12]
	}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20000348 	.word	0x20000348
 8004374:	2000034c 	.word	0x2000034c
 8004378:	20000450 	.word	0x20000450

0800437c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004388:	2300      	movs	r3, #0
 800438a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d06e      	beq.n	8004470 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004392:	4b3a      	ldr	r3, [pc, #232]	; (800447c <xTaskPriorityDisinherit+0x100>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	429a      	cmp	r2, r3
 800439a:	d00a      	beq.n	80043b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800439c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a0:	f383 8811 	msr	BASEPRI, r3
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	60fb      	str	r3, [r7, #12]
}
 80043ae:	bf00      	nop
 80043b0:	e7fe      	b.n	80043b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d10a      	bne.n	80043d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80043ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	60bb      	str	r3, [r7, #8]
}
 80043cc:	bf00      	nop
 80043ce:	e7fe      	b.n	80043ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d4:	1e5a      	subs	r2, r3, #1
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d044      	beq.n	8004470 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d140      	bne.n	8004470 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	3304      	adds	r3, #4
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fe fa98 	bl	8002928 <uxListRemove>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d115      	bne.n	800442a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004402:	491f      	ldr	r1, [pc, #124]	; (8004480 <xTaskPriorityDisinherit+0x104>)
 8004404:	4613      	mov	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10a      	bne.n	800442a <xTaskPriorityDisinherit+0xae>
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	2201      	movs	r2, #1
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	43da      	mvns	r2, r3
 8004420:	4b18      	ldr	r3, [pc, #96]	; (8004484 <xTaskPriorityDisinherit+0x108>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4013      	ands	r3, r2
 8004426:	4a17      	ldr	r2, [pc, #92]	; (8004484 <xTaskPriorityDisinherit+0x108>)
 8004428:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	f1c3 0207 	rsb	r2, r3, #7
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004442:	2201      	movs	r2, #1
 8004444:	409a      	lsls	r2, r3
 8004446:	4b0f      	ldr	r3, [pc, #60]	; (8004484 <xTaskPriorityDisinherit+0x108>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4313      	orrs	r3, r2
 800444c:	4a0d      	ldr	r2, [pc, #52]	; (8004484 <xTaskPriorityDisinherit+0x108>)
 800444e:	6013      	str	r3, [r2, #0]
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004454:	4613      	mov	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4a08      	ldr	r2, [pc, #32]	; (8004480 <xTaskPriorityDisinherit+0x104>)
 800445e:	441a      	add	r2, r3
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	3304      	adds	r3, #4
 8004464:	4619      	mov	r1, r3
 8004466:	4610      	mov	r0, r2
 8004468:	f7fe fa01 	bl	800286e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800446c:	2301      	movs	r3, #1
 800446e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004470:	697b      	ldr	r3, [r7, #20]
	}
 8004472:	4618      	mov	r0, r3
 8004474:	3718      	adds	r7, #24
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}
 800447a:	bf00      	nop
 800447c:	20000348 	.word	0x20000348
 8004480:	2000034c 	.word	0x2000034c
 8004484:	20000450 	.word	0x20000450

08004488 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004496:	2301      	movs	r3, #1
 8004498:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d077      	beq.n	8004590 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80044a0:	69bb      	ldr	r3, [r7, #24]
 80044a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10a      	bne.n	80044be <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	60fb      	str	r3, [r7, #12]
}
 80044ba:	bf00      	nop
 80044bc:	e7fe      	b.n	80044bc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d902      	bls.n	80044ce <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	61fb      	str	r3, [r7, #28]
 80044cc:	e002      	b.n	80044d4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d8:	69fa      	ldr	r2, [r7, #28]
 80044da:	429a      	cmp	r2, r3
 80044dc:	d058      	beq.n	8004590 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d153      	bne.n	8004590 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80044e8:	4b2b      	ldr	r3, [pc, #172]	; (8004598 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d10a      	bne.n	8004508 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80044f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044f6:	f383 8811 	msr	BASEPRI, r3
 80044fa:	f3bf 8f6f 	isb	sy
 80044fe:	f3bf 8f4f 	dsb	sy
 8004502:	60bb      	str	r3, [r7, #8]
}
 8004504:	bf00      	nop
 8004506:	e7fe      	b.n	8004506 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800450c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800450e:	69bb      	ldr	r3, [r7, #24]
 8004510:	69fa      	ldr	r2, [r7, #28]
 8004512:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	699b      	ldr	r3, [r3, #24]
 8004518:	2b00      	cmp	r3, #0
 800451a:	db04      	blt.n	8004526 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	f1c3 0207 	rsb	r2, r3, #7
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	6959      	ldr	r1, [r3, #20]
 800452a:	693a      	ldr	r2, [r7, #16]
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4a19      	ldr	r2, [pc, #100]	; (800459c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004536:	4413      	add	r3, r2
 8004538:	4299      	cmp	r1, r3
 800453a:	d129      	bne.n	8004590 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	3304      	adds	r3, #4
 8004540:	4618      	mov	r0, r3
 8004542:	f7fe f9f1 	bl	8002928 <uxListRemove>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d10a      	bne.n	8004562 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004550:	2201      	movs	r2, #1
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	43da      	mvns	r2, r3
 8004558:	4b11      	ldr	r3, [pc, #68]	; (80045a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4013      	ands	r3, r2
 800455e:	4a10      	ldr	r2, [pc, #64]	; (80045a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004560:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004566:	2201      	movs	r2, #1
 8004568:	409a      	lsls	r2, r3
 800456a:	4b0d      	ldr	r3, [pc, #52]	; (80045a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4313      	orrs	r3, r2
 8004570:	4a0b      	ldr	r2, [pc, #44]	; (80045a0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004572:	6013      	str	r3, [r2, #0]
 8004574:	69bb      	ldr	r3, [r7, #24]
 8004576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004578:	4613      	mov	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	4a06      	ldr	r2, [pc, #24]	; (800459c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004582:	441a      	add	r2, r3
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	3304      	adds	r3, #4
 8004588:	4619      	mov	r1, r3
 800458a:	4610      	mov	r0, r2
 800458c:	f7fe f96f 	bl	800286e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004590:	bf00      	nop
 8004592:	3720      	adds	r7, #32
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	20000348 	.word	0x20000348
 800459c:	2000034c 	.word	0x2000034c
 80045a0:	20000450 	.word	0x20000450

080045a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80045a4:	b480      	push	{r7}
 80045a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80045a8:	4b07      	ldr	r3, [pc, #28]	; (80045c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d004      	beq.n	80045ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80045b0:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045b6:	3201      	adds	r2, #1
 80045b8:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80045ba:	4b03      	ldr	r3, [pc, #12]	; (80045c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80045bc:	681b      	ldr	r3, [r3, #0]
	}
 80045be:	4618      	mov	r0, r3
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	20000348 	.word	0x20000348

080045cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80045d6:	4b29      	ldr	r3, [pc, #164]	; (800467c <prvAddCurrentTaskToDelayedList+0xb0>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045dc:	4b28      	ldr	r3, [pc, #160]	; (8004680 <prvAddCurrentTaskToDelayedList+0xb4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	3304      	adds	r3, #4
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fe f9a0 	bl	8002928 <uxListRemove>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d10b      	bne.n	8004606 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80045ee:	4b24      	ldr	r3, [pc, #144]	; (8004680 <prvAddCurrentTaskToDelayedList+0xb4>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	2201      	movs	r2, #1
 80045f6:	fa02 f303 	lsl.w	r3, r2, r3
 80045fa:	43da      	mvns	r2, r3
 80045fc:	4b21      	ldr	r3, [pc, #132]	; (8004684 <prvAddCurrentTaskToDelayedList+0xb8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4013      	ands	r3, r2
 8004602:	4a20      	ldr	r2, [pc, #128]	; (8004684 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004604:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800460c:	d10a      	bne.n	8004624 <prvAddCurrentTaskToDelayedList+0x58>
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d007      	beq.n	8004624 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004614:	4b1a      	ldr	r3, [pc, #104]	; (8004680 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	3304      	adds	r3, #4
 800461a:	4619      	mov	r1, r3
 800461c:	481a      	ldr	r0, [pc, #104]	; (8004688 <prvAddCurrentTaskToDelayedList+0xbc>)
 800461e:	f7fe f926 	bl	800286e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004622:	e026      	b.n	8004672 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4413      	add	r3, r2
 800462a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800462c:	4b14      	ldr	r3, [pc, #80]	; (8004680 <prvAddCurrentTaskToDelayedList+0xb4>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68ba      	ldr	r2, [r7, #8]
 8004632:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	429a      	cmp	r2, r3
 800463a:	d209      	bcs.n	8004650 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800463c:	4b13      	ldr	r3, [pc, #76]	; (800468c <prvAddCurrentTaskToDelayedList+0xc0>)
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	4b0f      	ldr	r3, [pc, #60]	; (8004680 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3304      	adds	r3, #4
 8004646:	4619      	mov	r1, r3
 8004648:	4610      	mov	r0, r2
 800464a:	f7fe f934 	bl	80028b6 <vListInsert>
}
 800464e:	e010      	b.n	8004672 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004650:	4b0f      	ldr	r3, [pc, #60]	; (8004690 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	4b0a      	ldr	r3, [pc, #40]	; (8004680 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3304      	adds	r3, #4
 800465a:	4619      	mov	r1, r3
 800465c:	4610      	mov	r0, r2
 800465e:	f7fe f92a 	bl	80028b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004662:	4b0c      	ldr	r3, [pc, #48]	; (8004694 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	429a      	cmp	r2, r3
 800466a:	d202      	bcs.n	8004672 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800466c:	4a09      	ldr	r2, [pc, #36]	; (8004694 <prvAddCurrentTaskToDelayedList+0xc8>)
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	6013      	str	r3, [r2, #0]
}
 8004672:	bf00      	nop
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	2000044c 	.word	0x2000044c
 8004680:	20000348 	.word	0x20000348
 8004684:	20000450 	.word	0x20000450
 8004688:	20000434 	.word	0x20000434
 800468c:	20000404 	.word	0x20000404
 8004690:	20000400 	.word	0x20000400
 8004694:	20000468 	.word	0x20000468

08004698 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	3b04      	subs	r3, #4
 80046a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80046b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	3b04      	subs	r3, #4
 80046b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f023 0201 	bic.w	r2, r3, #1
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3b04      	subs	r3, #4
 80046c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80046c8:	4a0c      	ldr	r2, [pc, #48]	; (80046fc <pxPortInitialiseStack+0x64>)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	3b14      	subs	r3, #20
 80046d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	3b04      	subs	r3, #4
 80046de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f06f 0202 	mvn.w	r2, #2
 80046e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	3b20      	subs	r3, #32
 80046ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80046ee:	68fb      	ldr	r3, [r7, #12]
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3714      	adds	r7, #20
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	08004701 	.word	0x08004701

08004700 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004700:	b480      	push	{r7}
 8004702:	b085      	sub	sp, #20
 8004704:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004706:	2300      	movs	r3, #0
 8004708:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800470a:	4b12      	ldr	r3, [pc, #72]	; (8004754 <prvTaskExitError+0x54>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004712:	d00a      	beq.n	800472a <prvTaskExitError+0x2a>
	__asm volatile
 8004714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	60fb      	str	r3, [r7, #12]
}
 8004726:	bf00      	nop
 8004728:	e7fe      	b.n	8004728 <prvTaskExitError+0x28>
	__asm volatile
 800472a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472e:	f383 8811 	msr	BASEPRI, r3
 8004732:	f3bf 8f6f 	isb	sy
 8004736:	f3bf 8f4f 	dsb	sy
 800473a:	60bb      	str	r3, [r7, #8]
}
 800473c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800473e:	bf00      	nop
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0fc      	beq.n	8004740 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004746:	bf00      	nop
 8004748:	bf00      	nop
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	2000000c 	.word	0x2000000c
	...

08004760 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004760:	4b07      	ldr	r3, [pc, #28]	; (8004780 <pxCurrentTCBConst2>)
 8004762:	6819      	ldr	r1, [r3, #0]
 8004764:	6808      	ldr	r0, [r1, #0]
 8004766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800476a:	f380 8809 	msr	PSP, r0
 800476e:	f3bf 8f6f 	isb	sy
 8004772:	f04f 0000 	mov.w	r0, #0
 8004776:	f380 8811 	msr	BASEPRI, r0
 800477a:	4770      	bx	lr
 800477c:	f3af 8000 	nop.w

08004780 <pxCurrentTCBConst2>:
 8004780:	20000348 	.word	0x20000348
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop

08004788 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004788:	4808      	ldr	r0, [pc, #32]	; (80047ac <prvPortStartFirstTask+0x24>)
 800478a:	6800      	ldr	r0, [r0, #0]
 800478c:	6800      	ldr	r0, [r0, #0]
 800478e:	f380 8808 	msr	MSP, r0
 8004792:	f04f 0000 	mov.w	r0, #0
 8004796:	f380 8814 	msr	CONTROL, r0
 800479a:	b662      	cpsie	i
 800479c:	b661      	cpsie	f
 800479e:	f3bf 8f4f 	dsb	sy
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	df00      	svc	0
 80047a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047aa:	bf00      	nop
 80047ac:	e000ed08 	.word	0xe000ed08

080047b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047b6:	4b46      	ldr	r3, [pc, #280]	; (80048d0 <xPortStartScheduler+0x120>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a46      	ldr	r2, [pc, #280]	; (80048d4 <xPortStartScheduler+0x124>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d10a      	bne.n	80047d6 <xPortStartScheduler+0x26>
	__asm volatile
 80047c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c4:	f383 8811 	msr	BASEPRI, r3
 80047c8:	f3bf 8f6f 	isb	sy
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	613b      	str	r3, [r7, #16]
}
 80047d2:	bf00      	nop
 80047d4:	e7fe      	b.n	80047d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80047d6:	4b3e      	ldr	r3, [pc, #248]	; (80048d0 <xPortStartScheduler+0x120>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a3f      	ldr	r2, [pc, #252]	; (80048d8 <xPortStartScheduler+0x128>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d10a      	bne.n	80047f6 <xPortStartScheduler+0x46>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	60fb      	str	r3, [r7, #12]
}
 80047f2:	bf00      	nop
 80047f4:	e7fe      	b.n	80047f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80047f6:	4b39      	ldr	r3, [pc, #228]	; (80048dc <xPortStartScheduler+0x12c>)
 80047f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	22ff      	movs	r2, #255	; 0xff
 8004806:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	b2db      	uxtb	r3, r3
 800480e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004810:	78fb      	ldrb	r3, [r7, #3]
 8004812:	b2db      	uxtb	r3, r3
 8004814:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004818:	b2da      	uxtb	r2, r3
 800481a:	4b31      	ldr	r3, [pc, #196]	; (80048e0 <xPortStartScheduler+0x130>)
 800481c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800481e:	4b31      	ldr	r3, [pc, #196]	; (80048e4 <xPortStartScheduler+0x134>)
 8004820:	2207      	movs	r2, #7
 8004822:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004824:	e009      	b.n	800483a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004826:	4b2f      	ldr	r3, [pc, #188]	; (80048e4 <xPortStartScheduler+0x134>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3b01      	subs	r3, #1
 800482c:	4a2d      	ldr	r2, [pc, #180]	; (80048e4 <xPortStartScheduler+0x134>)
 800482e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004830:	78fb      	ldrb	r3, [r7, #3]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	b2db      	uxtb	r3, r3
 8004838:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800483a:	78fb      	ldrb	r3, [r7, #3]
 800483c:	b2db      	uxtb	r3, r3
 800483e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004842:	2b80      	cmp	r3, #128	; 0x80
 8004844:	d0ef      	beq.n	8004826 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004846:	4b27      	ldr	r3, [pc, #156]	; (80048e4 <xPortStartScheduler+0x134>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f1c3 0307 	rsb	r3, r3, #7
 800484e:	2b04      	cmp	r3, #4
 8004850:	d00a      	beq.n	8004868 <xPortStartScheduler+0xb8>
	__asm volatile
 8004852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004856:	f383 8811 	msr	BASEPRI, r3
 800485a:	f3bf 8f6f 	isb	sy
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	60bb      	str	r3, [r7, #8]
}
 8004864:	bf00      	nop
 8004866:	e7fe      	b.n	8004866 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004868:	4b1e      	ldr	r3, [pc, #120]	; (80048e4 <xPortStartScheduler+0x134>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	021b      	lsls	r3, r3, #8
 800486e:	4a1d      	ldr	r2, [pc, #116]	; (80048e4 <xPortStartScheduler+0x134>)
 8004870:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004872:	4b1c      	ldr	r3, [pc, #112]	; (80048e4 <xPortStartScheduler+0x134>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800487a:	4a1a      	ldr	r2, [pc, #104]	; (80048e4 <xPortStartScheduler+0x134>)
 800487c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	b2da      	uxtb	r2, r3
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004886:	4b18      	ldr	r3, [pc, #96]	; (80048e8 <xPortStartScheduler+0x138>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a17      	ldr	r2, [pc, #92]	; (80048e8 <xPortStartScheduler+0x138>)
 800488c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004890:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004892:	4b15      	ldr	r3, [pc, #84]	; (80048e8 <xPortStartScheduler+0x138>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a14      	ldr	r2, [pc, #80]	; (80048e8 <xPortStartScheduler+0x138>)
 8004898:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800489c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800489e:	f000 f8dd 	bl	8004a5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048a2:	4b12      	ldr	r3, [pc, #72]	; (80048ec <xPortStartScheduler+0x13c>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048a8:	f000 f8fc 	bl	8004aa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048ac:	4b10      	ldr	r3, [pc, #64]	; (80048f0 <xPortStartScheduler+0x140>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a0f      	ldr	r2, [pc, #60]	; (80048f0 <xPortStartScheduler+0x140>)
 80048b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80048b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048b8:	f7ff ff66 	bl	8004788 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80048bc:	f7ff fa8e 	bl	8003ddc <vTaskSwitchContext>
	prvTaskExitError();
 80048c0:	f7ff ff1e 	bl	8004700 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3718      	adds	r7, #24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	e000ed00 	.word	0xe000ed00
 80048d4:	410fc271 	.word	0x410fc271
 80048d8:	410fc270 	.word	0x410fc270
 80048dc:	e000e400 	.word	0xe000e400
 80048e0:	20000474 	.word	0x20000474
 80048e4:	20000478 	.word	0x20000478
 80048e8:	e000ed20 	.word	0xe000ed20
 80048ec:	2000000c 	.word	0x2000000c
 80048f0:	e000ef34 	.word	0xe000ef34

080048f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
	__asm volatile
 80048fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	607b      	str	r3, [r7, #4]
}
 800490c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800490e:	4b0f      	ldr	r3, [pc, #60]	; (800494c <vPortEnterCritical+0x58>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3301      	adds	r3, #1
 8004914:	4a0d      	ldr	r2, [pc, #52]	; (800494c <vPortEnterCritical+0x58>)
 8004916:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004918:	4b0c      	ldr	r3, [pc, #48]	; (800494c <vPortEnterCritical+0x58>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d10f      	bne.n	8004940 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004920:	4b0b      	ldr	r3, [pc, #44]	; (8004950 <vPortEnterCritical+0x5c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	b2db      	uxtb	r3, r3
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <vPortEnterCritical+0x4c>
	__asm volatile
 800492a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492e:	f383 8811 	msr	BASEPRI, r3
 8004932:	f3bf 8f6f 	isb	sy
 8004936:	f3bf 8f4f 	dsb	sy
 800493a:	603b      	str	r3, [r7, #0]
}
 800493c:	bf00      	nop
 800493e:	e7fe      	b.n	800493e <vPortEnterCritical+0x4a>
	}
}
 8004940:	bf00      	nop
 8004942:	370c      	adds	r7, #12
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	2000000c 	.word	0x2000000c
 8004950:	e000ed04 	.word	0xe000ed04

08004954 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004954:	b480      	push	{r7}
 8004956:	b083      	sub	sp, #12
 8004958:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800495a:	4b12      	ldr	r3, [pc, #72]	; (80049a4 <vPortExitCritical+0x50>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10a      	bne.n	8004978 <vPortExitCritical+0x24>
	__asm volatile
 8004962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004966:	f383 8811 	msr	BASEPRI, r3
 800496a:	f3bf 8f6f 	isb	sy
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	607b      	str	r3, [r7, #4]
}
 8004974:	bf00      	nop
 8004976:	e7fe      	b.n	8004976 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004978:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <vPortExitCritical+0x50>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3b01      	subs	r3, #1
 800497e:	4a09      	ldr	r2, [pc, #36]	; (80049a4 <vPortExitCritical+0x50>)
 8004980:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004982:	4b08      	ldr	r3, [pc, #32]	; (80049a4 <vPortExitCritical+0x50>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d105      	bne.n	8004996 <vPortExitCritical+0x42>
 800498a:	2300      	movs	r3, #0
 800498c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	f383 8811 	msr	BASEPRI, r3
}
 8004994:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004996:	bf00      	nop
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	2000000c 	.word	0x2000000c
	...

080049b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049b0:	f3ef 8009 	mrs	r0, PSP
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	4b15      	ldr	r3, [pc, #84]	; (8004a10 <pxCurrentTCBConst>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	f01e 0f10 	tst.w	lr, #16
 80049c0:	bf08      	it	eq
 80049c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ca:	6010      	str	r0, [r2, #0]
 80049cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80049d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049d4:	f380 8811 	msr	BASEPRI, r0
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	f3bf 8f6f 	isb	sy
 80049e0:	f7ff f9fc 	bl	8003ddc <vTaskSwitchContext>
 80049e4:	f04f 0000 	mov.w	r0, #0
 80049e8:	f380 8811 	msr	BASEPRI, r0
 80049ec:	bc09      	pop	{r0, r3}
 80049ee:	6819      	ldr	r1, [r3, #0]
 80049f0:	6808      	ldr	r0, [r1, #0]
 80049f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049f6:	f01e 0f10 	tst.w	lr, #16
 80049fa:	bf08      	it	eq
 80049fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a00:	f380 8809 	msr	PSP, r0
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	f3af 8000 	nop.w

08004a10 <pxCurrentTCBConst>:
 8004a10:	20000348 	.word	0x20000348
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a14:	bf00      	nop
 8004a16:	bf00      	nop

08004a18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	607b      	str	r3, [r7, #4]
}
 8004a30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a32:	f7ff f91b 	bl	8003c6c <xTaskIncrementTick>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d003      	beq.n	8004a44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a3c:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <xPortSysTickHandler+0x40>)
 8004a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a42:	601a      	str	r2, [r3, #0]
 8004a44:	2300      	movs	r3, #0
 8004a46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	f383 8811 	msr	BASEPRI, r3
}
 8004a4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a50:	bf00      	nop
 8004a52:	3708      	adds	r7, #8
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	e000ed04 	.word	0xe000ed04

08004a5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a60:	4b0b      	ldr	r3, [pc, #44]	; (8004a90 <vPortSetupTimerInterrupt+0x34>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a66:	4b0b      	ldr	r3, [pc, #44]	; (8004a94 <vPortSetupTimerInterrupt+0x38>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a6c:	4b0a      	ldr	r3, [pc, #40]	; (8004a98 <vPortSetupTimerInterrupt+0x3c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a0a      	ldr	r2, [pc, #40]	; (8004a9c <vPortSetupTimerInterrupt+0x40>)
 8004a72:	fba2 2303 	umull	r2, r3, r2, r3
 8004a76:	099b      	lsrs	r3, r3, #6
 8004a78:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <vPortSetupTimerInterrupt+0x44>)
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a7e:	4b04      	ldr	r3, [pc, #16]	; (8004a90 <vPortSetupTimerInterrupt+0x34>)
 8004a80:	2207      	movs	r2, #7
 8004a82:	601a      	str	r2, [r3, #0]
}
 8004a84:	bf00      	nop
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000e010 	.word	0xe000e010
 8004a94:	e000e018 	.word	0xe000e018
 8004a98:	20000000 	.word	0x20000000
 8004a9c:	10624dd3 	.word	0x10624dd3
 8004aa0:	e000e014 	.word	0xe000e014

08004aa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004aa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004ab4 <vPortEnableVFP+0x10>
 8004aa8:	6801      	ldr	r1, [r0, #0]
 8004aaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004aae:	6001      	str	r1, [r0, #0]
 8004ab0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ab2:	bf00      	nop
 8004ab4:	e000ed88 	.word	0xe000ed88

08004ab8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004abe:	f3ef 8305 	mrs	r3, IPSR
 8004ac2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2b0f      	cmp	r3, #15
 8004ac8:	d914      	bls.n	8004af4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004aca:	4a17      	ldr	r2, [pc, #92]	; (8004b28 <vPortValidateInterruptPriority+0x70>)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4413      	add	r3, r2
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ad4:	4b15      	ldr	r3, [pc, #84]	; (8004b2c <vPortValidateInterruptPriority+0x74>)
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	7afa      	ldrb	r2, [r7, #11]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d20a      	bcs.n	8004af4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	607b      	str	r3, [r7, #4]
}
 8004af0:	bf00      	nop
 8004af2:	e7fe      	b.n	8004af2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004af4:	4b0e      	ldr	r3, [pc, #56]	; (8004b30 <vPortValidateInterruptPriority+0x78>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004afc:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <vPortValidateInterruptPriority+0x7c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d90a      	bls.n	8004b1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b08:	f383 8811 	msr	BASEPRI, r3
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	f3bf 8f4f 	dsb	sy
 8004b14:	603b      	str	r3, [r7, #0]
}
 8004b16:	bf00      	nop
 8004b18:	e7fe      	b.n	8004b18 <vPortValidateInterruptPriority+0x60>
	}
 8004b1a:	bf00      	nop
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	e000e3f0 	.word	0xe000e3f0
 8004b2c:	20000474 	.word	0x20000474
 8004b30:	e000ed0c 	.word	0xe000ed0c
 8004b34:	20000478 	.word	0x20000478

08004b38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08a      	sub	sp, #40	; 0x28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b44:	f7fe ffe8 	bl	8003b18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b48:	4b5b      	ldr	r3, [pc, #364]	; (8004cb8 <pvPortMalloc+0x180>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b50:	f000 f920 	bl	8004d94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b54:	4b59      	ldr	r3, [pc, #356]	; (8004cbc <pvPortMalloc+0x184>)
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	f040 8093 	bne.w	8004c88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d01d      	beq.n	8004ba4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b68:	2208      	movs	r2, #8
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d014      	beq.n	8004ba4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f023 0307 	bic.w	r3, r3, #7
 8004b80:	3308      	adds	r3, #8
 8004b82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00a      	beq.n	8004ba4 <pvPortMalloc+0x6c>
	__asm volatile
 8004b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b92:	f383 8811 	msr	BASEPRI, r3
 8004b96:	f3bf 8f6f 	isb	sy
 8004b9a:	f3bf 8f4f 	dsb	sy
 8004b9e:	617b      	str	r3, [r7, #20]
}
 8004ba0:	bf00      	nop
 8004ba2:	e7fe      	b.n	8004ba2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d06e      	beq.n	8004c88 <pvPortMalloc+0x150>
 8004baa:	4b45      	ldr	r3, [pc, #276]	; (8004cc0 <pvPortMalloc+0x188>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d869      	bhi.n	8004c88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bb4:	4b43      	ldr	r3, [pc, #268]	; (8004cc4 <pvPortMalloc+0x18c>)
 8004bb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bb8:	4b42      	ldr	r3, [pc, #264]	; (8004cc4 <pvPortMalloc+0x18c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bbe:	e004      	b.n	8004bca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d903      	bls.n	8004bdc <pvPortMalloc+0xa4>
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f1      	bne.n	8004bc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004bdc:	4b36      	ldr	r3, [pc, #216]	; (8004cb8 <pvPortMalloc+0x180>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d050      	beq.n	8004c88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004be6:	6a3b      	ldr	r3, [r7, #32]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2208      	movs	r2, #8
 8004bec:	4413      	add	r3, r2
 8004bee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	1ad2      	subs	r2, r2, r3
 8004c00:	2308      	movs	r3, #8
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d91f      	bls.n	8004c48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	f003 0307 	and.w	r3, r3, #7
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00a      	beq.n	8004c30 <pvPortMalloc+0xf8>
	__asm volatile
 8004c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1e:	f383 8811 	msr	BASEPRI, r3
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	f3bf 8f4f 	dsb	sy
 8004c2a:	613b      	str	r3, [r7, #16]
}
 8004c2c:	bf00      	nop
 8004c2e:	e7fe      	b.n	8004c2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	1ad2      	subs	r2, r2, r3
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c42:	69b8      	ldr	r0, [r7, #24]
 8004c44:	f000 f908 	bl	8004e58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c48:	4b1d      	ldr	r3, [pc, #116]	; (8004cc0 <pvPortMalloc+0x188>)
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	4a1b      	ldr	r2, [pc, #108]	; (8004cc0 <pvPortMalloc+0x188>)
 8004c54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c56:	4b1a      	ldr	r3, [pc, #104]	; (8004cc0 <pvPortMalloc+0x188>)
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	4b1b      	ldr	r3, [pc, #108]	; (8004cc8 <pvPortMalloc+0x190>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d203      	bcs.n	8004c6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c62:	4b17      	ldr	r3, [pc, #92]	; (8004cc0 <pvPortMalloc+0x188>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a18      	ldr	r2, [pc, #96]	; (8004cc8 <pvPortMalloc+0x190>)
 8004c68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	4b13      	ldr	r3, [pc, #76]	; (8004cbc <pvPortMalloc+0x184>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004c7e:	4b13      	ldr	r3, [pc, #76]	; (8004ccc <pvPortMalloc+0x194>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	3301      	adds	r3, #1
 8004c84:	4a11      	ldr	r2, [pc, #68]	; (8004ccc <pvPortMalloc+0x194>)
 8004c86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c88:	f7fe ff54 	bl	8003b34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00a      	beq.n	8004cac <pvPortMalloc+0x174>
	__asm volatile
 8004c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9a:	f383 8811 	msr	BASEPRI, r3
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	60fb      	str	r3, [r7, #12]
}
 8004ca8:	bf00      	nop
 8004caa:	e7fe      	b.n	8004caa <pvPortMalloc+0x172>
	return pvReturn;
 8004cac:	69fb      	ldr	r3, [r7, #28]
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3728      	adds	r7, #40	; 0x28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20004084 	.word	0x20004084
 8004cbc:	20004098 	.word	0x20004098
 8004cc0:	20004088 	.word	0x20004088
 8004cc4:	2000407c 	.word	0x2000407c
 8004cc8:	2000408c 	.word	0x2000408c
 8004ccc:	20004090 	.word	0x20004090

08004cd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d04d      	beq.n	8004d7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004ce2:	2308      	movs	r3, #8
 8004ce4:	425b      	negs	r3, r3
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4413      	add	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	4b24      	ldr	r3, [pc, #144]	; (8004d88 <vPortFree+0xb8>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10a      	bne.n	8004d14 <vPortFree+0x44>
	__asm volatile
 8004cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	60fb      	str	r3, [r7, #12]
}
 8004d10:	bf00      	nop
 8004d12:	e7fe      	b.n	8004d12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00a      	beq.n	8004d32 <vPortFree+0x62>
	__asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	60bb      	str	r3, [r7, #8]
}
 8004d2e:	bf00      	nop
 8004d30:	e7fe      	b.n	8004d30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	4b14      	ldr	r3, [pc, #80]	; (8004d88 <vPortFree+0xb8>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d01e      	beq.n	8004d7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d11a      	bne.n	8004d7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	4b0e      	ldr	r3, [pc, #56]	; (8004d88 <vPortFree+0xb8>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	43db      	mvns	r3, r3
 8004d52:	401a      	ands	r2, r3
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d58:	f7fe fede 	bl	8003b18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	685a      	ldr	r2, [r3, #4]
 8004d60:	4b0a      	ldr	r3, [pc, #40]	; (8004d8c <vPortFree+0xbc>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4413      	add	r3, r2
 8004d66:	4a09      	ldr	r2, [pc, #36]	; (8004d8c <vPortFree+0xbc>)
 8004d68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d6a:	6938      	ldr	r0, [r7, #16]
 8004d6c:	f000 f874 	bl	8004e58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004d70:	4b07      	ldr	r3, [pc, #28]	; (8004d90 <vPortFree+0xc0>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	3301      	adds	r3, #1
 8004d76:	4a06      	ldr	r2, [pc, #24]	; (8004d90 <vPortFree+0xc0>)
 8004d78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004d7a:	f7fe fedb 	bl	8003b34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004d7e:	bf00      	nop
 8004d80:	3718      	adds	r7, #24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	20004098 	.word	0x20004098
 8004d8c:	20004088 	.word	0x20004088
 8004d90:	20004094 	.word	0x20004094

08004d94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004d9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004da0:	4b27      	ldr	r3, [pc, #156]	; (8004e40 <prvHeapInit+0xac>)
 8004da2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00c      	beq.n	8004dc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	3307      	adds	r3, #7
 8004db2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0307 	bic.w	r3, r3, #7
 8004dba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	4a1f      	ldr	r2, [pc, #124]	; (8004e40 <prvHeapInit+0xac>)
 8004dc4:	4413      	add	r3, r2
 8004dc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004dcc:	4a1d      	ldr	r2, [pc, #116]	; (8004e44 <prvHeapInit+0xb0>)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004dd2:	4b1c      	ldr	r3, [pc, #112]	; (8004e44 <prvHeapInit+0xb0>)
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	4413      	add	r3, r2
 8004dde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004de0:	2208      	movs	r2, #8
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	1a9b      	subs	r3, r3, r2
 8004de6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0307 	bic.w	r3, r3, #7
 8004dee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <prvHeapInit+0xb4>)
 8004df4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004df6:	4b14      	ldr	r3, [pc, #80]	; (8004e48 <prvHeapInit+0xb4>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004dfe:	4b12      	ldr	r3, [pc, #72]	; (8004e48 <prvHeapInit+0xb4>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	1ad2      	subs	r2, r2, r3
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e14:	4b0c      	ldr	r3, [pc, #48]	; (8004e48 <prvHeapInit+0xb4>)
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	4a0a      	ldr	r2, [pc, #40]	; (8004e4c <prvHeapInit+0xb8>)
 8004e22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	4a09      	ldr	r2, [pc, #36]	; (8004e50 <prvHeapInit+0xbc>)
 8004e2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e2c:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <prvHeapInit+0xc0>)
 8004e2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e32:	601a      	str	r2, [r3, #0]
}
 8004e34:	bf00      	nop
 8004e36:	3714      	adds	r7, #20
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	2000047c 	.word	0x2000047c
 8004e44:	2000407c 	.word	0x2000407c
 8004e48:	20004084 	.word	0x20004084
 8004e4c:	2000408c 	.word	0x2000408c
 8004e50:	20004088 	.word	0x20004088
 8004e54:	20004098 	.word	0x20004098

08004e58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e60:	4b28      	ldr	r3, [pc, #160]	; (8004f04 <prvInsertBlockIntoFreeList+0xac>)
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	e002      	b.n	8004e6c <prvInsertBlockIntoFreeList+0x14>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d8f7      	bhi.n	8004e66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	4413      	add	r3, r2
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d108      	bne.n	8004e9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	685a      	ldr	r2, [r3, #4]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	441a      	add	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	441a      	add	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d118      	bne.n	8004ee0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <prvInsertBlockIntoFreeList+0xb0>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d00d      	beq.n	8004ed6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	441a      	add	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	601a      	str	r2, [r3, #0]
 8004ed4:	e008      	b.n	8004ee8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	; (8004f08 <prvInsertBlockIntoFreeList+0xb0>)
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	601a      	str	r2, [r3, #0]
 8004ede:	e003      	b.n	8004ee8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d002      	beq.n	8004ef6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ef6:	bf00      	nop
 8004ef8:	3714      	adds	r7, #20
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	2000407c 	.word	0x2000407c
 8004f08:	20004084 	.word	0x20004084

08004f0c <siprintf>:
 8004f0c:	b40e      	push	{r1, r2, r3}
 8004f0e:	b500      	push	{lr}
 8004f10:	b09c      	sub	sp, #112	; 0x70
 8004f12:	ab1d      	add	r3, sp, #116	; 0x74
 8004f14:	9002      	str	r0, [sp, #8]
 8004f16:	9006      	str	r0, [sp, #24]
 8004f18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f1c:	4809      	ldr	r0, [pc, #36]	; (8004f44 <siprintf+0x38>)
 8004f1e:	9107      	str	r1, [sp, #28]
 8004f20:	9104      	str	r1, [sp, #16]
 8004f22:	4909      	ldr	r1, [pc, #36]	; (8004f48 <siprintf+0x3c>)
 8004f24:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f28:	9105      	str	r1, [sp, #20]
 8004f2a:	6800      	ldr	r0, [r0, #0]
 8004f2c:	9301      	str	r3, [sp, #4]
 8004f2e:	a902      	add	r1, sp, #8
 8004f30:	f000 f8a8 	bl	8005084 <_svfiprintf_r>
 8004f34:	9b02      	ldr	r3, [sp, #8]
 8004f36:	2200      	movs	r2, #0
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	b01c      	add	sp, #112	; 0x70
 8004f3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f40:	b003      	add	sp, #12
 8004f42:	4770      	bx	lr
 8004f44:	2000005c 	.word	0x2000005c
 8004f48:	ffff0208 	.word	0xffff0208

08004f4c <memset>:
 8004f4c:	4402      	add	r2, r0
 8004f4e:	4603      	mov	r3, r0
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d100      	bne.n	8004f56 <memset+0xa>
 8004f54:	4770      	bx	lr
 8004f56:	f803 1b01 	strb.w	r1, [r3], #1
 8004f5a:	e7f9      	b.n	8004f50 <memset+0x4>

08004f5c <__errno>:
 8004f5c:	4b01      	ldr	r3, [pc, #4]	; (8004f64 <__errno+0x8>)
 8004f5e:	6818      	ldr	r0, [r3, #0]
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	2000005c 	.word	0x2000005c

08004f68 <__libc_init_array>:
 8004f68:	b570      	push	{r4, r5, r6, lr}
 8004f6a:	4d0d      	ldr	r5, [pc, #52]	; (8004fa0 <__libc_init_array+0x38>)
 8004f6c:	4c0d      	ldr	r4, [pc, #52]	; (8004fa4 <__libc_init_array+0x3c>)
 8004f6e:	1b64      	subs	r4, r4, r5
 8004f70:	10a4      	asrs	r4, r4, #2
 8004f72:	2600      	movs	r6, #0
 8004f74:	42a6      	cmp	r6, r4
 8004f76:	d109      	bne.n	8004f8c <__libc_init_array+0x24>
 8004f78:	4d0b      	ldr	r5, [pc, #44]	; (8004fa8 <__libc_init_array+0x40>)
 8004f7a:	4c0c      	ldr	r4, [pc, #48]	; (8004fac <__libc_init_array+0x44>)
 8004f7c:	f000 fc6a 	bl	8005854 <_init>
 8004f80:	1b64      	subs	r4, r4, r5
 8004f82:	10a4      	asrs	r4, r4, #2
 8004f84:	2600      	movs	r6, #0
 8004f86:	42a6      	cmp	r6, r4
 8004f88:	d105      	bne.n	8004f96 <__libc_init_array+0x2e>
 8004f8a:	bd70      	pop	{r4, r5, r6, pc}
 8004f8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f90:	4798      	blx	r3
 8004f92:	3601      	adds	r6, #1
 8004f94:	e7ee      	b.n	8004f74 <__libc_init_array+0xc>
 8004f96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f9a:	4798      	blx	r3
 8004f9c:	3601      	adds	r6, #1
 8004f9e:	e7f2      	b.n	8004f86 <__libc_init_array+0x1e>
 8004fa0:	08005a00 	.word	0x08005a00
 8004fa4:	08005a00 	.word	0x08005a00
 8004fa8:	08005a00 	.word	0x08005a00
 8004fac:	08005a04 	.word	0x08005a04

08004fb0 <__retarget_lock_acquire_recursive>:
 8004fb0:	4770      	bx	lr

08004fb2 <__retarget_lock_release_recursive>:
 8004fb2:	4770      	bx	lr

08004fb4 <memcpy>:
 8004fb4:	440a      	add	r2, r1
 8004fb6:	4291      	cmp	r1, r2
 8004fb8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004fbc:	d100      	bne.n	8004fc0 <memcpy+0xc>
 8004fbe:	4770      	bx	lr
 8004fc0:	b510      	push	{r4, lr}
 8004fc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fca:	4291      	cmp	r1, r2
 8004fcc:	d1f9      	bne.n	8004fc2 <memcpy+0xe>
 8004fce:	bd10      	pop	{r4, pc}

08004fd0 <__ssputs_r>:
 8004fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fd4:	688e      	ldr	r6, [r1, #8]
 8004fd6:	461f      	mov	r7, r3
 8004fd8:	42be      	cmp	r6, r7
 8004fda:	680b      	ldr	r3, [r1, #0]
 8004fdc:	4682      	mov	sl, r0
 8004fde:	460c      	mov	r4, r1
 8004fe0:	4690      	mov	r8, r2
 8004fe2:	d82c      	bhi.n	800503e <__ssputs_r+0x6e>
 8004fe4:	898a      	ldrh	r2, [r1, #12]
 8004fe6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004fea:	d026      	beq.n	800503a <__ssputs_r+0x6a>
 8004fec:	6965      	ldr	r5, [r4, #20]
 8004fee:	6909      	ldr	r1, [r1, #16]
 8004ff0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ff4:	eba3 0901 	sub.w	r9, r3, r1
 8004ff8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ffc:	1c7b      	adds	r3, r7, #1
 8004ffe:	444b      	add	r3, r9
 8005000:	106d      	asrs	r5, r5, #1
 8005002:	429d      	cmp	r5, r3
 8005004:	bf38      	it	cc
 8005006:	461d      	movcc	r5, r3
 8005008:	0553      	lsls	r3, r2, #21
 800500a:	d527      	bpl.n	800505c <__ssputs_r+0x8c>
 800500c:	4629      	mov	r1, r5
 800500e:	f000 f957 	bl	80052c0 <_malloc_r>
 8005012:	4606      	mov	r6, r0
 8005014:	b360      	cbz	r0, 8005070 <__ssputs_r+0xa0>
 8005016:	6921      	ldr	r1, [r4, #16]
 8005018:	464a      	mov	r2, r9
 800501a:	f7ff ffcb 	bl	8004fb4 <memcpy>
 800501e:	89a3      	ldrh	r3, [r4, #12]
 8005020:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005028:	81a3      	strh	r3, [r4, #12]
 800502a:	6126      	str	r6, [r4, #16]
 800502c:	6165      	str	r5, [r4, #20]
 800502e:	444e      	add	r6, r9
 8005030:	eba5 0509 	sub.w	r5, r5, r9
 8005034:	6026      	str	r6, [r4, #0]
 8005036:	60a5      	str	r5, [r4, #8]
 8005038:	463e      	mov	r6, r7
 800503a:	42be      	cmp	r6, r7
 800503c:	d900      	bls.n	8005040 <__ssputs_r+0x70>
 800503e:	463e      	mov	r6, r7
 8005040:	6820      	ldr	r0, [r4, #0]
 8005042:	4632      	mov	r2, r6
 8005044:	4641      	mov	r1, r8
 8005046:	f000 fb86 	bl	8005756 <memmove>
 800504a:	68a3      	ldr	r3, [r4, #8]
 800504c:	1b9b      	subs	r3, r3, r6
 800504e:	60a3      	str	r3, [r4, #8]
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	4433      	add	r3, r6
 8005054:	6023      	str	r3, [r4, #0]
 8005056:	2000      	movs	r0, #0
 8005058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505c:	462a      	mov	r2, r5
 800505e:	f000 fb4b 	bl	80056f8 <_realloc_r>
 8005062:	4606      	mov	r6, r0
 8005064:	2800      	cmp	r0, #0
 8005066:	d1e0      	bne.n	800502a <__ssputs_r+0x5a>
 8005068:	6921      	ldr	r1, [r4, #16]
 800506a:	4650      	mov	r0, sl
 800506c:	f000 fb9e 	bl	80057ac <_free_r>
 8005070:	230c      	movs	r3, #12
 8005072:	f8ca 3000 	str.w	r3, [sl]
 8005076:	89a3      	ldrh	r3, [r4, #12]
 8005078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800507c:	81a3      	strh	r3, [r4, #12]
 800507e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005082:	e7e9      	b.n	8005058 <__ssputs_r+0x88>

08005084 <_svfiprintf_r>:
 8005084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005088:	4698      	mov	r8, r3
 800508a:	898b      	ldrh	r3, [r1, #12]
 800508c:	061b      	lsls	r3, r3, #24
 800508e:	b09d      	sub	sp, #116	; 0x74
 8005090:	4607      	mov	r7, r0
 8005092:	460d      	mov	r5, r1
 8005094:	4614      	mov	r4, r2
 8005096:	d50e      	bpl.n	80050b6 <_svfiprintf_r+0x32>
 8005098:	690b      	ldr	r3, [r1, #16]
 800509a:	b963      	cbnz	r3, 80050b6 <_svfiprintf_r+0x32>
 800509c:	2140      	movs	r1, #64	; 0x40
 800509e:	f000 f90f 	bl	80052c0 <_malloc_r>
 80050a2:	6028      	str	r0, [r5, #0]
 80050a4:	6128      	str	r0, [r5, #16]
 80050a6:	b920      	cbnz	r0, 80050b2 <_svfiprintf_r+0x2e>
 80050a8:	230c      	movs	r3, #12
 80050aa:	603b      	str	r3, [r7, #0]
 80050ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b0:	e0d0      	b.n	8005254 <_svfiprintf_r+0x1d0>
 80050b2:	2340      	movs	r3, #64	; 0x40
 80050b4:	616b      	str	r3, [r5, #20]
 80050b6:	2300      	movs	r3, #0
 80050b8:	9309      	str	r3, [sp, #36]	; 0x24
 80050ba:	2320      	movs	r3, #32
 80050bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80050c4:	2330      	movs	r3, #48	; 0x30
 80050c6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800526c <_svfiprintf_r+0x1e8>
 80050ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050ce:	f04f 0901 	mov.w	r9, #1
 80050d2:	4623      	mov	r3, r4
 80050d4:	469a      	mov	sl, r3
 80050d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050da:	b10a      	cbz	r2, 80050e0 <_svfiprintf_r+0x5c>
 80050dc:	2a25      	cmp	r2, #37	; 0x25
 80050de:	d1f9      	bne.n	80050d4 <_svfiprintf_r+0x50>
 80050e0:	ebba 0b04 	subs.w	fp, sl, r4
 80050e4:	d00b      	beq.n	80050fe <_svfiprintf_r+0x7a>
 80050e6:	465b      	mov	r3, fp
 80050e8:	4622      	mov	r2, r4
 80050ea:	4629      	mov	r1, r5
 80050ec:	4638      	mov	r0, r7
 80050ee:	f7ff ff6f 	bl	8004fd0 <__ssputs_r>
 80050f2:	3001      	adds	r0, #1
 80050f4:	f000 80a9 	beq.w	800524a <_svfiprintf_r+0x1c6>
 80050f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050fa:	445a      	add	r2, fp
 80050fc:	9209      	str	r2, [sp, #36]	; 0x24
 80050fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005102:	2b00      	cmp	r3, #0
 8005104:	f000 80a1 	beq.w	800524a <_svfiprintf_r+0x1c6>
 8005108:	2300      	movs	r3, #0
 800510a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800510e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005112:	f10a 0a01 	add.w	sl, sl, #1
 8005116:	9304      	str	r3, [sp, #16]
 8005118:	9307      	str	r3, [sp, #28]
 800511a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800511e:	931a      	str	r3, [sp, #104]	; 0x68
 8005120:	4654      	mov	r4, sl
 8005122:	2205      	movs	r2, #5
 8005124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005128:	4850      	ldr	r0, [pc, #320]	; (800526c <_svfiprintf_r+0x1e8>)
 800512a:	f7fb f861 	bl	80001f0 <memchr>
 800512e:	9a04      	ldr	r2, [sp, #16]
 8005130:	b9d8      	cbnz	r0, 800516a <_svfiprintf_r+0xe6>
 8005132:	06d0      	lsls	r0, r2, #27
 8005134:	bf44      	itt	mi
 8005136:	2320      	movmi	r3, #32
 8005138:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800513c:	0711      	lsls	r1, r2, #28
 800513e:	bf44      	itt	mi
 8005140:	232b      	movmi	r3, #43	; 0x2b
 8005142:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005146:	f89a 3000 	ldrb.w	r3, [sl]
 800514a:	2b2a      	cmp	r3, #42	; 0x2a
 800514c:	d015      	beq.n	800517a <_svfiprintf_r+0xf6>
 800514e:	9a07      	ldr	r2, [sp, #28]
 8005150:	4654      	mov	r4, sl
 8005152:	2000      	movs	r0, #0
 8005154:	f04f 0c0a 	mov.w	ip, #10
 8005158:	4621      	mov	r1, r4
 800515a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800515e:	3b30      	subs	r3, #48	; 0x30
 8005160:	2b09      	cmp	r3, #9
 8005162:	d94d      	bls.n	8005200 <_svfiprintf_r+0x17c>
 8005164:	b1b0      	cbz	r0, 8005194 <_svfiprintf_r+0x110>
 8005166:	9207      	str	r2, [sp, #28]
 8005168:	e014      	b.n	8005194 <_svfiprintf_r+0x110>
 800516a:	eba0 0308 	sub.w	r3, r0, r8
 800516e:	fa09 f303 	lsl.w	r3, r9, r3
 8005172:	4313      	orrs	r3, r2
 8005174:	9304      	str	r3, [sp, #16]
 8005176:	46a2      	mov	sl, r4
 8005178:	e7d2      	b.n	8005120 <_svfiprintf_r+0x9c>
 800517a:	9b03      	ldr	r3, [sp, #12]
 800517c:	1d19      	adds	r1, r3, #4
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	9103      	str	r1, [sp, #12]
 8005182:	2b00      	cmp	r3, #0
 8005184:	bfbb      	ittet	lt
 8005186:	425b      	neglt	r3, r3
 8005188:	f042 0202 	orrlt.w	r2, r2, #2
 800518c:	9307      	strge	r3, [sp, #28]
 800518e:	9307      	strlt	r3, [sp, #28]
 8005190:	bfb8      	it	lt
 8005192:	9204      	strlt	r2, [sp, #16]
 8005194:	7823      	ldrb	r3, [r4, #0]
 8005196:	2b2e      	cmp	r3, #46	; 0x2e
 8005198:	d10c      	bne.n	80051b4 <_svfiprintf_r+0x130>
 800519a:	7863      	ldrb	r3, [r4, #1]
 800519c:	2b2a      	cmp	r3, #42	; 0x2a
 800519e:	d134      	bne.n	800520a <_svfiprintf_r+0x186>
 80051a0:	9b03      	ldr	r3, [sp, #12]
 80051a2:	1d1a      	adds	r2, r3, #4
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	9203      	str	r2, [sp, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	bfb8      	it	lt
 80051ac:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80051b0:	3402      	adds	r4, #2
 80051b2:	9305      	str	r3, [sp, #20]
 80051b4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800527c <_svfiprintf_r+0x1f8>
 80051b8:	7821      	ldrb	r1, [r4, #0]
 80051ba:	2203      	movs	r2, #3
 80051bc:	4650      	mov	r0, sl
 80051be:	f7fb f817 	bl	80001f0 <memchr>
 80051c2:	b138      	cbz	r0, 80051d4 <_svfiprintf_r+0x150>
 80051c4:	9b04      	ldr	r3, [sp, #16]
 80051c6:	eba0 000a 	sub.w	r0, r0, sl
 80051ca:	2240      	movs	r2, #64	; 0x40
 80051cc:	4082      	lsls	r2, r0
 80051ce:	4313      	orrs	r3, r2
 80051d0:	3401      	adds	r4, #1
 80051d2:	9304      	str	r3, [sp, #16]
 80051d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051d8:	4825      	ldr	r0, [pc, #148]	; (8005270 <_svfiprintf_r+0x1ec>)
 80051da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051de:	2206      	movs	r2, #6
 80051e0:	f7fb f806 	bl	80001f0 <memchr>
 80051e4:	2800      	cmp	r0, #0
 80051e6:	d038      	beq.n	800525a <_svfiprintf_r+0x1d6>
 80051e8:	4b22      	ldr	r3, [pc, #136]	; (8005274 <_svfiprintf_r+0x1f0>)
 80051ea:	bb1b      	cbnz	r3, 8005234 <_svfiprintf_r+0x1b0>
 80051ec:	9b03      	ldr	r3, [sp, #12]
 80051ee:	3307      	adds	r3, #7
 80051f0:	f023 0307 	bic.w	r3, r3, #7
 80051f4:	3308      	adds	r3, #8
 80051f6:	9303      	str	r3, [sp, #12]
 80051f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051fa:	4433      	add	r3, r6
 80051fc:	9309      	str	r3, [sp, #36]	; 0x24
 80051fe:	e768      	b.n	80050d2 <_svfiprintf_r+0x4e>
 8005200:	fb0c 3202 	mla	r2, ip, r2, r3
 8005204:	460c      	mov	r4, r1
 8005206:	2001      	movs	r0, #1
 8005208:	e7a6      	b.n	8005158 <_svfiprintf_r+0xd4>
 800520a:	2300      	movs	r3, #0
 800520c:	3401      	adds	r4, #1
 800520e:	9305      	str	r3, [sp, #20]
 8005210:	4619      	mov	r1, r3
 8005212:	f04f 0c0a 	mov.w	ip, #10
 8005216:	4620      	mov	r0, r4
 8005218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800521c:	3a30      	subs	r2, #48	; 0x30
 800521e:	2a09      	cmp	r2, #9
 8005220:	d903      	bls.n	800522a <_svfiprintf_r+0x1a6>
 8005222:	2b00      	cmp	r3, #0
 8005224:	d0c6      	beq.n	80051b4 <_svfiprintf_r+0x130>
 8005226:	9105      	str	r1, [sp, #20]
 8005228:	e7c4      	b.n	80051b4 <_svfiprintf_r+0x130>
 800522a:	fb0c 2101 	mla	r1, ip, r1, r2
 800522e:	4604      	mov	r4, r0
 8005230:	2301      	movs	r3, #1
 8005232:	e7f0      	b.n	8005216 <_svfiprintf_r+0x192>
 8005234:	ab03      	add	r3, sp, #12
 8005236:	9300      	str	r3, [sp, #0]
 8005238:	462a      	mov	r2, r5
 800523a:	4b0f      	ldr	r3, [pc, #60]	; (8005278 <_svfiprintf_r+0x1f4>)
 800523c:	a904      	add	r1, sp, #16
 800523e:	4638      	mov	r0, r7
 8005240:	f3af 8000 	nop.w
 8005244:	1c42      	adds	r2, r0, #1
 8005246:	4606      	mov	r6, r0
 8005248:	d1d6      	bne.n	80051f8 <_svfiprintf_r+0x174>
 800524a:	89ab      	ldrh	r3, [r5, #12]
 800524c:	065b      	lsls	r3, r3, #25
 800524e:	f53f af2d 	bmi.w	80050ac <_svfiprintf_r+0x28>
 8005252:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005254:	b01d      	add	sp, #116	; 0x74
 8005256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800525a:	ab03      	add	r3, sp, #12
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	462a      	mov	r2, r5
 8005260:	4b05      	ldr	r3, [pc, #20]	; (8005278 <_svfiprintf_r+0x1f4>)
 8005262:	a904      	add	r1, sp, #16
 8005264:	4638      	mov	r0, r7
 8005266:	f000 f919 	bl	800549c <_printf_i>
 800526a:	e7eb      	b.n	8005244 <_svfiprintf_r+0x1c0>
 800526c:	080059c4 	.word	0x080059c4
 8005270:	080059ce 	.word	0x080059ce
 8005274:	00000000 	.word	0x00000000
 8005278:	08004fd1 	.word	0x08004fd1
 800527c:	080059ca 	.word	0x080059ca

08005280 <sbrk_aligned>:
 8005280:	b570      	push	{r4, r5, r6, lr}
 8005282:	4e0e      	ldr	r6, [pc, #56]	; (80052bc <sbrk_aligned+0x3c>)
 8005284:	460c      	mov	r4, r1
 8005286:	6831      	ldr	r1, [r6, #0]
 8005288:	4605      	mov	r5, r0
 800528a:	b911      	cbnz	r1, 8005292 <sbrk_aligned+0x12>
 800528c:	f000 fa7e 	bl	800578c <_sbrk_r>
 8005290:	6030      	str	r0, [r6, #0]
 8005292:	4621      	mov	r1, r4
 8005294:	4628      	mov	r0, r5
 8005296:	f000 fa79 	bl	800578c <_sbrk_r>
 800529a:	1c43      	adds	r3, r0, #1
 800529c:	d00a      	beq.n	80052b4 <sbrk_aligned+0x34>
 800529e:	1cc4      	adds	r4, r0, #3
 80052a0:	f024 0403 	bic.w	r4, r4, #3
 80052a4:	42a0      	cmp	r0, r4
 80052a6:	d007      	beq.n	80052b8 <sbrk_aligned+0x38>
 80052a8:	1a21      	subs	r1, r4, r0
 80052aa:	4628      	mov	r0, r5
 80052ac:	f000 fa6e 	bl	800578c <_sbrk_r>
 80052b0:	3001      	adds	r0, #1
 80052b2:	d101      	bne.n	80052b8 <sbrk_aligned+0x38>
 80052b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80052b8:	4620      	mov	r0, r4
 80052ba:	bd70      	pop	{r4, r5, r6, pc}
 80052bc:	200041dc 	.word	0x200041dc

080052c0 <_malloc_r>:
 80052c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052c4:	1ccd      	adds	r5, r1, #3
 80052c6:	f025 0503 	bic.w	r5, r5, #3
 80052ca:	3508      	adds	r5, #8
 80052cc:	2d0c      	cmp	r5, #12
 80052ce:	bf38      	it	cc
 80052d0:	250c      	movcc	r5, #12
 80052d2:	2d00      	cmp	r5, #0
 80052d4:	4607      	mov	r7, r0
 80052d6:	db01      	blt.n	80052dc <_malloc_r+0x1c>
 80052d8:	42a9      	cmp	r1, r5
 80052da:	d905      	bls.n	80052e8 <_malloc_r+0x28>
 80052dc:	230c      	movs	r3, #12
 80052de:	603b      	str	r3, [r7, #0]
 80052e0:	2600      	movs	r6, #0
 80052e2:	4630      	mov	r0, r6
 80052e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80053bc <_malloc_r+0xfc>
 80052ec:	f000 f9f8 	bl	80056e0 <__malloc_lock>
 80052f0:	f8d8 3000 	ldr.w	r3, [r8]
 80052f4:	461c      	mov	r4, r3
 80052f6:	bb5c      	cbnz	r4, 8005350 <_malloc_r+0x90>
 80052f8:	4629      	mov	r1, r5
 80052fa:	4638      	mov	r0, r7
 80052fc:	f7ff ffc0 	bl	8005280 <sbrk_aligned>
 8005300:	1c43      	adds	r3, r0, #1
 8005302:	4604      	mov	r4, r0
 8005304:	d155      	bne.n	80053b2 <_malloc_r+0xf2>
 8005306:	f8d8 4000 	ldr.w	r4, [r8]
 800530a:	4626      	mov	r6, r4
 800530c:	2e00      	cmp	r6, #0
 800530e:	d145      	bne.n	800539c <_malloc_r+0xdc>
 8005310:	2c00      	cmp	r4, #0
 8005312:	d048      	beq.n	80053a6 <_malloc_r+0xe6>
 8005314:	6823      	ldr	r3, [r4, #0]
 8005316:	4631      	mov	r1, r6
 8005318:	4638      	mov	r0, r7
 800531a:	eb04 0903 	add.w	r9, r4, r3
 800531e:	f000 fa35 	bl	800578c <_sbrk_r>
 8005322:	4581      	cmp	r9, r0
 8005324:	d13f      	bne.n	80053a6 <_malloc_r+0xe6>
 8005326:	6821      	ldr	r1, [r4, #0]
 8005328:	1a6d      	subs	r5, r5, r1
 800532a:	4629      	mov	r1, r5
 800532c:	4638      	mov	r0, r7
 800532e:	f7ff ffa7 	bl	8005280 <sbrk_aligned>
 8005332:	3001      	adds	r0, #1
 8005334:	d037      	beq.n	80053a6 <_malloc_r+0xe6>
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	442b      	add	r3, r5
 800533a:	6023      	str	r3, [r4, #0]
 800533c:	f8d8 3000 	ldr.w	r3, [r8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d038      	beq.n	80053b6 <_malloc_r+0xf6>
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	42a2      	cmp	r2, r4
 8005348:	d12b      	bne.n	80053a2 <_malloc_r+0xe2>
 800534a:	2200      	movs	r2, #0
 800534c:	605a      	str	r2, [r3, #4]
 800534e:	e00f      	b.n	8005370 <_malloc_r+0xb0>
 8005350:	6822      	ldr	r2, [r4, #0]
 8005352:	1b52      	subs	r2, r2, r5
 8005354:	d41f      	bmi.n	8005396 <_malloc_r+0xd6>
 8005356:	2a0b      	cmp	r2, #11
 8005358:	d917      	bls.n	800538a <_malloc_r+0xca>
 800535a:	1961      	adds	r1, r4, r5
 800535c:	42a3      	cmp	r3, r4
 800535e:	6025      	str	r5, [r4, #0]
 8005360:	bf18      	it	ne
 8005362:	6059      	strne	r1, [r3, #4]
 8005364:	6863      	ldr	r3, [r4, #4]
 8005366:	bf08      	it	eq
 8005368:	f8c8 1000 	streq.w	r1, [r8]
 800536c:	5162      	str	r2, [r4, r5]
 800536e:	604b      	str	r3, [r1, #4]
 8005370:	4638      	mov	r0, r7
 8005372:	f104 060b 	add.w	r6, r4, #11
 8005376:	f000 f9b9 	bl	80056ec <__malloc_unlock>
 800537a:	f026 0607 	bic.w	r6, r6, #7
 800537e:	1d23      	adds	r3, r4, #4
 8005380:	1af2      	subs	r2, r6, r3
 8005382:	d0ae      	beq.n	80052e2 <_malloc_r+0x22>
 8005384:	1b9b      	subs	r3, r3, r6
 8005386:	50a3      	str	r3, [r4, r2]
 8005388:	e7ab      	b.n	80052e2 <_malloc_r+0x22>
 800538a:	42a3      	cmp	r3, r4
 800538c:	6862      	ldr	r2, [r4, #4]
 800538e:	d1dd      	bne.n	800534c <_malloc_r+0x8c>
 8005390:	f8c8 2000 	str.w	r2, [r8]
 8005394:	e7ec      	b.n	8005370 <_malloc_r+0xb0>
 8005396:	4623      	mov	r3, r4
 8005398:	6864      	ldr	r4, [r4, #4]
 800539a:	e7ac      	b.n	80052f6 <_malloc_r+0x36>
 800539c:	4634      	mov	r4, r6
 800539e:	6876      	ldr	r6, [r6, #4]
 80053a0:	e7b4      	b.n	800530c <_malloc_r+0x4c>
 80053a2:	4613      	mov	r3, r2
 80053a4:	e7cc      	b.n	8005340 <_malloc_r+0x80>
 80053a6:	230c      	movs	r3, #12
 80053a8:	603b      	str	r3, [r7, #0]
 80053aa:	4638      	mov	r0, r7
 80053ac:	f000 f99e 	bl	80056ec <__malloc_unlock>
 80053b0:	e797      	b.n	80052e2 <_malloc_r+0x22>
 80053b2:	6025      	str	r5, [r4, #0]
 80053b4:	e7dc      	b.n	8005370 <_malloc_r+0xb0>
 80053b6:	605b      	str	r3, [r3, #4]
 80053b8:	deff      	udf	#255	; 0xff
 80053ba:	bf00      	nop
 80053bc:	200041d8 	.word	0x200041d8

080053c0 <_printf_common>:
 80053c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053c4:	4616      	mov	r6, r2
 80053c6:	4699      	mov	r9, r3
 80053c8:	688a      	ldr	r2, [r1, #8]
 80053ca:	690b      	ldr	r3, [r1, #16]
 80053cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80053d0:	4293      	cmp	r3, r2
 80053d2:	bfb8      	it	lt
 80053d4:	4613      	movlt	r3, r2
 80053d6:	6033      	str	r3, [r6, #0]
 80053d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80053dc:	4607      	mov	r7, r0
 80053de:	460c      	mov	r4, r1
 80053e0:	b10a      	cbz	r2, 80053e6 <_printf_common+0x26>
 80053e2:	3301      	adds	r3, #1
 80053e4:	6033      	str	r3, [r6, #0]
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	0699      	lsls	r1, r3, #26
 80053ea:	bf42      	ittt	mi
 80053ec:	6833      	ldrmi	r3, [r6, #0]
 80053ee:	3302      	addmi	r3, #2
 80053f0:	6033      	strmi	r3, [r6, #0]
 80053f2:	6825      	ldr	r5, [r4, #0]
 80053f4:	f015 0506 	ands.w	r5, r5, #6
 80053f8:	d106      	bne.n	8005408 <_printf_common+0x48>
 80053fa:	f104 0a19 	add.w	sl, r4, #25
 80053fe:	68e3      	ldr	r3, [r4, #12]
 8005400:	6832      	ldr	r2, [r6, #0]
 8005402:	1a9b      	subs	r3, r3, r2
 8005404:	42ab      	cmp	r3, r5
 8005406:	dc26      	bgt.n	8005456 <_printf_common+0x96>
 8005408:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800540c:	1e13      	subs	r3, r2, #0
 800540e:	6822      	ldr	r2, [r4, #0]
 8005410:	bf18      	it	ne
 8005412:	2301      	movne	r3, #1
 8005414:	0692      	lsls	r2, r2, #26
 8005416:	d42b      	bmi.n	8005470 <_printf_common+0xb0>
 8005418:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800541c:	4649      	mov	r1, r9
 800541e:	4638      	mov	r0, r7
 8005420:	47c0      	blx	r8
 8005422:	3001      	adds	r0, #1
 8005424:	d01e      	beq.n	8005464 <_printf_common+0xa4>
 8005426:	6823      	ldr	r3, [r4, #0]
 8005428:	6922      	ldr	r2, [r4, #16]
 800542a:	f003 0306 	and.w	r3, r3, #6
 800542e:	2b04      	cmp	r3, #4
 8005430:	bf02      	ittt	eq
 8005432:	68e5      	ldreq	r5, [r4, #12]
 8005434:	6833      	ldreq	r3, [r6, #0]
 8005436:	1aed      	subeq	r5, r5, r3
 8005438:	68a3      	ldr	r3, [r4, #8]
 800543a:	bf0c      	ite	eq
 800543c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005440:	2500      	movne	r5, #0
 8005442:	4293      	cmp	r3, r2
 8005444:	bfc4      	itt	gt
 8005446:	1a9b      	subgt	r3, r3, r2
 8005448:	18ed      	addgt	r5, r5, r3
 800544a:	2600      	movs	r6, #0
 800544c:	341a      	adds	r4, #26
 800544e:	42b5      	cmp	r5, r6
 8005450:	d11a      	bne.n	8005488 <_printf_common+0xc8>
 8005452:	2000      	movs	r0, #0
 8005454:	e008      	b.n	8005468 <_printf_common+0xa8>
 8005456:	2301      	movs	r3, #1
 8005458:	4652      	mov	r2, sl
 800545a:	4649      	mov	r1, r9
 800545c:	4638      	mov	r0, r7
 800545e:	47c0      	blx	r8
 8005460:	3001      	adds	r0, #1
 8005462:	d103      	bne.n	800546c <_printf_common+0xac>
 8005464:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546c:	3501      	adds	r5, #1
 800546e:	e7c6      	b.n	80053fe <_printf_common+0x3e>
 8005470:	18e1      	adds	r1, r4, r3
 8005472:	1c5a      	adds	r2, r3, #1
 8005474:	2030      	movs	r0, #48	; 0x30
 8005476:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800547a:	4422      	add	r2, r4
 800547c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005480:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005484:	3302      	adds	r3, #2
 8005486:	e7c7      	b.n	8005418 <_printf_common+0x58>
 8005488:	2301      	movs	r3, #1
 800548a:	4622      	mov	r2, r4
 800548c:	4649      	mov	r1, r9
 800548e:	4638      	mov	r0, r7
 8005490:	47c0      	blx	r8
 8005492:	3001      	adds	r0, #1
 8005494:	d0e6      	beq.n	8005464 <_printf_common+0xa4>
 8005496:	3601      	adds	r6, #1
 8005498:	e7d9      	b.n	800544e <_printf_common+0x8e>
	...

0800549c <_printf_i>:
 800549c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054a0:	7e0f      	ldrb	r7, [r1, #24]
 80054a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80054a4:	2f78      	cmp	r7, #120	; 0x78
 80054a6:	4691      	mov	r9, r2
 80054a8:	4680      	mov	r8, r0
 80054aa:	460c      	mov	r4, r1
 80054ac:	469a      	mov	sl, r3
 80054ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80054b2:	d807      	bhi.n	80054c4 <_printf_i+0x28>
 80054b4:	2f62      	cmp	r7, #98	; 0x62
 80054b6:	d80a      	bhi.n	80054ce <_printf_i+0x32>
 80054b8:	2f00      	cmp	r7, #0
 80054ba:	f000 80d4 	beq.w	8005666 <_printf_i+0x1ca>
 80054be:	2f58      	cmp	r7, #88	; 0x58
 80054c0:	f000 80c0 	beq.w	8005644 <_printf_i+0x1a8>
 80054c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80054cc:	e03a      	b.n	8005544 <_printf_i+0xa8>
 80054ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80054d2:	2b15      	cmp	r3, #21
 80054d4:	d8f6      	bhi.n	80054c4 <_printf_i+0x28>
 80054d6:	a101      	add	r1, pc, #4	; (adr r1, 80054dc <_printf_i+0x40>)
 80054d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054dc:	08005535 	.word	0x08005535
 80054e0:	08005549 	.word	0x08005549
 80054e4:	080054c5 	.word	0x080054c5
 80054e8:	080054c5 	.word	0x080054c5
 80054ec:	080054c5 	.word	0x080054c5
 80054f0:	080054c5 	.word	0x080054c5
 80054f4:	08005549 	.word	0x08005549
 80054f8:	080054c5 	.word	0x080054c5
 80054fc:	080054c5 	.word	0x080054c5
 8005500:	080054c5 	.word	0x080054c5
 8005504:	080054c5 	.word	0x080054c5
 8005508:	0800564d 	.word	0x0800564d
 800550c:	08005575 	.word	0x08005575
 8005510:	08005607 	.word	0x08005607
 8005514:	080054c5 	.word	0x080054c5
 8005518:	080054c5 	.word	0x080054c5
 800551c:	0800566f 	.word	0x0800566f
 8005520:	080054c5 	.word	0x080054c5
 8005524:	08005575 	.word	0x08005575
 8005528:	080054c5 	.word	0x080054c5
 800552c:	080054c5 	.word	0x080054c5
 8005530:	0800560f 	.word	0x0800560f
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	1d1a      	adds	r2, r3, #4
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	602a      	str	r2, [r5, #0]
 800553c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005540:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005544:	2301      	movs	r3, #1
 8005546:	e09f      	b.n	8005688 <_printf_i+0x1ec>
 8005548:	6820      	ldr	r0, [r4, #0]
 800554a:	682b      	ldr	r3, [r5, #0]
 800554c:	0607      	lsls	r7, r0, #24
 800554e:	f103 0104 	add.w	r1, r3, #4
 8005552:	6029      	str	r1, [r5, #0]
 8005554:	d501      	bpl.n	800555a <_printf_i+0xbe>
 8005556:	681e      	ldr	r6, [r3, #0]
 8005558:	e003      	b.n	8005562 <_printf_i+0xc6>
 800555a:	0646      	lsls	r6, r0, #25
 800555c:	d5fb      	bpl.n	8005556 <_printf_i+0xba>
 800555e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005562:	2e00      	cmp	r6, #0
 8005564:	da03      	bge.n	800556e <_printf_i+0xd2>
 8005566:	232d      	movs	r3, #45	; 0x2d
 8005568:	4276      	negs	r6, r6
 800556a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800556e:	485a      	ldr	r0, [pc, #360]	; (80056d8 <_printf_i+0x23c>)
 8005570:	230a      	movs	r3, #10
 8005572:	e012      	b.n	800559a <_printf_i+0xfe>
 8005574:	682b      	ldr	r3, [r5, #0]
 8005576:	6820      	ldr	r0, [r4, #0]
 8005578:	1d19      	adds	r1, r3, #4
 800557a:	6029      	str	r1, [r5, #0]
 800557c:	0605      	lsls	r5, r0, #24
 800557e:	d501      	bpl.n	8005584 <_printf_i+0xe8>
 8005580:	681e      	ldr	r6, [r3, #0]
 8005582:	e002      	b.n	800558a <_printf_i+0xee>
 8005584:	0641      	lsls	r1, r0, #25
 8005586:	d5fb      	bpl.n	8005580 <_printf_i+0xe4>
 8005588:	881e      	ldrh	r6, [r3, #0]
 800558a:	4853      	ldr	r0, [pc, #332]	; (80056d8 <_printf_i+0x23c>)
 800558c:	2f6f      	cmp	r7, #111	; 0x6f
 800558e:	bf0c      	ite	eq
 8005590:	2308      	moveq	r3, #8
 8005592:	230a      	movne	r3, #10
 8005594:	2100      	movs	r1, #0
 8005596:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800559a:	6865      	ldr	r5, [r4, #4]
 800559c:	60a5      	str	r5, [r4, #8]
 800559e:	2d00      	cmp	r5, #0
 80055a0:	bfa2      	ittt	ge
 80055a2:	6821      	ldrge	r1, [r4, #0]
 80055a4:	f021 0104 	bicge.w	r1, r1, #4
 80055a8:	6021      	strge	r1, [r4, #0]
 80055aa:	b90e      	cbnz	r6, 80055b0 <_printf_i+0x114>
 80055ac:	2d00      	cmp	r5, #0
 80055ae:	d04b      	beq.n	8005648 <_printf_i+0x1ac>
 80055b0:	4615      	mov	r5, r2
 80055b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80055b6:	fb03 6711 	mls	r7, r3, r1, r6
 80055ba:	5dc7      	ldrb	r7, [r0, r7]
 80055bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80055c0:	4637      	mov	r7, r6
 80055c2:	42bb      	cmp	r3, r7
 80055c4:	460e      	mov	r6, r1
 80055c6:	d9f4      	bls.n	80055b2 <_printf_i+0x116>
 80055c8:	2b08      	cmp	r3, #8
 80055ca:	d10b      	bne.n	80055e4 <_printf_i+0x148>
 80055cc:	6823      	ldr	r3, [r4, #0]
 80055ce:	07de      	lsls	r6, r3, #31
 80055d0:	d508      	bpl.n	80055e4 <_printf_i+0x148>
 80055d2:	6923      	ldr	r3, [r4, #16]
 80055d4:	6861      	ldr	r1, [r4, #4]
 80055d6:	4299      	cmp	r1, r3
 80055d8:	bfde      	ittt	le
 80055da:	2330      	movle	r3, #48	; 0x30
 80055dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80055e0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80055e4:	1b52      	subs	r2, r2, r5
 80055e6:	6122      	str	r2, [r4, #16]
 80055e8:	f8cd a000 	str.w	sl, [sp]
 80055ec:	464b      	mov	r3, r9
 80055ee:	aa03      	add	r2, sp, #12
 80055f0:	4621      	mov	r1, r4
 80055f2:	4640      	mov	r0, r8
 80055f4:	f7ff fee4 	bl	80053c0 <_printf_common>
 80055f8:	3001      	adds	r0, #1
 80055fa:	d14a      	bne.n	8005692 <_printf_i+0x1f6>
 80055fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005600:	b004      	add	sp, #16
 8005602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	f043 0320 	orr.w	r3, r3, #32
 800560c:	6023      	str	r3, [r4, #0]
 800560e:	4833      	ldr	r0, [pc, #204]	; (80056dc <_printf_i+0x240>)
 8005610:	2778      	movs	r7, #120	; 0x78
 8005612:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	6829      	ldr	r1, [r5, #0]
 800561a:	061f      	lsls	r7, r3, #24
 800561c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005620:	d402      	bmi.n	8005628 <_printf_i+0x18c>
 8005622:	065f      	lsls	r7, r3, #25
 8005624:	bf48      	it	mi
 8005626:	b2b6      	uxthmi	r6, r6
 8005628:	07df      	lsls	r7, r3, #31
 800562a:	bf48      	it	mi
 800562c:	f043 0320 	orrmi.w	r3, r3, #32
 8005630:	6029      	str	r1, [r5, #0]
 8005632:	bf48      	it	mi
 8005634:	6023      	strmi	r3, [r4, #0]
 8005636:	b91e      	cbnz	r6, 8005640 <_printf_i+0x1a4>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	f023 0320 	bic.w	r3, r3, #32
 800563e:	6023      	str	r3, [r4, #0]
 8005640:	2310      	movs	r3, #16
 8005642:	e7a7      	b.n	8005594 <_printf_i+0xf8>
 8005644:	4824      	ldr	r0, [pc, #144]	; (80056d8 <_printf_i+0x23c>)
 8005646:	e7e4      	b.n	8005612 <_printf_i+0x176>
 8005648:	4615      	mov	r5, r2
 800564a:	e7bd      	b.n	80055c8 <_printf_i+0x12c>
 800564c:	682b      	ldr	r3, [r5, #0]
 800564e:	6826      	ldr	r6, [r4, #0]
 8005650:	6961      	ldr	r1, [r4, #20]
 8005652:	1d18      	adds	r0, r3, #4
 8005654:	6028      	str	r0, [r5, #0]
 8005656:	0635      	lsls	r5, r6, #24
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	d501      	bpl.n	8005660 <_printf_i+0x1c4>
 800565c:	6019      	str	r1, [r3, #0]
 800565e:	e002      	b.n	8005666 <_printf_i+0x1ca>
 8005660:	0670      	lsls	r0, r6, #25
 8005662:	d5fb      	bpl.n	800565c <_printf_i+0x1c0>
 8005664:	8019      	strh	r1, [r3, #0]
 8005666:	2300      	movs	r3, #0
 8005668:	6123      	str	r3, [r4, #16]
 800566a:	4615      	mov	r5, r2
 800566c:	e7bc      	b.n	80055e8 <_printf_i+0x14c>
 800566e:	682b      	ldr	r3, [r5, #0]
 8005670:	1d1a      	adds	r2, r3, #4
 8005672:	602a      	str	r2, [r5, #0]
 8005674:	681d      	ldr	r5, [r3, #0]
 8005676:	6862      	ldr	r2, [r4, #4]
 8005678:	2100      	movs	r1, #0
 800567a:	4628      	mov	r0, r5
 800567c:	f7fa fdb8 	bl	80001f0 <memchr>
 8005680:	b108      	cbz	r0, 8005686 <_printf_i+0x1ea>
 8005682:	1b40      	subs	r0, r0, r5
 8005684:	6060      	str	r0, [r4, #4]
 8005686:	6863      	ldr	r3, [r4, #4]
 8005688:	6123      	str	r3, [r4, #16]
 800568a:	2300      	movs	r3, #0
 800568c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005690:	e7aa      	b.n	80055e8 <_printf_i+0x14c>
 8005692:	6923      	ldr	r3, [r4, #16]
 8005694:	462a      	mov	r2, r5
 8005696:	4649      	mov	r1, r9
 8005698:	4640      	mov	r0, r8
 800569a:	47d0      	blx	sl
 800569c:	3001      	adds	r0, #1
 800569e:	d0ad      	beq.n	80055fc <_printf_i+0x160>
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	079b      	lsls	r3, r3, #30
 80056a4:	d413      	bmi.n	80056ce <_printf_i+0x232>
 80056a6:	68e0      	ldr	r0, [r4, #12]
 80056a8:	9b03      	ldr	r3, [sp, #12]
 80056aa:	4298      	cmp	r0, r3
 80056ac:	bfb8      	it	lt
 80056ae:	4618      	movlt	r0, r3
 80056b0:	e7a6      	b.n	8005600 <_printf_i+0x164>
 80056b2:	2301      	movs	r3, #1
 80056b4:	4632      	mov	r2, r6
 80056b6:	4649      	mov	r1, r9
 80056b8:	4640      	mov	r0, r8
 80056ba:	47d0      	blx	sl
 80056bc:	3001      	adds	r0, #1
 80056be:	d09d      	beq.n	80055fc <_printf_i+0x160>
 80056c0:	3501      	adds	r5, #1
 80056c2:	68e3      	ldr	r3, [r4, #12]
 80056c4:	9903      	ldr	r1, [sp, #12]
 80056c6:	1a5b      	subs	r3, r3, r1
 80056c8:	42ab      	cmp	r3, r5
 80056ca:	dcf2      	bgt.n	80056b2 <_printf_i+0x216>
 80056cc:	e7eb      	b.n	80056a6 <_printf_i+0x20a>
 80056ce:	2500      	movs	r5, #0
 80056d0:	f104 0619 	add.w	r6, r4, #25
 80056d4:	e7f5      	b.n	80056c2 <_printf_i+0x226>
 80056d6:	bf00      	nop
 80056d8:	080059d5 	.word	0x080059d5
 80056dc:	080059e6 	.word	0x080059e6

080056e0 <__malloc_lock>:
 80056e0:	4801      	ldr	r0, [pc, #4]	; (80056e8 <__malloc_lock+0x8>)
 80056e2:	f7ff bc65 	b.w	8004fb0 <__retarget_lock_acquire_recursive>
 80056e6:	bf00      	nop
 80056e8:	200041d4 	.word	0x200041d4

080056ec <__malloc_unlock>:
 80056ec:	4801      	ldr	r0, [pc, #4]	; (80056f4 <__malloc_unlock+0x8>)
 80056ee:	f7ff bc60 	b.w	8004fb2 <__retarget_lock_release_recursive>
 80056f2:	bf00      	nop
 80056f4:	200041d4 	.word	0x200041d4

080056f8 <_realloc_r>:
 80056f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fc:	4680      	mov	r8, r0
 80056fe:	4614      	mov	r4, r2
 8005700:	460e      	mov	r6, r1
 8005702:	b921      	cbnz	r1, 800570e <_realloc_r+0x16>
 8005704:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005708:	4611      	mov	r1, r2
 800570a:	f7ff bdd9 	b.w	80052c0 <_malloc_r>
 800570e:	b92a      	cbnz	r2, 800571c <_realloc_r+0x24>
 8005710:	f000 f84c 	bl	80057ac <_free_r>
 8005714:	4625      	mov	r5, r4
 8005716:	4628      	mov	r0, r5
 8005718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800571c:	f000 f892 	bl	8005844 <_malloc_usable_size_r>
 8005720:	4284      	cmp	r4, r0
 8005722:	4607      	mov	r7, r0
 8005724:	d802      	bhi.n	800572c <_realloc_r+0x34>
 8005726:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800572a:	d812      	bhi.n	8005752 <_realloc_r+0x5a>
 800572c:	4621      	mov	r1, r4
 800572e:	4640      	mov	r0, r8
 8005730:	f7ff fdc6 	bl	80052c0 <_malloc_r>
 8005734:	4605      	mov	r5, r0
 8005736:	2800      	cmp	r0, #0
 8005738:	d0ed      	beq.n	8005716 <_realloc_r+0x1e>
 800573a:	42bc      	cmp	r4, r7
 800573c:	4622      	mov	r2, r4
 800573e:	4631      	mov	r1, r6
 8005740:	bf28      	it	cs
 8005742:	463a      	movcs	r2, r7
 8005744:	f7ff fc36 	bl	8004fb4 <memcpy>
 8005748:	4631      	mov	r1, r6
 800574a:	4640      	mov	r0, r8
 800574c:	f000 f82e 	bl	80057ac <_free_r>
 8005750:	e7e1      	b.n	8005716 <_realloc_r+0x1e>
 8005752:	4635      	mov	r5, r6
 8005754:	e7df      	b.n	8005716 <_realloc_r+0x1e>

08005756 <memmove>:
 8005756:	4288      	cmp	r0, r1
 8005758:	b510      	push	{r4, lr}
 800575a:	eb01 0402 	add.w	r4, r1, r2
 800575e:	d902      	bls.n	8005766 <memmove+0x10>
 8005760:	4284      	cmp	r4, r0
 8005762:	4623      	mov	r3, r4
 8005764:	d807      	bhi.n	8005776 <memmove+0x20>
 8005766:	1e43      	subs	r3, r0, #1
 8005768:	42a1      	cmp	r1, r4
 800576a:	d008      	beq.n	800577e <memmove+0x28>
 800576c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005770:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005774:	e7f8      	b.n	8005768 <memmove+0x12>
 8005776:	4402      	add	r2, r0
 8005778:	4601      	mov	r1, r0
 800577a:	428a      	cmp	r2, r1
 800577c:	d100      	bne.n	8005780 <memmove+0x2a>
 800577e:	bd10      	pop	{r4, pc}
 8005780:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005784:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005788:	e7f7      	b.n	800577a <memmove+0x24>
	...

0800578c <_sbrk_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d06      	ldr	r5, [pc, #24]	; (80057a8 <_sbrk_r+0x1c>)
 8005790:	2300      	movs	r3, #0
 8005792:	4604      	mov	r4, r0
 8005794:	4608      	mov	r0, r1
 8005796:	602b      	str	r3, [r5, #0]
 8005798:	f7fb fa4c 	bl	8000c34 <_sbrk>
 800579c:	1c43      	adds	r3, r0, #1
 800579e:	d102      	bne.n	80057a6 <_sbrk_r+0x1a>
 80057a0:	682b      	ldr	r3, [r5, #0]
 80057a2:	b103      	cbz	r3, 80057a6 <_sbrk_r+0x1a>
 80057a4:	6023      	str	r3, [r4, #0]
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
 80057a8:	200041e0 	.word	0x200041e0

080057ac <_free_r>:
 80057ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057ae:	2900      	cmp	r1, #0
 80057b0:	d044      	beq.n	800583c <_free_r+0x90>
 80057b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057b6:	9001      	str	r0, [sp, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f1a1 0404 	sub.w	r4, r1, #4
 80057be:	bfb8      	it	lt
 80057c0:	18e4      	addlt	r4, r4, r3
 80057c2:	f7ff ff8d 	bl	80056e0 <__malloc_lock>
 80057c6:	4a1e      	ldr	r2, [pc, #120]	; (8005840 <_free_r+0x94>)
 80057c8:	9801      	ldr	r0, [sp, #4]
 80057ca:	6813      	ldr	r3, [r2, #0]
 80057cc:	b933      	cbnz	r3, 80057dc <_free_r+0x30>
 80057ce:	6063      	str	r3, [r4, #4]
 80057d0:	6014      	str	r4, [r2, #0]
 80057d2:	b003      	add	sp, #12
 80057d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057d8:	f7ff bf88 	b.w	80056ec <__malloc_unlock>
 80057dc:	42a3      	cmp	r3, r4
 80057de:	d908      	bls.n	80057f2 <_free_r+0x46>
 80057e0:	6825      	ldr	r5, [r4, #0]
 80057e2:	1961      	adds	r1, r4, r5
 80057e4:	428b      	cmp	r3, r1
 80057e6:	bf01      	itttt	eq
 80057e8:	6819      	ldreq	r1, [r3, #0]
 80057ea:	685b      	ldreq	r3, [r3, #4]
 80057ec:	1949      	addeq	r1, r1, r5
 80057ee:	6021      	streq	r1, [r4, #0]
 80057f0:	e7ed      	b.n	80057ce <_free_r+0x22>
 80057f2:	461a      	mov	r2, r3
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	b10b      	cbz	r3, 80057fc <_free_r+0x50>
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	d9fa      	bls.n	80057f2 <_free_r+0x46>
 80057fc:	6811      	ldr	r1, [r2, #0]
 80057fe:	1855      	adds	r5, r2, r1
 8005800:	42a5      	cmp	r5, r4
 8005802:	d10b      	bne.n	800581c <_free_r+0x70>
 8005804:	6824      	ldr	r4, [r4, #0]
 8005806:	4421      	add	r1, r4
 8005808:	1854      	adds	r4, r2, r1
 800580a:	42a3      	cmp	r3, r4
 800580c:	6011      	str	r1, [r2, #0]
 800580e:	d1e0      	bne.n	80057d2 <_free_r+0x26>
 8005810:	681c      	ldr	r4, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	6053      	str	r3, [r2, #4]
 8005816:	440c      	add	r4, r1
 8005818:	6014      	str	r4, [r2, #0]
 800581a:	e7da      	b.n	80057d2 <_free_r+0x26>
 800581c:	d902      	bls.n	8005824 <_free_r+0x78>
 800581e:	230c      	movs	r3, #12
 8005820:	6003      	str	r3, [r0, #0]
 8005822:	e7d6      	b.n	80057d2 <_free_r+0x26>
 8005824:	6825      	ldr	r5, [r4, #0]
 8005826:	1961      	adds	r1, r4, r5
 8005828:	428b      	cmp	r3, r1
 800582a:	bf04      	itt	eq
 800582c:	6819      	ldreq	r1, [r3, #0]
 800582e:	685b      	ldreq	r3, [r3, #4]
 8005830:	6063      	str	r3, [r4, #4]
 8005832:	bf04      	itt	eq
 8005834:	1949      	addeq	r1, r1, r5
 8005836:	6021      	streq	r1, [r4, #0]
 8005838:	6054      	str	r4, [r2, #4]
 800583a:	e7ca      	b.n	80057d2 <_free_r+0x26>
 800583c:	b003      	add	sp, #12
 800583e:	bd30      	pop	{r4, r5, pc}
 8005840:	200041d8 	.word	0x200041d8

08005844 <_malloc_usable_size_r>:
 8005844:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005848:	1f18      	subs	r0, r3, #4
 800584a:	2b00      	cmp	r3, #0
 800584c:	bfbc      	itt	lt
 800584e:	580b      	ldrlt	r3, [r1, r0]
 8005850:	18c0      	addlt	r0, r0, r3
 8005852:	4770      	bx	lr

08005854 <_init>:
 8005854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005856:	bf00      	nop
 8005858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800585a:	bc08      	pop	{r3}
 800585c:	469e      	mov	lr, r3
 800585e:	4770      	bx	lr

08005860 <_fini>:
 8005860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005862:	bf00      	nop
 8005864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005866:	bc08      	pop	{r3}
 8005868:	469e      	mov	lr, r3
 800586a:	4770      	bx	lr
