Resource Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Thu Dec  8 14:21:52 2022

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S005         |
| Package                        | 144 TQ         |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 2.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+-------------------------------------------------------------------------+
| Topcell | aufgabe2                                                                |
| Format  | Verilog                                                                 |
| Source  | E:\00_Git\02_Study\DISY\02-Aufgabe\xwork\Aufgabe2\synthesis\aufgabe2.vm |
+---------+-------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 15   | 6060  | 0.25       |
| DFF                       | 17   | 6060  | 0.28       |
| I/O Register              | 0    | 252   | 0.00       |
| User I/O                  | 17   | 84    | 20.24      |
| -- Single-ended I/O       | 17   | 84    | 20.24      |
| -- Differential I/O Pairs | 0    | 38    | 0.00       |
| RAM64x18                  | 0    | 11    | 0.00       |
| RAM1K18                   | 0    | 10    | 0.00       |
| MACC                      | 0    | 11    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 0    | 2     | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 15   | 17  |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 15   | 17  |
+--------------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 14           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS25     |  2.50v |  N/A |  3    |  14    |  0            |
+--------------+--------+------+-------+--------+---------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------+
| Fanout | Type    | Name                             |
+--------+---------+----------------------------------+
| 17     | INT_NET | Net   : rst_arst                 |
|        |         | Driver: rst_ibuf_RNIUUM5/U0_RGB1 |
|        |         | Source: NETLIST                  |
| 17     | INT_NET | Net   : clk_c                    |
|        |         | Driver: clk_ibuf_RNIVTI2/U0_RGB1 |
|        |         | Source: NETLIST                  |
+--------+---------+----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+----------------------+
| Fanout | Type    | Name                 |
+--------+---------+----------------------+
| 6      | INT_NET | Net   : u3/sel_Z[0]  |
|        |         | Driver: u3/sel[0]    |
| 5      | INT_NET | Net   : rst_c        |
|        |         | Driver: rst_ibuf     |
| 5      | INT_NET | Net   : u3/reg_Z[13] |
|        |         | Driver: u3/reg[13]   |
| 5      | INT_NET | Net   : u3/sel_Z[1]  |
|        |         | Driver: u3/sel[1]    |
| 2      | INT_NET | Net   : u3/reg_Z[12] |
|        |         | Driver: u3/reg[12]   |
| 2      | INT_NET | Net   : u3/reg_Z[11] |
|        |         | Driver: u3/reg[11]   |
| 2      | INT_NET | Net   : u3/reg_Z[10] |
|        |         | Driver: u3/reg[10]   |
| 2      | INT_NET | Net   : u3/reg_Z[9]  |
|        |         | Driver: u3/reg[9]    |
| 2      | INT_NET | Net   : u3/reg_Z[8]  |
|        |         | Driver: u3/reg[8]    |
| 2      | INT_NET | Net   : u3/reg_Z[7]  |
|        |         | Driver: u3/reg[7]    |
+--------+---------+----------------------+

High fanout nets (through buffer trees)
+--------+---------+----------------------+
| Fanout | Type    | Name                 |
+--------+---------+----------------------+
| 6      | INT_NET | Net   : u3/sel_Z[0]  |
|        |         | Driver: u3/sel[0]    |
| 5      | INT_NET | Net   : rst_c        |
|        |         | Driver: rst_ibuf     |
| 5      | INT_NET | Net   : u3/reg_Z[13] |
|        |         | Driver: u3/reg[13]   |
| 5      | INT_NET | Net   : u3/sel_Z[1]  |
|        |         | Driver: u3/sel[1]    |
| 2      | INT_NET | Net   : u3/reg_Z[12] |
|        |         | Driver: u3/reg[12]   |
| 2      | INT_NET | Net   : u3/reg_Z[11] |
|        |         | Driver: u3/reg[11]   |
| 2      | INT_NET | Net   : u3/reg_Z[10] |
|        |         | Driver: u3/reg[10]   |
| 2      | INT_NET | Net   : u3/reg_Z[9]  |
|        |         | Driver: u3/reg[9]    |
| 2      | INT_NET | Net   : u3/reg_Z[8]  |
|        |         | Driver: u3/reg[8]    |
| 2      | INT_NET | Net   : u3/reg_Z[7]  |
|        |         | Driver: u3/reg[7]    |
+--------+---------+----------------------+

