

================================================================
== Vivado HLS Report for 'squeeze_in'
================================================================
* Date:           Sat Feb 15 08:00:34 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     9216|     9217| 46.080 us | 46.085 us |  9216|  9216| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_loop  |     9216|     9216|         5|          4|          1|  2304|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     64|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    294|    -|
|Register         |        -|      -|      58|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      58|    358|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |cache_index_fu_295_p2             |     +    |      0|  0|  13|           4|           3|
    |i_fu_289_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_write_state6    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_301_p2               |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  64|          41|          30|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |cache_index_01_reg_243   |   9|          2|    4|          8|
    |i_02_reg_275             |   9|          2|   12|         24|
    |in_0_V_V_blk_n           |   9|          2|    1|          2|
    |in_1_V_V_blk_n           |   9|          2|    1|          2|
    |in_2_V_V_blk_n           |   9|          2|    1|          2|
    |in_3_V_V_blk_n           |   9|          2|    1|          2|
    |out_0_V_V_blk_n          |   9|          2|    1|          2|
    |out_10_V_V_blk_n         |   9|          2|    1|          2|
    |out_11_V_V_blk_n         |   9|          2|    1|          2|
    |out_12_V_V_blk_n         |   9|          2|    1|          2|
    |out_13_V_V_blk_n         |   9|          2|    1|          2|
    |out_14_V_V_blk_n         |   9|          2|    1|          2|
    |out_15_V_V_blk_n         |   9|          2|    1|          2|
    |out_15_V_V_din           |  27|          5|   16|         80|
    |out_1_V_V_blk_n          |   9|          2|    1|          2|
    |out_2_V_V_blk_n          |   9|          2|    1|          2|
    |out_3_V_V_blk_n          |   9|          2|    1|          2|
    |out_4_V_V_blk_n          |   9|          2|    1|          2|
    |out_5_V_V_blk_n          |   9|          2|    1|          2|
    |out_6_V_V_blk_n          |   9|          2|    1|          2|
    |out_7_V_V_blk_n          |   9|          2|    1|          2|
    |out_8_V_V_blk_n          |   9|          2|    1|          2|
    |out_9_V_V_blk_n          |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 294|         63|   57|        166|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |cache_index_01_reg_243       |   4|   0|    4|          0|
    |cache_index_reg_322          |   4|   0|    4|          0|
    |i_02_reg_275                 |  12|   0|   12|          0|
    |i_reg_309                    |  12|   0|   12|          0|
    |icmp_ln64_reg_327            |   1|   0|    1|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tmp_V_55_reg_314             |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  58|   0|   58|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|start_full_n       |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|start_out          | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|start_write        | out |    1| ap_ctrl_hs |  squeeze_in  | return value |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|out_10_V_V_din     | out |   16|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_full_n  |  in |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_10_V_V_write   | out |    1|   ap_fifo  |  out_10_V_V  |    pointer   |
|out_6_V_V_din      | out |   16|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_full_n   |  in |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_6_V_V_write    | out |    1|   ap_fifo  |   out_6_V_V  |    pointer   |
|out_14_V_V_din     | out |   16|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_full_n  |  in |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_14_V_V_write   | out |    1|   ap_fifo  |  out_14_V_V  |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_15_V_V_din     | out |   16|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_full_n  |  in |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
|out_15_V_V_write   | out |    1|   ap_fifo  |  out_15_V_V  |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_4_V_V_din      | out |   16|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_full_n   |  in |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_4_V_V_write    | out |    1|   ap_fifo  |   out_4_V_V  |    pointer   |
|out_5_V_V_din      | out |   16|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_full_n   |  in |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_5_V_V_write    | out |    1|   ap_fifo  |   out_5_V_V  |    pointer   |
|out_7_V_V_din      | out |   16|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_full_n   |  in |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_7_V_V_write    | out |    1|   ap_fifo  |   out_7_V_V  |    pointer   |
|out_8_V_V_din      | out |   16|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_full_n   |  in |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_8_V_V_write    | out |    1|   ap_fifo  |   out_8_V_V  |    pointer   |
|out_9_V_V_din      | out |   16|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_full_n   |  in |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_9_V_V_write    | out |    1|   ap_fifo  |   out_9_V_V  |    pointer   |
|out_11_V_V_din     | out |   16|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_full_n  |  in |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_11_V_V_write   | out |    1|   ap_fifo  |  out_11_V_V  |    pointer   |
|out_12_V_V_din     | out |   16|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_full_n  |  in |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_12_V_V_write   | out |    1|   ap_fifo  |  out_12_V_V  |    pointer   |
|out_13_V_V_din     | out |   16|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_full_n  |  in |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
|out_13_V_V_write   | out |    1|   ap_fifo  |  out_13_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cache_index_01 = phi i4 [ 0, %0 ], [ %cache_index, %pixel_channel_loop_end ], [ 0, %4 ]"   --->   Operation 28 'phi' 'cache_index_01' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 29 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_12_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 30 'write' <Predicate = (cache_index_01 == 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 31 'br' <Predicate = (cache_index_01 == 12)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_8_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 32 'write' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 33 'br' <Predicate = (cache_index_01 == 8)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_4_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 34 'write' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 35 'br' <Predicate = (cache_index_01 == 4)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_0_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 36 'write' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 37 'br' <Predicate = (cache_index_01 == 0)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_15_V_V, i16 %tmp_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 38 'write' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 39 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_53 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 40 'read' 'tmp_V_53' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_9_V_V, i16 %tmp_V_53)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 41 'write' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 42 'br' <Predicate = (cache_index_01 == 8)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_13_V_V, i16 %tmp_V_53)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 43 'write' <Predicate = (cache_index_01 == 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 44 'br' <Predicate = (cache_index_01 == 12)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_5_V_V, i16 %tmp_V_53)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 45 'write' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 46 'br' <Predicate = (cache_index_01 == 4)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_1_V_V, i16 %tmp_V_53)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 47 'write' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 48 'br' <Predicate = (cache_index_01 == 0)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_15_V_V, i16 %tmp_V_53)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 49 'write' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 50 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %pixel_channel_loop_end ], [ true, %4 ]"   --->   Operation 51 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i_02 = phi i12 [ 0, %0 ], [ %i, %pixel_channel_loop_end ], [ 0, %4 ]"   --->   Operation 52 'phi' 'i_02' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %pixel_channel_loop_begin"   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.54ns)   --->   "%i = add i12 %i_02, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch63 [
    i4 0, label %branch48
    i4 4, label %branch52
    i4 -8, label %branch56
    i4 -4, label %branch60
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 55 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 56 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch47 [
    i4 0, label %branch33
    i4 4, label %branch37
    i4 -4, label %branch45
    i4 -8, label %branch41
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 56 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 57 [1/1] (2.18ns)   --->   "%tmp_V_54 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 57 'read' 'tmp_V_54' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 58 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch31 [
    i4 0, label %branch18
    i4 -4, label %branch30
    i4 4, label %branch22
    i4 -8, label %branch26
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 58 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_10_V_V, i16 %tmp_V_54)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 59 'write' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 60 'br' <Predicate = (cache_index_01 == 8)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_6_V_V, i16 %tmp_V_54)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 61 'write' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 62 'br' <Predicate = (cache_index_01 == 4)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_14_V_V, i16 %tmp_V_54)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 63 'write' <Predicate = (cache_index_01 == 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 64 'br' <Predicate = (cache_index_01 == 12)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_2_V_V, i16 %tmp_V_54)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 65 'write' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 66 'br' <Predicate = (cache_index_01 == 0)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_15_V_V, i16 %tmp_V_54)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 67 'write' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 68 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.18ns)   --->   "%tmp_V_55 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 69 'read' 'tmp_V_55' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 70 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch15 [
    i4 0, label %branch3
    i4 -8, label %branch11
    i4 4, label %branch7
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 70 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 71 [1/1] (1.73ns)   --->   "%cache_index = add i4 %cache_index_01, 4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:75]   --->   Operation 71 'add' 'cache_index' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.99ns)   --->   "%icmp_ln64 = icmp eq i12 %i_02, -1793" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 72 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:79]   --->   Operation 73 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %pixel_channel_loop_begin" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 74 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str225) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str225)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 76 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str23) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:67]   --->   Operation 77 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_7_V_V, i16 %tmp_V_55)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 78 'write' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 79 'br' <Predicate = (cache_index_01 == 4)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_11_V_V, i16 %tmp_V_55)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 80 'write' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 81 'br' <Predicate = (cache_index_01 == 8)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_3_V_V, i16 %tmp_V_55)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 82 'write' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 83 'br' <Predicate = (cache_index_01 == 0)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_15_V_V, i16 %tmp_V_55)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 84 'write' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71]   --->   Operation 85 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str225, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:77]   --->   Operation 86 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 87 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %4, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:79]   --->   Operation 89 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_13_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_14_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_15_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln64           (br               ) [ 0111111]
cache_index_01    (phi              ) [ 0011111]
tmp_V             (read             ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
tmp_V_53          (read             ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
do_init           (phi              ) [ 0011111]
i_02              (phi              ) [ 0011110]
br_ln0            (br               ) [ 0000000]
i                 (add              ) [ 0111111]
switch_ln71       (switch           ) [ 0000000]
switch_ln71       (switch           ) [ 0000000]
tmp_V_54          (read             ) [ 0000000]
switch_ln71       (switch           ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
tmp_V_55          (read             ) [ 0010001]
switch_ln71       (switch           ) [ 0000000]
cache_index       (add              ) [ 0111111]
icmp_ln64         (icmp             ) [ 0011111]
br_ln79           (br               ) [ 0111111]
br_ln64           (br               ) [ 0000000]
specloopname_ln64 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln67 (specpipeline     ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
write_ln71        (write            ) [ 0000000]
br_ln71           (br               ) [ 0000000]
empty             (specregionend    ) [ 0000000]
empty_82          (speclooptripcount) [ 0000000]
br_ln64           (br               ) [ 0111111]
return_ln79       (return           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_0_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_1_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_2_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_4_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_5_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_6_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_7_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_8_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_9_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_10_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_11_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_12_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_13_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_13_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_14_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_14_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_15_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_15_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln71_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln71_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln71_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln71_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/3 write_ln71/4 write_ln71/5 write_ln71/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_V_53_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_53/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln71_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln71_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln71_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln71_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_V_54_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_54/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln71_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="16" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln71_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="16" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln71_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="16" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln71_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_V_55_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_55/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln71_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="1"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="write_ln71_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="1"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln71_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="1"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="cache_index_01_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="1"/>
<pin id="245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_index_01 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="cache_index_01_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="4" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="1" slack="1"/>
<pin id="253" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cache_index_01/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="do_init_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="do_init_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="4"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="4" bw="1" slack="0"/>
<pin id="269" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_02_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="4"/>
<pin id="277" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="i_02 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_02_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="4"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="12" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="1" slack="0"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_02/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="cache_index_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="3"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cache_index/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln64_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="12" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="return_ln79_fu_307">
<pin_list>
<pin id="308" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln79/6 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_V_55_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_55 "/>
</bind>
</comp>

<comp id="322" class="1005" name="cache_index_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_index "/>
</bind>
</comp>

<comp id="327" class="1005" name="icmp_ln64_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="92" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="92" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="92" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="92" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="138" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="138" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="138" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="138" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="177" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="177" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="177" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="177" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="215"><net_src comp="177" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="257"><net_src comp="247" pin="6"/><net_sink comp="243" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="258" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="274"><net_src comp="263" pin="6"/><net_sink comp="258" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="293"><net_src comp="279" pin="6"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="243" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="66" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="279" pin="6"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="72" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="289" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="317"><net_src comp="216" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="325"><net_src comp="295" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="330"><net_src comp="301" pin="2"/><net_sink comp="327" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_0_V_V | {}
	Port: in_1_V_V | {}
	Port: in_2_V_V | {}
	Port: in_3_V_V | {}
	Port: out_0_V_V | {3 }
	Port: out_1_V_V | {4 }
	Port: out_2_V_V | {5 }
	Port: out_3_V_V | {6 }
	Port: out_4_V_V | {3 }
	Port: out_5_V_V | {4 }
	Port: out_6_V_V | {5 }
	Port: out_7_V_V | {6 }
	Port: out_8_V_V | {3 }
	Port: out_9_V_V | {4 }
	Port: out_10_V_V | {5 }
	Port: out_11_V_V | {6 }
	Port: out_12_V_V | {3 }
	Port: out_13_V_V | {4 }
	Port: out_14_V_V | {5 }
	Port: out_15_V_V | {3 4 5 6 }
 - Input state : 
	Port: squeeze_in : in_0_V_V | {3 }
	Port: squeeze_in : in_1_V_V | {4 }
	Port: squeeze_in : in_2_V_V | {5 }
	Port: squeeze_in : in_3_V_V | {5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		br_ln0 : 1
		i : 1
		icmp_ln64 : 1
	State 6
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_289        |    0    |    12   |
|          |    cache_index_fu_295   |    0    |    13   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln64_fu_301    |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |     tmp_V_read_fu_92    |    0    |    0    |
|   read   |   tmp_V_53_read_fu_138  |    0    |    0    |
|          |   tmp_V_54_read_fu_177  |    0    |    0    |
|          |   tmp_V_55_read_fu_216  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |  write_ln71_write_fu_98 |    0    |    0    |
|          | write_ln71_write_fu_106 |    0    |    0    |
|          | write_ln71_write_fu_114 |    0    |    0    |
|          | write_ln71_write_fu_122 |    0    |    0    |
|          |     grp_write_fu_130    |    0    |    0    |
|          | write_ln71_write_fu_144 |    0    |    0    |
|          | write_ln71_write_fu_152 |    0    |    0    |
|   write  | write_ln71_write_fu_160 |    0    |    0    |
|          | write_ln71_write_fu_168 |    0    |    0    |
|          | write_ln71_write_fu_183 |    0    |    0    |
|          | write_ln71_write_fu_191 |    0    |    0    |
|          | write_ln71_write_fu_199 |    0    |    0    |
|          | write_ln71_write_fu_207 |    0    |    0    |
|          | write_ln71_write_fu_222 |    0    |    0    |
|          | write_ln71_write_fu_229 |    0    |    0    |
|          | write_ln71_write_fu_236 |    0    |    0    |
|----------|-------------------------|---------|---------|
|  return  |    return_ln79_fu_307   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    38   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|cache_index_01_reg_243|    4   |
|  cache_index_reg_322 |    4   |
|    do_init_reg_258   |    1   |
|     i_02_reg_275     |   12   |
|       i_reg_309      |   12   |
|   icmp_ln64_reg_327  |    1   |
|   tmp_V_55_reg_314   |   16   |
+----------------------+--------+
|         Total        |   50   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_130    |  p2  |   4  |  16  |   64   ||    21   |
| cache_index_01_reg_243 |  p0  |   2  |   4  |    8   ||    9    |
|     do_init_reg_258    |  p0  |   3  |   1  |    3   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   75   || 5.44425 ||    39   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   39   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   50   |   77   |
+-----------+--------+--------+--------+
