<h1>Hi, I'm Sang Min Park! ğŸ‘‹<br/>
<a href="https://github.com/foxysp123">ASIC RTL Designer</a></h1>

---

<h2>ğŸ’¡ About Me</h2>

- ğŸ“ B.S. in Electronic & Electrical Engineering, **Chung-Ang University (Seoul, Korea)**  
- ğŸ§  3.5+ years of experience in ASIC RTL design and verification at **LX Semicon (formerly LG Silicon Works)**  
- ğŸ” Specialized in **Display Driver IC (DDIC)** 
- ğŸ§© Proficient in Verilog, with hands-on ATE validation  
- ğŸŒ Aspiring graduate student in **SoC Design and Hardware Acceleration**  
- ğŸ›  Interested in **Many-core accelerator design, low-power ASIC systems, and RTL-to-Silicon prototyping**

---

<h2>ğŸ— Highlighted Hardware Projects</h2>

- **Brightness Control IP** â€” Designed and verified LUT-based pixel-to-voltage conversion with  
  brightness/temperature adaptation and Contrast/Offset/Dither/APL(Average Pixel Level)/Peak features (DDIC ASIC)  
- **OTP(One Time Programmable) Memory Controller IP** â€” Implemented program/load control for reliable NVM operation,  
  validated through ATE vector testing and silicon bring-up.  
- **Power Optimization & Analysis** â€” Applied computation restructuring and XOR gating, performed PTPX-based power analysis  
- **System & Verification** â€” Performed **end-to-end RTL verification across the full DDIC datapath**, gaining  
  **system-level insight** from pixel input to output.  
  Collaborated with system engineering, test, and physical desgin teams for silicon validation,  
  MIPI (Mobile Industry Processor Interface) CTS compliance testing, current measurement, and HTOL(Hot Temperature Operation Life) reliability verification, contributing to final product qualification.

---

<h2>ğŸ’» Technical Skills</h2>

- **Languages:** Verilog, SystemVerilog, Python, C/C++  
- **Tools:** Cadence Xcelium, Synopsys VCS, Design Compiler, PTPX    
- **Domains:** ASIC Design & Verification, Power Optimization, Multi-Clock Domain Design, ATE Testing  

---

<h2>ğŸ† Academic Highlights</h2>

- **GPA:** 4.05 / 4.5 (â‰ˆ 95.5 / 100) â€” *Magna Cum Laude*  
- **Scholarship:** Academic Excellence Scholarship (Fall 2018)  

---
<h2>ğŸ—£ï¸ Language Proficiency</h2>

- **English:** TOEFL iBT 109 / 120 (R30 Â· L30 Â· S24 Â· W25)  
- **Korean:** Native  
- **Japanese:** JLPT N4 (Basic)
---

<h2>ğŸ“š Relevant Coursework</h2>

- Digital System Design (A+)  
- ASIC Design (A+)  
- Computer Architecture (A)  
- Operating Systems (A+)  
- Data Structures (A+)  
- Microcomputer Systems (A+)
- Microprocessor Application Circuits Design Lab (A+)
- Analog & Digital Circuits Design Lab (A+)
- Electric Circuits Design Lab (A+)
- Circuit Theory (A)
- Circuits & System (A+)
- Object-Oriented Programming (A+)  
- Algorithms (A)  
- Artificial Intelligence (A+)
- Basic Computer Programming (A)
- Design Projects (Capstone Design) A+ 

---

<h2>ğŸ“ Extracurricular Activity</h2>

- Education Volunteer for Underprivileged Students â€” Provided tutoring in math and English to elementary and middle school students from low-income families, aiming to improve academic confidence and motivation.  

---

<h2>ğŸŒ± Research Interests</h2>

- Manycore and heterogeneous SoC architectures  
- AI accelerators and domain-specific computing  
- Hardwareâ€“software co-design for performance and energy optimization  
- Design space exploration (DSE) and architectural evaluation frameworks  
- Network-on-Chip (NoC) and interconnect optimization  
- FPGA-based prototyping and RTL-to-silicon implementation  
- High-Level Synthesis (HLS) and automated hardware design flows  

<h2>ğŸ¤ Connect with Me</h2>

[<img align="left" alt="Sang Min Park | LinkedIn" width="22px" src="https://cdn.jsdelivr.net/npm/simple-icons@v3/icons/linkedin.svg" />][linkedin]  

[linkedin]: https://www.linkedin.com/in/sang-min-park-b13245319/ 
