
*** Running vivado
    with args -log system_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fpga.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_fpga.tcl -notrace
Command: synth_design -top system_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10840 
WARNING: [Synth 8-2611] redeclaration of ansi port muldiv_op is not allowed [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:18]
WARNING: [Synth 8-976] muldiv_op has already been declared [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:19]
WARNING: [Synth 8-2654] second declaration of muldiv_op ignored [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:19]
INFO: [Synth 8-994] muldiv_op is declared here [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 376.063 ; gain = 114.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_fpga' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system_fpga.v:23]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:21]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (3#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'ext_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ext_unit' (5#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:117]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_div_unit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'combinational_multiplier' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'combinational_multiplier' (7#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider_circuit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider_circuit' (8#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul_div_unit' (9#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v:3]
WARNING: [Synth 8-350] instance 'mul_div' of module 'mul_div_unit' requires 6 connections, but only 5 given [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:209]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:3]
WARNING: [Synth 8-350] instance 'dp' of module 'datapath' requires 26 connections, but only 25 given [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:44]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
	Parameter SLT bound to: 3'b010 
	Parameter ADD bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (11#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (12#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:3]
WARNING: [Synth 8-350] instance 'ad' of module 'auxdec' requires 12 connections, but only 11 given [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:49]
WARNING: [Synth 8-3848] Net muldiv_reg_sel in module/entity controlunit does not have driver. [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:15]
WARNING: [Synth 8-3848] Net alu_out_sel in module/entity controlunit does not have driver. [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:16]
WARNING: [Synth 8-3848] Net hilo_shift_sel in module/entity controlunit does not have driver. [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (13#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
WARNING: [Synth 8-350] instance 'mips' of module 'mips' requires 10 connections, but only 8 given [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:47]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'system_prog.mem' is read successfully [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (15#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (16#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'addr_dec' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/addr_dec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addr_dec' (17#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/addr_dec.v:23]
INFO: [Synth 8-6157] synthesizing module 'fact_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fact_ad' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_ad.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_ad.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fact_ad' (18#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_ad.v:23]
INFO: [Synth 8-6157] synthesizing module 'fact' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial.v:23]
INFO: [Synth 8-6157] synthesizing module 'factorial_dp' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_dp.v:23]
INFO: [Synth 8-6157] synthesizing module 'updown' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:22]
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-5788] Register q_reg in module updown is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'updown' (19#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst_en' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst_en' (20#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'comb_multiplier32' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comb_multiplier.v:24]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comb_multiplier32' (21#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comb_multiplier.v:24]
WARNING: [Synth 8-350] instance 'mult' of module 'comb_multiplier32' requires 5 connections, but only 3 given [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_dp.v:77]
INFO: [Synth 8-6157] synthesizing module 'comparator' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comparator.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (22#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'factorial_dp' (23#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_dp.v:23]
INFO: [Synth 8-6157] synthesizing module 'factorial_fsm' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_fsm.v:23]
	Parameter INIT bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_fsm.v:61]
INFO: [Synth 8-6155] done synthesizing module 'factorial_fsm' (24#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fact' (25#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial.v:23]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst_en__parameterized0' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst_en__parameterized0' (25#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst_en__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst_en__parameterized1' (25#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'dreg_sync_rst_en__parameterized2' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg_sync_rst_en__parameterized2' (25#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mux4.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (26#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mux4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fact_top' (27#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/gpio_top.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gpio_ad' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/gpio_ad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ad' (28#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/gpio_ad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (29#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/gpio_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (30#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:21]
WARNING: [Synth 8-689] width (1) of port connection 'pc_current' does not match port width (32) of module 'system' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system_fpga.v:49]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (31#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v:1]
WARNING: [Synth 8-350] instance 'clk_gen' of module 'clk_gen' requires 4 connections, but only 3 given [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system_fpga.v:58]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer' (32#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized1' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized1' (32#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (33#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:25]
WARNING: [Synth 8-567] referenced signal 'LED0' should be on the sensitivity list [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:24]
WARNING: [Synth 8-567] referenced signal 'LED1' should be on the sensitivity list [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:24]
WARNING: [Synth 8-567] referenced signal 'LED2' should be on the sensitivity list [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:24]
WARNING: [Synth 8-567] referenced signal 'LED3' should be on the sensitivity list [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (34#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_fpga' (35#1) [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system_fpga.v:23]
WARNING: [Synth 8-3331] design comb_multiplier32 has unconnected port clk
WARNING: [Synth 8-3331] design comb_multiplier32 has unconnected port rst
WARNING: [Synth 8-3331] design controlunit has unconnected port muldiv_reg_sel
WARNING: [Synth 8-3331] design controlunit has unconnected port alu_out_sel
WARNING: [Synth 8-3331] design controlunit has unconnected port hilo_shift_sel
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.758 ; gain = 151.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mul_div:en to constant 0 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:209]
WARNING: [Synth 8-3295] tying undriven pin mips:ra3[4] to constant 0 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:47]
WARNING: [Synth 8-3295] tying undriven pin mips:ra3[3] to constant 0 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:47]
WARNING: [Synth 8-3295] tying undriven pin mips:ra3[2] to constant 0 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:47]
WARNING: [Synth 8-3295] tying undriven pin mips:ra3[1] to constant 0 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:47]
WARNING: [Synth 8-3295] tying undriven pin mips:ra3[0] to constant 0 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:47]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.758 ; gain = 151.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.758 ; gain = 151.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/new/system_fpga.xdc]
Finished Parsing XDC File [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/new/system_fpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/constrs_1/new/system_fpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.273 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 762.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 762.281 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 762.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.281 ; gain = 500.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.281 ; gain = 500.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 762.281 ; gain = 500.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:48]
INFO: [Synth 8-5544] ROM "q" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cnt_en_reg' into 'prod_reg_ld_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_fsm.v:56]
INFO: [Synth 8-4471] merging register 'out_mux_sel_reg' into 'done_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_fsm.v:57]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'factorial_fsm'
INFO: [Synth 8-5544] ROM "prod_mux_sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prod_reg_ld" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count1next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'outQ_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'outR_reg' [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v:16]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              001 |                               00
                    LOAD |                              010 |                               01
                    WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'factorial_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 762.281 ; gain = 500.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 3     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ext_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module combinational_multiplier 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module auxdec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module fact_ad 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
Module updown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dreg_sync_rst_en 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module comb_multiplier32 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module factorial_dp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module factorial_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module dreg_sync_rst_en__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dreg_sync_rst_en__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dreg_sync_rst_en__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v:19]
DSP Report: Generating DSP MUL/result0, operation Mode is: A*B.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: Generating DSP MUL/result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: Generating DSP MUL/result0, operation Mode is: A*B.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: Generating DSP MUL/result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
DSP Report: operator MUL/result0 is absorbed into DSP MUL/result0.
INFO: [Synth 8-5545] ROM "clk_gen/count2next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "bd_clk/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bd_rst/debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comb_multiplier.v:31]
DSP Report: Generating DSP SOC/fact/fact_acc/dp/mult/z, operation Mode is: A*B.
DSP Report: operator SOC/fact/fact_acc/dp/mult/z is absorbed into DSP SOC/fact/fact_acc/dp/mult/z.
DSP Report: operator SOC/fact/fact_acc/dp/mult/z is absorbed into DSP SOC/fact/fact_acc/dp/mult/z.
DSP Report: Generating DSP SOC/fact/fact_acc/dp/mult/z, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator SOC/fact/fact_acc/dp/mult/z is absorbed into DSP SOC/fact/fact_acc/dp/mult/z.
DSP Report: operator SOC/fact/fact_acc/dp/mult/z is absorbed into DSP SOC/fact/fact_acc/dp/mult/z.
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[16]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[17]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[18]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[19]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[20]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[21]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[22]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[23]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\DIV/outR_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[24]  is always disabled
WARNING: [Synth 8-264] enable of latch \SOC/mips/dp /mul_div/\MUL/result_reg[24]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (overflow_reg) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (temp_reg[0]) is unused and will be removed from module alu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 762.281 ; gain = 500.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------------+-----------+----------------------+-----------------+
|Module Name      | RTL Object       | Inference | Size (Depth x Width) | Primitives      | 
+-----------------+------------------+-----------+----------------------+-----------------+
|\SOC/mips/dp /rf | rf_reg           | Implied   | 32 x 32              | RAM32M x 18     | 
|system_fpga      | SOC/dmem/ram_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+-----------------+------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_div_unit | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_div_unit | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_div_unit | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_div_unit | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_fpga  | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_fpga  | (PCIN>>17)+A*B | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:38]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 795.016 ; gain = 533.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 808.574 ; gain = 546.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------+------------------+-----------+----------------------+-----------------+
|Module Name      | RTL Object       | Inference | Size (Depth x Width) | Primitives      | 
+-----------------+------------------+-----------+----------------------+-----------------+
|\SOC/mips/dp /rf | rf_reg           | Implied   | 32 x 32              | RAM32M x 18     | 
|system_fpga      | SOC/dmem/ram_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+-----------------+------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[63]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[62]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[61]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[60]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[59]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[58]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[57]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[56]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[55]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[54]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[53]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[52]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[51]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[50]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[49]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[48]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[47]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[46]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[45]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[44]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[43]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[42]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[41]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[40]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[39]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[38]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[37]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[36]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[35]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[34]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[33]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[32]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[31]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[30]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[29]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[28]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[27]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[26]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[25]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[24]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[23]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[22]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[21]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[20]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[19]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[18]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[17]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[16]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[15]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[14]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[13]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[12]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[11]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[10]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[9]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[8]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[7]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[6]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[5]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[4]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[3]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[2]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[1]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/MUL/result_reg[0]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/DIV/outQ_reg[31]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/DIV/outQ_reg[30]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/DIV/outQ_reg[29]) is unused and will be removed from module system_fpga.
WARNING: [Synth 8-3332] Sequential element (SOC/mips/dp/mul_div/DIV/outQ_reg[28]) is unused and will be removed from module system_fpga.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v:32]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Brad/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v:38]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |    50|
|3     |DSP48E1  |     2|
|4     |LUT1     |     5|
|5     |LUT2     |    89|
|6     |LUT3     |    71|
|7     |LUT4     |    87|
|8     |LUT5     |   189|
|9     |LUT6     |   355|
|10    |MUXF7    |    37|
|11    |MUXF8    |     3|
|12    |RAM32M   |    12|
|13    |RAM64X1S |    32|
|14    |FDCE     |   184|
|15    |FDPE     |     1|
|16    |FDRE     |   102|
|17    |FDSE     |     1|
|18    |LD       |     1|
|19    |LDC      |    31|
|20    |LDP      |     1|
|21    |IBUF     |     8|
|22    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------------+------+
|      |Instance             |Module                             |Cells |
+------+---------------------+-----------------------------------+------+
|1     |top                  |                                   |  1283|
|2     |  SOC                |system                             |  1114|
|3     |    dmem             |dmem                               |    32|
|4     |    fact             |fact_top                           |   156|
|5     |      done_bit_dreg  |dreg_sync_rst_en__parameterized1   |     1|
|6     |      err_bit_dreg   |dreg_sync_rst_en__parameterized1_3 |     1|
|7     |      fact_acc       |fact                               |   108|
|8     |        dp           |factorial_dp                       |    91|
|9     |          dwn_cnt    |updown                             |    25|
|10    |          mult       |comb_multiplier32                  |     2|
|11    |          prod_mux   |mux2_7                             |    32|
|12    |          prod_reg   |dreg_sync_rst_en                   |    32|
|13    |        fsm          |factorial_fsm                      |    17|
|14    |      go_bit_dreg    |dreg_sync_rst_en__parameterized1_4 |     1|
|15    |      go_signal_dreg |dreg_sync_rst_en__parameterized1_5 |     1|
|16    |      input_dreg     |dreg_sync_rst_en__parameterized0   |    10|
|17    |      result_dreg    |dreg_sync_rst_en__parameterized2_6 |    34|
|18    |    gpio             |gpio_top                           |   152|
|19    |      gpO1_reg       |dreg_sync_rst_en__parameterized2   |    59|
|20    |      gpO2_reg       |dreg_sync_rst_en__parameterized2_2 |    93|
|21    |    mips             |mips                               |   774|
|22    |      dp             |datapath                           |   773|
|23    |        alu          |alu                                |   100|
|24    |        alu_pb_mux   |mux2                               |    32|
|25    |        pc_plus_4    |adder                              |     9|
|26    |        pc_plus_br   |adder_1                            |    37|
|27    |        pc_reg       |dreg                               |   490|
|28    |        rf           |regfile                            |   100|
|29    |        rf_wa_mux    |mux2__parameterized0               |     5|
|30    |  bd_clk             |button_debouncer                   |    20|
|31    |  bd_rst             |button_debouncer_0                 |    20|
|32    |  clk_gen            |clk_gen                            |    89|
|33    |  led_mux            |led_mux                            |    10|
+------+---------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2732 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 852.590 ; gain = 242.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 852.590 ; gain = 590.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  LD => LDCE: 1 instances
  LDC => LDCE: 31 instances
  LDP => LDPE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 852.590 ; gain = 602.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brad/pipelinedMIPS32/MIPS32.runs/synth_1/system_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fpga_utilization_synth.rpt -pb system_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  3 18:17:47 2019...
