# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ACSetupSvcPort=23210
ACSvcPort=17532
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\gleis\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
ChocolateyInstall=C:\ProgramData\chocolatey
ChocolateyLastPathUpdate=134034997766097371
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=G-MF001
ComSpec=C:\WINDOWS\system32\cmd.exe
CUDA_PATH=C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9
CUDA_PATH_V12_9=C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_11492_1592913036=1
GOOGLE_APPLICATION_CREDENTIALS=E:\source\cogthings-20afbfbdc61e.json
HDI_APPROOT=D:/AMDDesignTools/2025.2/Vitis
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\gleis
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=D:/AMDDesignTools/2025.2/Vitis/tps/isl
JAVA_EXE=D:/AMDDesignTools/2025.2/Vitis\tps\win64\jre21.0.5_11\bin\java.exe
JAVA_HOME=D:/AMDDesignTools/2025.2/Vitis\tps\win64\jre21.0.5_11
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\gleis\AppData\Local
LOGONSERVER=\\G-MF001
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=24
OculusBase=C:\Program Files\Oculus\
OneDrive=C:\Users\gleis\OneDrive
OneDriveConsumer=C:\Users\gleis\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=D:/AMDDesignTools/2025.2/Vivado/tps/win64/binutils-2.26/bin;D:/AMDDesignTools/2025.2/Vitis/bin/../gnu/aarch64/nt/aarch64-linux/bin;D:/AMDDesignTools/2025.2/Vitis/bin/../gnu/ppc64le/4.9.3/win64/bin;D:/AMDDesignTools/2025.2/Vitis/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;D:/AMDDesignTools/2025.2/Vitis/tps/mingw/6.2.0/win64.o/nt/bin;D:/AMDDesignTools/2025.2/Vivado\gnuwin\bin;D:/AMDDesignTools/2025.2/Vivado\gnu\microblaze\nt\bin;D:/AMDDesignTools/2025.2/Vitis/bin;D:/AMDDesignTools/2025.2/Vitis\tps\win64;D:/AMDDesignTools/2025.2/Vitis/tps/win64/java-cef-95.0.4638.69/bin/lib/win64;D:/AMDDesignTools/2025.2/Vitis/tps/win64/javafx-sdk-11.0.2/lib;D:/AMDDesignTools/2025.2/Vitis/tps/win64/javafx-sdk-11.0.2/bin;D:/AMDDesignTools/2025.2/Vitis/lib/win64.o;D:/AMDDesignTools/2025.2/Vitis/tps/win64/jre11.0.16_1/bin/server;D:/AMDDesignTools/2025.2/Vitis/tps/win64/jre11.0.16_1/bin;D:/AMDDesignTools/2025.2/Vitis\tps\win64\cmake-3.24.2\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\microblaze\nt\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\microblaze\linux_toolchain\nt64_le\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\aarch32\nt\gcc-arm-none-eabi\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\aarch64\nt\aarch64-linux\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\aarch64\nt\aarch64-none\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\armr5\nt\gcc-arm-none-eabi\bin;D:/AMDDesignTools/2025.2/Vitis\gnuwin\bin;D:/AMDDesignTools/2025.2/Vitis\tps\win64\python-3.13.0;D:/AMDDesignTools/2025.2/Vitis\tps\win64\jre21.0.5_11\bin;D:/AMDDesignTools/2025.2/Vitis\tps\win64\libxslt\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\arm\nt\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\microblaze\linux_toolchain\nt64_be\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\riscv\nt\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\riscv\linux_toolchain\nt64\bin;D:/AMDDesignTools/2025.2/Vitis\gnu\riscv\linux_toolchain\nt32\bin;D:/AMDDesignTools/2025.2/Vivado\tps\win64\python-3.13.0;D:/AMDDesignTools/2025.2/Vivado\tps\win64\git-2.50.0\bin;D:/AMDDesignTools/2025.2/Vivado\tps\win64\cmake-3.24.2\bin;D:/AMDDesignTools/2025.2/Vitis/win64/tools/vcxx\libexec;D:/AMDDesignTools/2025.2/Vivado\tps\win64\jre21.0.5_11\bin;D:/AMDDesignTools/2025.2/Vivado\tps\win64\libxslt/bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9\bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v12.9\libnvvp;C:\Program Files\Oculus\Support\oculus-runtime;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;C:\Program Files\dotnet\;C:\Program Files\Git\cmd;C:\Program Files\usbipd-win\;C:\Program Files (x86)\Google\Cloud SDK\google-cloud-sdk\bin;C:\Program Files\NVIDIA Corporation\Nsight Compute 2025.2.0\;C:\Program Files\NVIDIA Corporation\NVIDIA App\NvDLISR;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\ProgramData\chocolatey\bin;C:\Program Files\Docker\Docker\resources\bin;C:\Users\gleis\AppData\Local\Microsoft\WindowsApps;C:\Users\gleis\AppData\Local\Programs\Microsoft VS Code\bin;D:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\bin;D:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 151 Stepping 2, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=9702
PRODVERSION_EXE=D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules;C:\Program Files (x86)\Google\Cloud SDK\google-cloud-sdk\platform\PowerShell
PUBLIC=C:\Users\Public
PYTHONPATH=D:/AMDDesignTools/2025.2/Vitis\cli;D:/AMDDesignTools/2025.2/Vitis\cli\python-packages\win64;D:/AMDDesignTools/2025.2/Vitis\cli\python-packages\site-packages;D:/AMDDesignTools/2025.2/Vitis\cli\proto;D:/AMDDesignTools/2025.2/Vitis\scripts\python_pkg;
python_path=D:/AMDDesignTools/2025.2/Vitis\cli;D:/AMDDesignTools/2025.2/Vitis\cli\python-packages\win64;D:/AMDDesignTools/2025.2/Vitis\cli\python-packages\site-packages;D:/AMDDesignTools/2025.2/Vitis\cli\proto;D:/AMDDesignTools/2025.2/Vitis\scripts\python_pkg;
RDI_APPROOT=D:/AMDDesignTools/2025.2/Vitis
RDI_ARGS= --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=D:/AMDDesignTools/2025.2
RDI_BINDIR=D:/AMDDesignTools/2025.2/Vitis/bin
RDI_BINROOT=D:/AMDDesignTools/2025.2/Vitis/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=D:/AMDDesignTools/2025.2/Vitis/data
RDI_INSTALLROOT=D:/AMDDesignTools
RDI_INSTALLVER=Vitis
RDI_INSTALLVERSION=2025.2
RDI_JAVACEFROOT=D:/AMDDesignTools/2025.2/Vitis/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=D:/AMDDesignTools/2025.2/Vitis/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=D:/AMDDesignTools/2025.2/Vitis/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=D:/AMDDesignTools/2025.2/Vitis/lib/win64.o
RDI_MINGW_LIB=D:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\bin;D:/AMDDesignTools/2025.2/Vitis\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=D:/AMDDesignTools/2025.2/Vitis/bin
RDI_PROG=D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=d:\AMDDesignTools\2025.2\Vitis\bin:G-MF001-Thu02-26-2026_20-07-39.61
RDI_SHARED_DATA=D:/AMDDesignTools/SharedData/2025.2/data
RDI_TEMPINSTALL=D:\AMDDesignTools\2025.2
RDI_TPS_ROOT=D:/AMDDesignTools/2025.2/Vivado/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RlsSvcPort=22112
RT_LIBPATH=D:/AMDDesignTools/2025.2/Vitis/scripts/rt/data
RT_TCL_PATH=D:/AMDDesignTools/2025.2/Vitis/scripts/rt/base_tcl/tcl
SESSIONNAME=Console
session_string=E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector:G-MF001-Thu02-26-2026_20-42-01.82
supports_classic_ide=true
SYNTH_COMMON=D:/AMDDesignTools/2025.2/Vitis/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=D:/AMDDesignTools/2025.2/Vitis/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\gleis\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=D:\AMDDesignTools\2025.2\Vitis\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:D:\AMDDesignTools\2025.2\Vitis\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"370a4e27-ac2e-4486-9a2c-ea120eb984d0"}
THEIA_ELECTRON_VERSION=30.1.2
THEIA_PLUGINS=local-dir:C:\Users\gleis\.theia\plugins
TMP=C:\Users\gleis\AppData\Local\Temp
tooldir=tps\win64\git-2.50.0
TOOLS_CLANGD=D:/AMDDesignTools/2025.2/Vitis/win64/tools/vcxx\libexec
TPS_CMAKE=D:/AMDDesignTools/2025.2/Vivado\tps\win64\cmake-3.24.2
TPS_GIT=D:/AMDDesignTools/2025.2/Vivado\tps\win64\git-2.50.0
TPS_LIBXSLT=D:/AMDDesignTools/2025.2/Vivado\tps\win64\libxslt
TPS_PYTHON=D:/AMDDesignTools/2025.2/Vivado\tps\win64\python-3.13.0
USERDOMAIN=G-MF001
USERDOMAIN_ROAMINGPROFILE=G-MF001
USERNAME=gleis
USERPROFILE=C:\Users\gleis
VALIDATE_ARGS="False"
VITISNEW=true
VITIS_FSBL_EXIT_TIMEOUT=90000
VSCODE_API_VERSION=1.99.3
windir=C:\WINDOWS
XILINX_HLS=D:/AMDDesignTools/2025.2/Vitis
XILINX_PLANAHEAD=D:/AMDDesignTools/2025.2/Vitis
XILINX_SDK=D:/AMDDesignTools/2025.2/Vitis
XILINX_VCXX=D:/AMDDesignTools/2025.2/Vitis/win64/tools/vcxx
XILINX_VERSION_DEFAULT=2025.2
XILINX_VERSION_VITIS=2025.2
XILINX_VITIS=D:/AMDDesignTools/2025.2/Vitis
XILINX_VITIS_GIT=D:/AMDDesignTools/2025.2/Vivado\tps\win64\git-2.50.0\bin
XILINX_VITIS_VERSION=Vitis v2025.2 (64-bit)
XILINX_VIVADO=D:/AMDDesignTools/2025.2/Vivado
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=D:/AMDDesignTools/2025.2/Vitis\tps\win64\xvcredist.exe
ZES_ENABLE_SYSMAN=1
_RDI_BINROOT=D:\AMDDesignTools\2025.2\Vitis\bin
_RDI_CWD=E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=61818
XILINX_CD_SESSION=1fae78b9-8eac-4d36-bf0d-9e65d062f5eb


VITIS-RUN command line:
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 

FINAL PROGRAM OPTIONS
--config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg
--csim
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file radiation_injector.cpp
--hls.tb.file test_bench.cpp
--mode hls
--part xc7z020clg400-2
--work_dir radiation_injector

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg 
--work_dir radiation_injector 

PARSED CONFIG FILE (1) OPTIONS
file: E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg
part xc7z020clg400-2 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.syn.file radiation_injector.cpp 
hls.tb.file test_bench.cpp 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:42:05

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:49:20

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:49:43

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:52:19

------------------------------------------
V++ command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/v++.exe -c --mode hls --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:52:54

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --cosim --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:53:19

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/AMDDesignTools/2025.2/Vitis/bin/unwrapped/win64.o/vitis-run.exe --mode hls --package --config E:\source\.ITA\FPGA\7.RAD\zc702_workspace\radiation_injector\hls_config.cfg --work_dir radiation_injector 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 26 Feb 2026 20:54:30
