# Description of the AXI interconnect and its components

**Source**: Page 110, Chunk 838  
**Category**: Description of the AXI interconnect and its components  
**Chunk Index**: 838

---

Memory and bus architecture RM0433
2.2.3 AXI interconnect functional description
Block diagram
The AXI interconnect is shown in Figure 2.
Masters: D2 AHB C-M7 SDMMC1 MDMA DMA2D LTDC

---

**AI Reasoning**: The content chunk provides a functional description of the AXI interconnect, which is a technical specification of the memory and bus architecture. Placing it under 'specifications' aligns with the nature of the content, and the filename captures the essence of the description provided.
