start_gui
open_project /home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/acer/cod19grp15' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/new/flash.v', nor could it be found using path '/home/mason/C:/Users/acer/cod19grp15/thinpad_top.srcs/sources_1/new/flash.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/mips_tb_behav.wcfg', nor could it be found using path '/home/mason/C:/Users/acer/cod19grp15/mips_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'pll_example_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.ip_user_files', nor could it be found using path '/home/mason/C:/Users/acer/cod19grp15/thinpad_top.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pll_example' generated file not found '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* Project containing IP 'pll_example' is read-only.
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-231] Project 'thinpad_top.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 6159.855 ; gain = 92.918 ; free physical = 217 ; free virtual = 4515
update_compile_order -fileset sources_1
save_project_as Uncommented_old_version /home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version -force
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_7s_mmcm.vh' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_7s_mmcm.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_7s_pll.vh' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_7s_pll.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_mmcm.vh' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_mmcm.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_pll.vh' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_pll.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_plus_pll.vh' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_plus_pll.vh'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/thinpad_top.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_plus_mmcm.vh' to '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/mmcm_pll_drp_func_us_plus_mmcm.vh'
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_example' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
save_project_as: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 6217.887 ; gain = 0.000 ; free physical = 157 ; free virtual = 4474
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
CRITICAL WARNING: [IP_Flow 19-5008] Invalid value for parameter usage type 'simulation.rtl'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /media/mason/DATA/cstools/IDE/vivado/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ee4ebfa9aec54fd6accf62beb606e8ec --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.flag_sync_cpld
Compiling module xil_defaultlib.cpld_model
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 29 02:39:02 2020...
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 6240.891 ; gain = 0.000 ; free physical = 365 ; free virtual = 4524
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/mips_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented/mips_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mason/Desktop/work/verilog-parser/tests/cod19grp15/Uncommented_old_version/Uncommented_old_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file C:\Users\acer\Desktop\temp\mips32lab\_TEST\kern.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file C:\Users\acer\Desktop\temp\mips32lab\_TEST\ext.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6292.688 ; gain = 51.797 ; free physical = 283 ; free virtual = 4456
update_compile_order -fileset sources_1

