\hypertarget{struct_r_c_c___type_def}{\section{R\-C\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_c_c___type_def}\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}}
}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{C\-F\-G\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{C\-I\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{A\-P\-B2\-R\-S\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{A\-P\-B1\-R\-S\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}{A\-H\-B\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{A\-P\-B2\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{A\-P\-B1\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{B\-D\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{C\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{P\-L\-L\-C\-F\-G\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{A\-H\-B1\-R\-S\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{A\-H\-B2\-R\-S\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{A\-H\-B3\-R\-S\-T\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ab9fc98b9a09130bf1922feb019bba6f3}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{A\-H\-B1\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{A\-H\-B2\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{A\-H\-B3\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a3e2ab1ff9369e5b9a037555f7b899a44}{R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}{A\-H\-B1\-L\-P\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}{A\-H\-B2\-L\-P\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}{A\-H\-B3\-L\-P\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{A\-P\-B1\-L\-P\-E\-N\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{A\-P\-B2\-L\-P\-E\-N\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a23df86f2945cf835b75e68692cb3824a}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}2\mbox{]}
\item 
uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a994d41086ec8435d0dccf055e410b141}{R\-E\-S\-E\-R\-V\-E\-D6} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}{S\-S\-C\-G\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}{P\-L\-L\-I2\-S\-C\-F\-G\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{I\-C\-S\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}{A\-H\-B\-R\-S\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_c_c___type_def_a5a89bd730b7710a0e24d068cb6e4c90f}{A\-H\-B\-L\-P\-E\-N\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Reset and Clock Control. 

\subsection{Member Data Documentation}
\hypertarget{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B1\-E\-N\-R@{A\-H\-B1\-E\-N\-R}}
\index{A\-H\-B1\-E\-N\-R@{A\-H\-B1\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B1\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B1\-E\-N\-R}}\label{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}
R\-C\-C A\-H\-B1 peripheral clock register, Address offset\-: 0x30 \hypertarget{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B1\-L\-P\-E\-N\-R@{A\-H\-B1\-L\-P\-E\-N\-R}}
\index{A\-H\-B1\-L\-P\-E\-N\-R@{A\-H\-B1\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B1\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B1\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}
R\-C\-C A\-H\-B1 peripheral clock enable in low power mode register, Address offset\-: 0x50 \hypertarget{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B1\-R\-S\-T\-R@{A\-H\-B1\-R\-S\-T\-R}}
\index{A\-H\-B1\-R\-S\-T\-R@{A\-H\-B1\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B1\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B1\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}
R\-C\-C A\-H\-B1 peripheral reset register, Address offset\-: 0x10 \hypertarget{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B2\-E\-N\-R@{A\-H\-B2\-E\-N\-R}}
\index{A\-H\-B2\-E\-N\-R@{A\-H\-B2\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B2\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B2\-E\-N\-R}}\label{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}
R\-C\-C A\-H\-B2 peripheral clock register, Address offset\-: 0x34 \hypertarget{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B2\-L\-P\-E\-N\-R@{A\-H\-B2\-L\-P\-E\-N\-R}}
\index{A\-H\-B2\-L\-P\-E\-N\-R@{A\-H\-B2\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B2\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B2\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}
R\-C\-C A\-H\-B2 peripheral clock enable in low power mode register, Address offset\-: 0x54 \hypertarget{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B2\-R\-S\-T\-R@{A\-H\-B2\-R\-S\-T\-R}}
\index{A\-H\-B2\-R\-S\-T\-R@{A\-H\-B2\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B2\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B2\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}
R\-C\-C A\-H\-B2 peripheral reset register, Address offset\-: 0x14 \hypertarget{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B3\-E\-N\-R@{A\-H\-B3\-E\-N\-R}}
\index{A\-H\-B3\-E\-N\-R@{A\-H\-B3\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B3\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B3\-E\-N\-R}}\label{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}
R\-C\-C A\-H\-B3 peripheral clock register, Address offset\-: 0x38 \hypertarget{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B3\-L\-P\-E\-N\-R@{A\-H\-B3\-L\-P\-E\-N\-R}}
\index{A\-H\-B3\-L\-P\-E\-N\-R@{A\-H\-B3\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B3\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B3\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}
R\-C\-C A\-H\-B3 peripheral clock enable in low power mode register, Address offset\-: 0x58 \hypertarget{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B3\-R\-S\-T\-R@{A\-H\-B3\-R\-S\-T\-R}}
\index{A\-H\-B3\-R\-S\-T\-R@{A\-H\-B3\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B3\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B3\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}
R\-C\-C A\-H\-B3 peripheral reset register, Address offset\-: 0x18 \hypertarget{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B\-E\-N\-R@{A\-H\-B\-E\-N\-R}}
\index{A\-H\-B\-E\-N\-R@{A\-H\-B\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B\-E\-N\-R}}\label{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}
R\-C\-C A\-H\-B peripheral clock enable register, Address offset\-: 0x1\-C \hypertarget{struct_r_c_c___type_def_a5a89bd730b7710a0e24d068cb6e4c90f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B\-L\-P\-E\-N\-R@{A\-H\-B\-L\-P\-E\-N\-R}}
\index{A\-H\-B\-L\-P\-E\-N\-R@{A\-H\-B\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a5a89bd730b7710a0e24d068cb6e4c90f}
R\-C\-C A\-H\-B peripheral clock enable in low power mode register, Address offset\-: 0x28 \hypertarget{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-H\-B\-R\-S\-T\-R@{A\-H\-B\-R\-S\-T\-R}}
\index{A\-H\-B\-R\-S\-T\-R@{A\-H\-B\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-H\-B\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-H\-B\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}
R\-C\-C A\-H\-B peripheral reset register, Address offset\-: 0x10 \hypertarget{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-E\-N\-R@{A\-P\-B1\-E\-N\-R}}
\index{A\-P\-B1\-E\-N\-R@{A\-P\-B1\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B1\-E\-N\-R}}\label{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}
R\-C\-C A\-P\-B1 peripheral clock enable register, Address offset\-: 0x40

R\-C\-C A\-P\-B1 peripheral clock enable register, Address offset\-: 0x24 \hypertarget{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-L\-P\-E\-N\-R@{A\-P\-B1\-L\-P\-E\-N\-R}}
\index{A\-P\-B1\-L\-P\-E\-N\-R@{A\-P\-B1\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B1\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}
R\-C\-C A\-P\-B1 peripheral clock enable in low power mode register, Address offset\-: 0x60

R\-C\-C A\-P\-B1 peripheral clock enable in low power mode register, Address offset\-: 0x30 \hypertarget{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B1\-R\-S\-T\-R@{A\-P\-B1\-R\-S\-T\-R}}
\index{A\-P\-B1\-R\-S\-T\-R@{A\-P\-B1\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B1\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}
R\-C\-C A\-P\-B1 peripheral reset register, Address offset\-: 0x20

R\-C\-C A\-P\-B1 peripheral reset register, Address offset\-: 0x18 \hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-E\-N\-R@{A\-P\-B2\-E\-N\-R}}
\index{A\-P\-B2\-E\-N\-R@{A\-P\-B2\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B2\-E\-N\-R}}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}
R\-C\-C A\-P\-B2 peripheral clock enable register, Address offset\-: 0x44

R\-C\-C A\-P\-B2 peripheral clock enable register, Address offset\-: 0x20 \hypertarget{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-L\-P\-E\-N\-R@{A\-P\-B2\-L\-P\-E\-N\-R}}
\index{A\-P\-B2\-L\-P\-E\-N\-R@{A\-P\-B2\-L\-P\-E\-N\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-L\-P\-E\-N\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B2\-L\-P\-E\-N\-R}}\label{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}
R\-C\-C A\-P\-B2 peripheral clock enable in low power mode register, Address offset\-: 0x64

R\-C\-C A\-P\-B2 peripheral clock enable in low power mode register, Address offset\-: 0x2\-C \hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!A\-P\-B2\-R\-S\-T\-R@{A\-P\-B2\-R\-S\-T\-R}}
\index{A\-P\-B2\-R\-S\-T\-R@{A\-P\-B2\-R\-S\-T\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-R\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-A\-P\-B2\-R\-S\-T\-R}}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}
R\-C\-C A\-P\-B2 peripheral reset register, Address offset\-: 0x24

R\-C\-C A\-P\-B2 peripheral reset register, Address offset\-: 0x14 \hypertarget{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!B\-D\-C\-R@{B\-D\-C\-R}}
\index{B\-D\-C\-R@{B\-D\-C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-D\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-B\-D\-C\-R}}\label{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}
R\-C\-C Backup domain control register, Address offset\-: 0x70 \hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-F\-G\-R@{C\-F\-G\-R}}
\index{C\-F\-G\-R@{C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-F\-G\-R}}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}
R\-C\-C clock configuration register, Address offset\-: 0x08

R\-C\-C Clock configuration register, Address offset\-: 0x08 \hypertarget{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-I\-R@{C\-I\-R}}
\index{C\-I\-R@{C\-I\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-I\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-I\-R}}\label{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}
R\-C\-C clock interrupt register, Address offset\-: 0x0\-C

R\-C\-C Clock interrupt register, Address offset\-: 0x0\-C \hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}
R\-C\-C clock control register, Address offset\-: 0x00 \hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!C\-S\-R@{C\-S\-R}}
\index{C\-S\-R@{C\-S\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-C\-S\-R}}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}
R\-C\-C clock control \& status register, Address offset\-: 0x74

R\-C\-C Control/status register, Address offset\-: 0x34 \hypertarget{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!I\-C\-S\-C\-R@{I\-C\-S\-C\-R}}
\index{I\-C\-S\-C\-R@{I\-C\-S\-C\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-C\-S\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-I\-C\-S\-C\-R}}\label{struct_r_c_c___type_def_a5aa77c68f2409fff241e949f3d6129b5}
R\-C\-C Internal clock sources calibration register, Address offset\-: 0x04 \hypertarget{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!P\-L\-L\-C\-F\-G\-R@{P\-L\-L\-C\-F\-G\-R}}
\index{P\-L\-L\-C\-F\-G\-R@{P\-L\-L\-C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{P\-L\-L\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-P\-L\-L\-C\-F\-G\-R}}\label{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}
R\-C\-C P\-L\-L configuration register, Address offset\-: 0x04 \hypertarget{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!P\-L\-L\-I2\-S\-C\-F\-G\-R@{P\-L\-L\-I2\-S\-C\-F\-G\-R}}
\index{P\-L\-L\-I2\-S\-C\-F\-G\-R@{P\-L\-L\-I2\-S\-C\-F\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{P\-L\-L\-I2\-S\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-P\-L\-L\-I2\-S\-C\-F\-G\-R}}\label{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}
R\-C\-C P\-L\-L\-I2\-S configuration register, Address offset\-: 0x84 \hypertarget{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}
Reserved, 0x1\-C \hypertarget{struct_r_c_c___type_def_ab9fc98b9a09130bf1922feb019bba6f3}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_r_c_c___type_def_ab9fc98b9a09130bf1922feb019bba6f3}
Reserved, 0x28-\/0x2\-C \hypertarget{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}
Reserved, 0x3\-C \hypertarget{struct_r_c_c___type_def_a3e2ab1ff9369e5b9a037555f7b899a44}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_r_c_c___type_def_a3e2ab1ff9369e5b9a037555f7b899a44}
Reserved, 0x48-\/0x4\-C \hypertarget{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}
Reserved, 0x5\-C \hypertarget{struct_r_c_c___type_def_a23df86f2945cf835b75e68692cb3824a}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_r_c_c___type_def_a23df86f2945cf835b75e68692cb3824a}
Reserved, 0x68-\/0x6\-C \hypertarget{struct_r_c_c___type_def_a994d41086ec8435d0dccf055e410b141}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_r_c_c___type_def_a994d41086ec8435d0dccf055e410b141}
Reserved, 0x78-\/0x7\-C \hypertarget{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}{\index{R\-C\-C\-\_\-\-Type\-Def@{R\-C\-C\-\_\-\-Type\-Def}!S\-S\-C\-G\-R@{S\-S\-C\-G\-R}}
\index{S\-S\-C\-G\-R@{S\-S\-C\-G\-R}!RCC_TypeDef@{R\-C\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-S\-C\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-C\-C\-\_\-\-Type\-Def\-::\-S\-S\-C\-G\-R}}\label{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}
R\-C\-C spread spectrum clock generation register, Address offset\-: 0x80 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
