

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config18_s'
================================================================
* Date:           Sun Mar  3 21:31:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read919 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read919' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read818 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read818' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read717 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read717' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read616 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read616' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read515 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read515' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read414 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'p_read414' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read313 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'p_read313' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read212 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'p_read212' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read111 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'p_read111' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read_90 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'p_read_90' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_222)   --->   "%p_Val2_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_90, i32 4, i32 9"   --->   Operation 13 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_222)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_90, i32 4"   --->   Operation 14 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_222)   --->   "%p_Result_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_90, i32 3"   --->   Operation 15 'bitselect' 'p_Result_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %p_read_90"   --->   Operation 16 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns)   --->   "%r = icmp_ne  i3 %trunc_ln828, i3 0"   --->   Operation 17 'icmp' 'r' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_222)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 18 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_222)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_579"   --->   Operation 19 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_222)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 20 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_222 = add i6 %p_Val2_s, i6 %zext_ln377"   --->   Operation 21 'add' 'p_Val2_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_90, i32 10, i32 15"   --->   Operation 22 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_23, i6 63"   --->   Operation 23 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_23, i6 0"   --->   Operation 24 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_224)   --->   "%p_Val2_223 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read111, i32 4, i32 9"   --->   Operation 25 'partselect' 'p_Val2_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_224)   --->   "%p_Result_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read111, i32 4"   --->   Operation 26 'bitselect' 'p_Result_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_224)   --->   "%p_Result_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read111, i32 3"   --->   Operation 27 'bitselect' 'p_Result_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln828_110 = trunc i16 %p_read111"   --->   Operation 28 'trunc' 'trunc_ln828_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.49ns)   --->   "%r_110 = icmp_ne  i3 %trunc_ln828_110, i3 0"   --->   Operation 29 'icmp' 'r_110' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_224)   --->   "%or_ln374_110 = or i1 %p_Result_554, i1 %r_110"   --->   Operation 30 'or' 'or_ln374_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_224)   --->   "%and_ln374_110 = and i1 %or_ln374_110, i1 %p_Result_581"   --->   Operation 31 'and' 'and_ln374_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_224)   --->   "%zext_ln377_110 = zext i1 %and_ln374_110"   --->   Operation 32 'zext' 'zext_ln377_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_224 = add i6 %p_Val2_223, i6 %zext_ln377_110"   --->   Operation 33 'add' 'p_Val2_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read111, i32 10, i32 15"   --->   Operation 34 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.61ns)   --->   "%Range1_all_ones_110 = icmp_eq  i6 %tmp_s, i6 63"   --->   Operation 35 'icmp' 'Range1_all_ones_110' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%Range1_all_zeros_110 = icmp_eq  i6 %tmp_s, i6 0"   --->   Operation 36 'icmp' 'Range1_all_zeros_110' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_226)   --->   "%p_Val2_225 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read212, i32 4, i32 9"   --->   Operation 37 'partselect' 'p_Val2_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_226)   --->   "%p_Result_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read212, i32 4"   --->   Operation 38 'bitselect' 'p_Result_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_226)   --->   "%p_Result_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read212, i32 3"   --->   Operation 39 'bitselect' 'p_Result_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln828_111 = trunc i16 %p_read212"   --->   Operation 40 'trunc' 'trunc_ln828_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.49ns)   --->   "%r_111 = icmp_ne  i3 %trunc_ln828_111, i3 0"   --->   Operation 41 'icmp' 'r_111' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_226)   --->   "%or_ln374_111 = or i1 %p_Result_557, i1 %r_111"   --->   Operation 42 'or' 'or_ln374_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_226)   --->   "%and_ln374_111 = and i1 %or_ln374_111, i1 %p_Result_583"   --->   Operation 43 'and' 'and_ln374_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_226)   --->   "%zext_ln377_111 = zext i1 %and_ln374_111"   --->   Operation 44 'zext' 'zext_ln377_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_226 = add i6 %p_Val2_225, i6 %zext_ln377_111"   --->   Operation 45 'add' 'p_Val2_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read212, i32 10, i32 15"   --->   Operation 46 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.61ns)   --->   "%Range1_all_ones_111 = icmp_eq  i6 %tmp_118, i6 63"   --->   Operation 47 'icmp' 'Range1_all_ones_111' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.61ns)   --->   "%Range1_all_zeros_111 = icmp_eq  i6 %tmp_118, i6 0"   --->   Operation 48 'icmp' 'Range1_all_zeros_111' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_228)   --->   "%p_Val2_227 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read313, i32 4, i32 9"   --->   Operation 49 'partselect' 'p_Val2_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_228)   --->   "%p_Result_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read313, i32 4"   --->   Operation 50 'bitselect' 'p_Result_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_228)   --->   "%p_Result_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read313, i32 3"   --->   Operation 51 'bitselect' 'p_Result_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln828_112 = trunc i16 %p_read313"   --->   Operation 52 'trunc' 'trunc_ln828_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.49ns)   --->   "%r_112 = icmp_ne  i3 %trunc_ln828_112, i3 0"   --->   Operation 53 'icmp' 'r_112' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_228)   --->   "%or_ln374_112 = or i1 %p_Result_560, i1 %r_112"   --->   Operation 54 'or' 'or_ln374_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_228)   --->   "%and_ln374_112 = and i1 %or_ln374_112, i1 %p_Result_585"   --->   Operation 55 'and' 'and_ln374_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_228)   --->   "%zext_ln377_112 = zext i1 %and_ln374_112"   --->   Operation 56 'zext' 'zext_ln377_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_228 = add i6 %p_Val2_227, i6 %zext_ln377_112"   --->   Operation 57 'add' 'p_Val2_228' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read313, i32 10, i32 15"   --->   Operation 58 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.61ns)   --->   "%Range1_all_ones_112 = icmp_eq  i6 %tmp_119, i6 63"   --->   Operation 59 'icmp' 'Range1_all_ones_112' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.61ns)   --->   "%Range1_all_zeros_112 = icmp_eq  i6 %tmp_119, i6 0"   --->   Operation 60 'icmp' 'Range1_all_zeros_112' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_230)   --->   "%p_Val2_229 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read414, i32 4, i32 9"   --->   Operation 61 'partselect' 'p_Val2_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_230)   --->   "%p_Result_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read414, i32 4"   --->   Operation 62 'bitselect' 'p_Result_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_230)   --->   "%p_Result_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read414, i32 3"   --->   Operation 63 'bitselect' 'p_Result_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln828_113 = trunc i16 %p_read414"   --->   Operation 64 'trunc' 'trunc_ln828_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.49ns)   --->   "%r_113 = icmp_ne  i3 %trunc_ln828_113, i3 0"   --->   Operation 65 'icmp' 'r_113' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_230)   --->   "%or_ln374_113 = or i1 %p_Result_563, i1 %r_113"   --->   Operation 66 'or' 'or_ln374_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_230)   --->   "%and_ln374_113 = and i1 %or_ln374_113, i1 %p_Result_587"   --->   Operation 67 'and' 'and_ln374_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_230)   --->   "%zext_ln377_113 = zext i1 %and_ln374_113"   --->   Operation 68 'zext' 'zext_ln377_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_230 = add i6 %p_Val2_229, i6 %zext_ln377_113"   --->   Operation 69 'add' 'p_Val2_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read414, i32 10, i32 15"   --->   Operation 70 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.61ns)   --->   "%Range1_all_ones_113 = icmp_eq  i6 %tmp_120, i6 63"   --->   Operation 71 'icmp' 'Range1_all_ones_113' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.61ns)   --->   "%Range1_all_zeros_113 = icmp_eq  i6 %tmp_120, i6 0"   --->   Operation 72 'icmp' 'Range1_all_zeros_113' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_232)   --->   "%p_Val2_231 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read515, i32 4, i32 9"   --->   Operation 73 'partselect' 'p_Val2_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_232)   --->   "%p_Result_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read515, i32 4"   --->   Operation 74 'bitselect' 'p_Result_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_232)   --->   "%p_Result_589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read515, i32 3"   --->   Operation 75 'bitselect' 'p_Result_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln828_114 = trunc i16 %p_read515"   --->   Operation 76 'trunc' 'trunc_ln828_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.49ns)   --->   "%r_114 = icmp_ne  i3 %trunc_ln828_114, i3 0"   --->   Operation 77 'icmp' 'r_114' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_232)   --->   "%or_ln374_114 = or i1 %p_Result_566, i1 %r_114"   --->   Operation 78 'or' 'or_ln374_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_232)   --->   "%and_ln374_114 = and i1 %or_ln374_114, i1 %p_Result_589"   --->   Operation 79 'and' 'and_ln374_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_232)   --->   "%zext_ln377_114 = zext i1 %and_ln374_114"   --->   Operation 80 'zext' 'zext_ln377_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_232 = add i6 %p_Val2_231, i6 %zext_ln377_114"   --->   Operation 81 'add' 'p_Val2_232' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read515, i32 10, i32 15"   --->   Operation 82 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.61ns)   --->   "%Range1_all_ones_114 = icmp_eq  i6 %tmp_121, i6 63"   --->   Operation 83 'icmp' 'Range1_all_ones_114' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.61ns)   --->   "%Range1_all_zeros_114 = icmp_eq  i6 %tmp_121, i6 0"   --->   Operation 84 'icmp' 'Range1_all_zeros_114' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234)   --->   "%p_Val2_233 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read616, i32 4, i32 9"   --->   Operation 85 'partselect' 'p_Val2_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234)   --->   "%p_Result_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read616, i32 4"   --->   Operation 86 'bitselect' 'p_Result_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234)   --->   "%p_Result_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read616, i32 3"   --->   Operation 87 'bitselect' 'p_Result_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln828_115 = trunc i16 %p_read616"   --->   Operation 88 'trunc' 'trunc_ln828_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.49ns)   --->   "%r_115 = icmp_ne  i3 %trunc_ln828_115, i3 0"   --->   Operation 89 'icmp' 'r_115' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234)   --->   "%or_ln374_115 = or i1 %p_Result_569, i1 %r_115"   --->   Operation 90 'or' 'or_ln374_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234)   --->   "%and_ln374_115 = and i1 %or_ln374_115, i1 %p_Result_591"   --->   Operation 91 'and' 'and_ln374_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_234)   --->   "%zext_ln377_115 = zext i1 %and_ln374_115"   --->   Operation 92 'zext' 'zext_ln377_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_234 = add i6 %p_Val2_233, i6 %zext_ln377_115"   --->   Operation 93 'add' 'p_Val2_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read616, i32 10, i32 15"   --->   Operation 94 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.61ns)   --->   "%Range1_all_ones_115 = icmp_eq  i6 %tmp_122, i6 63"   --->   Operation 95 'icmp' 'Range1_all_ones_115' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.61ns)   --->   "%Range1_all_zeros_115 = icmp_eq  i6 %tmp_122, i6 0"   --->   Operation 96 'icmp' 'Range1_all_zeros_115' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_236)   --->   "%p_Val2_235 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read717, i32 4, i32 9"   --->   Operation 97 'partselect' 'p_Val2_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_236)   --->   "%p_Result_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read717, i32 4"   --->   Operation 98 'bitselect' 'p_Result_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_236)   --->   "%p_Result_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read717, i32 3"   --->   Operation 99 'bitselect' 'p_Result_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln828_116 = trunc i16 %p_read717"   --->   Operation 100 'trunc' 'trunc_ln828_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.49ns)   --->   "%r_116 = icmp_ne  i3 %trunc_ln828_116, i3 0"   --->   Operation 101 'icmp' 'r_116' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_236)   --->   "%or_ln374_116 = or i1 %p_Result_572, i1 %r_116"   --->   Operation 102 'or' 'or_ln374_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_236)   --->   "%and_ln374_116 = and i1 %or_ln374_116, i1 %p_Result_593"   --->   Operation 103 'and' 'and_ln374_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_236)   --->   "%zext_ln377_116 = zext i1 %and_ln374_116"   --->   Operation 104 'zext' 'zext_ln377_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_236 = add i6 %p_Val2_235, i6 %zext_ln377_116"   --->   Operation 105 'add' 'p_Val2_236' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read717, i32 10, i32 15"   --->   Operation 106 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.61ns)   --->   "%Range1_all_ones_116 = icmp_eq  i6 %tmp_123, i6 63"   --->   Operation 107 'icmp' 'Range1_all_ones_116' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.61ns)   --->   "%Range1_all_zeros_116 = icmp_eq  i6 %tmp_123, i6 0"   --->   Operation 108 'icmp' 'Range1_all_zeros_116' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_238)   --->   "%p_Val2_237 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read818, i32 4, i32 9"   --->   Operation 109 'partselect' 'p_Val2_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_238)   --->   "%p_Result_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read818, i32 4"   --->   Operation 110 'bitselect' 'p_Result_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_238)   --->   "%p_Result_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read818, i32 3"   --->   Operation 111 'bitselect' 'p_Result_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln828_117 = trunc i16 %p_read818"   --->   Operation 112 'trunc' 'trunc_ln828_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.49ns)   --->   "%r_117 = icmp_ne  i3 %trunc_ln828_117, i3 0"   --->   Operation 113 'icmp' 'r_117' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_238)   --->   "%or_ln374_117 = or i1 %p_Result_575, i1 %r_117"   --->   Operation 114 'or' 'or_ln374_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_238)   --->   "%and_ln374_117 = and i1 %or_ln374_117, i1 %p_Result_595"   --->   Operation 115 'and' 'and_ln374_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_238)   --->   "%zext_ln377_117 = zext i1 %and_ln374_117"   --->   Operation 116 'zext' 'zext_ln377_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_238 = add i6 %p_Val2_237, i6 %zext_ln377_117"   --->   Operation 117 'add' 'p_Val2_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read818, i32 10, i32 15"   --->   Operation 118 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.61ns)   --->   "%Range1_all_ones_117 = icmp_eq  i6 %tmp_124, i6 63"   --->   Operation 119 'icmp' 'Range1_all_ones_117' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.61ns)   --->   "%Range1_all_zeros_117 = icmp_eq  i6 %tmp_124, i6 0"   --->   Operation 120 'icmp' 'Range1_all_zeros_117' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_240)   --->   "%p_Val2_239 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read919, i32 4, i32 9"   --->   Operation 121 'partselect' 'p_Val2_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_240)   --->   "%p_Result_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read919, i32 4"   --->   Operation 122 'bitselect' 'p_Result_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_240)   --->   "%p_Result_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read919, i32 3"   --->   Operation 123 'bitselect' 'p_Result_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln828_118 = trunc i16 %p_read919"   --->   Operation 124 'trunc' 'trunc_ln828_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.49ns)   --->   "%r_118 = icmp_ne  i3 %trunc_ln828_118, i3 0"   --->   Operation 125 'icmp' 'r_118' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_240)   --->   "%or_ln374_118 = or i1 %p_Result_578, i1 %r_118"   --->   Operation 126 'or' 'or_ln374_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_240)   --->   "%and_ln374_118 = and i1 %or_ln374_118, i1 %p_Result_597"   --->   Operation 127 'and' 'and_ln374_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_240)   --->   "%zext_ln377_118 = zext i1 %and_ln374_118"   --->   Operation 128 'zext' 'zext_ln377_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_240 = add i6 %p_Val2_239, i6 %zext_ln377_118"   --->   Operation 129 'add' 'p_Val2_240' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read919, i32 10, i32 15"   --->   Operation 130 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.61ns)   --->   "%Range1_all_ones_118 = icmp_eq  i6 %tmp_125, i6 63"   --->   Operation 131 'icmp' 'Range1_all_ones_118' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.61ns)   --->   "%Range1_all_zeros_118 = icmp_eq  i6 %tmp_125, i6 0"   --->   Operation 132 'icmp' 'Range1_all_zeros_118' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:40]   --->   Operation 133 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read_90, i16 0"   --->   Operation 134 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%p_Result_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_90, i32 9"   --->   Operation 135 'bitselect' 'p_Result_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_222, i32 5"   --->   Operation 136 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln888 = select i1 %tmp, i1 %Range1_all_zeros, i1 %Range1_all_ones"   --->   Operation 137 'select' 'select_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%deleted_zeros = select i1 %p_Result_580, i1 %select_ln888, i1 %Range1_all_zeros"   --->   Operation 138 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %deleted_zeros, i6 %p_Val2_222, i6 63"   --->   Operation 139 'select' 'select_ln302' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i6 %select_ln302, i6 0"   --->   Operation 140 'select' 'select_ln1649' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.67ns)   --->   "%icmp_ln1649_110 = icmp_sgt  i16 %p_read111, i16 0"   --->   Operation 141 'icmp' 'icmp_ln1649_110' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_110)   --->   "%p_Result_582 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read111, i32 9"   --->   Operation 142 'bitselect' 'p_Result_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_110)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_224, i32 5"   --->   Operation 143 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_110)   --->   "%select_ln888_110 = select i1 %tmp_448, i1 %Range1_all_zeros_110, i1 %Range1_all_ones_110"   --->   Operation 144 'select' 'select_ln888_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_110)   --->   "%deleted_zeros_110 = select i1 %p_Result_582, i1 %select_ln888_110, i1 %Range1_all_zeros_110"   --->   Operation 145 'select' 'deleted_zeros_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_110 = select i1 %deleted_zeros_110, i6 %p_Val2_224, i6 63"   --->   Operation 146 'select' 'select_ln302_110' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_110 = select i1 %icmp_ln1649_110, i6 %select_ln302_110, i6 0"   --->   Operation 147 'select' 'select_ln1649_110' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.67ns)   --->   "%icmp_ln1649_111 = icmp_sgt  i16 %p_read212, i16 0"   --->   Operation 148 'icmp' 'icmp_ln1649_111' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_111)   --->   "%p_Result_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read212, i32 9"   --->   Operation 149 'bitselect' 'p_Result_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_111)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_226, i32 5"   --->   Operation 150 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_111)   --->   "%select_ln888_111 = select i1 %tmp_452, i1 %Range1_all_zeros_111, i1 %Range1_all_ones_111"   --->   Operation 151 'select' 'select_ln888_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_111)   --->   "%deleted_zeros_111 = select i1 %p_Result_584, i1 %select_ln888_111, i1 %Range1_all_zeros_111"   --->   Operation 152 'select' 'deleted_zeros_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_111 = select i1 %deleted_zeros_111, i6 %p_Val2_226, i6 63"   --->   Operation 153 'select' 'select_ln302_111' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_111 = select i1 %icmp_ln1649_111, i6 %select_ln302_111, i6 0"   --->   Operation 154 'select' 'select_ln1649_111' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.67ns)   --->   "%icmp_ln1649_112 = icmp_sgt  i16 %p_read313, i16 0"   --->   Operation 155 'icmp' 'icmp_ln1649_112' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_112)   --->   "%p_Result_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read313, i32 9"   --->   Operation 156 'bitselect' 'p_Result_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_112)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_228, i32 5"   --->   Operation 157 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_112)   --->   "%select_ln888_112 = select i1 %tmp_456, i1 %Range1_all_zeros_112, i1 %Range1_all_ones_112"   --->   Operation 158 'select' 'select_ln888_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_112)   --->   "%deleted_zeros_112 = select i1 %p_Result_586, i1 %select_ln888_112, i1 %Range1_all_zeros_112"   --->   Operation 159 'select' 'deleted_zeros_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_112 = select i1 %deleted_zeros_112, i6 %p_Val2_228, i6 63"   --->   Operation 160 'select' 'select_ln302_112' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_112 = select i1 %icmp_ln1649_112, i6 %select_ln302_112, i6 0"   --->   Operation 161 'select' 'select_ln1649_112' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.67ns)   --->   "%icmp_ln1649_113 = icmp_sgt  i16 %p_read414, i16 0"   --->   Operation 162 'icmp' 'icmp_ln1649_113' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_113)   --->   "%p_Result_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read414, i32 9"   --->   Operation 163 'bitselect' 'p_Result_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_113)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_230, i32 5"   --->   Operation 164 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_113)   --->   "%select_ln888_113 = select i1 %tmp_460, i1 %Range1_all_zeros_113, i1 %Range1_all_ones_113"   --->   Operation 165 'select' 'select_ln888_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_113)   --->   "%deleted_zeros_113 = select i1 %p_Result_588, i1 %select_ln888_113, i1 %Range1_all_zeros_113"   --->   Operation 166 'select' 'deleted_zeros_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_113 = select i1 %deleted_zeros_113, i6 %p_Val2_230, i6 63"   --->   Operation 167 'select' 'select_ln302_113' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_113 = select i1 %icmp_ln1649_113, i6 %select_ln302_113, i6 0"   --->   Operation 168 'select' 'select_ln1649_113' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.67ns)   --->   "%icmp_ln1649_114 = icmp_sgt  i16 %p_read515, i16 0"   --->   Operation 169 'icmp' 'icmp_ln1649_114' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_114)   --->   "%p_Result_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read515, i32 9"   --->   Operation 170 'bitselect' 'p_Result_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_114)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_232, i32 5"   --->   Operation 171 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_114)   --->   "%select_ln888_114 = select i1 %tmp_464, i1 %Range1_all_zeros_114, i1 %Range1_all_ones_114"   --->   Operation 172 'select' 'select_ln888_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_114)   --->   "%deleted_zeros_114 = select i1 %p_Result_590, i1 %select_ln888_114, i1 %Range1_all_zeros_114"   --->   Operation 173 'select' 'deleted_zeros_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_114 = select i1 %deleted_zeros_114, i6 %p_Val2_232, i6 63"   --->   Operation 174 'select' 'select_ln302_114' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_114 = select i1 %icmp_ln1649_114, i6 %select_ln302_114, i6 0"   --->   Operation 175 'select' 'select_ln1649_114' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.67ns)   --->   "%icmp_ln1649_115 = icmp_sgt  i16 %p_read616, i16 0"   --->   Operation 176 'icmp' 'icmp_ln1649_115' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_115)   --->   "%p_Result_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read616, i32 9"   --->   Operation 177 'bitselect' 'p_Result_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_115)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_234, i32 5"   --->   Operation 178 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_115)   --->   "%select_ln888_115 = select i1 %tmp_468, i1 %Range1_all_zeros_115, i1 %Range1_all_ones_115"   --->   Operation 179 'select' 'select_ln888_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_115)   --->   "%deleted_zeros_115 = select i1 %p_Result_592, i1 %select_ln888_115, i1 %Range1_all_zeros_115"   --->   Operation 180 'select' 'deleted_zeros_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_115 = select i1 %deleted_zeros_115, i6 %p_Val2_234, i6 63"   --->   Operation 181 'select' 'select_ln302_115' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_115 = select i1 %icmp_ln1649_115, i6 %select_ln302_115, i6 0"   --->   Operation 182 'select' 'select_ln1649_115' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.67ns)   --->   "%icmp_ln1649_116 = icmp_sgt  i16 %p_read717, i16 0"   --->   Operation 183 'icmp' 'icmp_ln1649_116' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_116)   --->   "%p_Result_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read717, i32 9"   --->   Operation 184 'bitselect' 'p_Result_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_116)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_236, i32 5"   --->   Operation 185 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_116)   --->   "%select_ln888_116 = select i1 %tmp_472, i1 %Range1_all_zeros_116, i1 %Range1_all_ones_116"   --->   Operation 186 'select' 'select_ln888_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_116)   --->   "%deleted_zeros_116 = select i1 %p_Result_594, i1 %select_ln888_116, i1 %Range1_all_zeros_116"   --->   Operation 187 'select' 'deleted_zeros_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_116 = select i1 %deleted_zeros_116, i6 %p_Val2_236, i6 63"   --->   Operation 188 'select' 'select_ln302_116' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_116 = select i1 %icmp_ln1649_116, i6 %select_ln302_116, i6 0"   --->   Operation 189 'select' 'select_ln1649_116' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.67ns)   --->   "%icmp_ln1649_117 = icmp_sgt  i16 %p_read818, i16 0"   --->   Operation 190 'icmp' 'icmp_ln1649_117' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_117)   --->   "%p_Result_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read818, i32 9"   --->   Operation 191 'bitselect' 'p_Result_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_117)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_238, i32 5"   --->   Operation 192 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_117)   --->   "%select_ln888_117 = select i1 %tmp_476, i1 %Range1_all_zeros_117, i1 %Range1_all_ones_117"   --->   Operation 193 'select' 'select_ln888_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_117)   --->   "%deleted_zeros_117 = select i1 %p_Result_596, i1 %select_ln888_117, i1 %Range1_all_zeros_117"   --->   Operation 194 'select' 'deleted_zeros_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_117 = select i1 %deleted_zeros_117, i6 %p_Val2_238, i6 63"   --->   Operation 195 'select' 'select_ln302_117' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_117 = select i1 %icmp_ln1649_117, i6 %select_ln302_117, i6 0"   --->   Operation 196 'select' 'select_ln1649_117' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.67ns)   --->   "%icmp_ln1649_118 = icmp_sgt  i16 %p_read919, i16 0"   --->   Operation 197 'icmp' 'icmp_ln1649_118' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_118)   --->   "%p_Result_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read919, i32 9"   --->   Operation 198 'bitselect' 'p_Result_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_118)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_240, i32 5"   --->   Operation 199 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_118)   --->   "%select_ln888_118 = select i1 %tmp_480, i1 %Range1_all_zeros_118, i1 %Range1_all_ones_118"   --->   Operation 200 'select' 'select_ln888_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_118)   --->   "%deleted_zeros_118 = select i1 %p_Result_598, i1 %select_ln888_118, i1 %Range1_all_zeros_118"   --->   Operation 201 'select' 'deleted_zeros_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_118 = select i1 %deleted_zeros_118, i6 %p_Val2_240, i6 63"   --->   Operation 202 'select' 'select_ln302_118' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_118 = select i1 %icmp_ln1649_118, i6 %select_ln302_118, i6 0"   --->   Operation 203 'select' 'select_ln1649_118' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i6 %select_ln1649" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 204 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i6 %select_ln1649_110" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 205 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i6 %select_ln1649_111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 206 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i60 %mrv_2, i6 %select_ln1649_112" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 207 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i60 %mrv_3, i6 %select_ln1649_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 208 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i60 %mrv_4, i6 %select_ln1649_114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 209 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i60 %mrv_5, i6 %select_ln1649_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 210 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i60 %mrv_6, i6 %select_ln1649_116" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 211 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i60 %mrv_7, i6 %select_ln1649_117" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 212 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i60 %mrv_8, i6 %select_ln1649_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 213 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i60 %mrv_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 214 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	wire read operation ('p_read_90', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42) on port 'p_read' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42) [21]  (1.22 ns)
	'icmp' operation ('r') [27]  (0.5 ns)
	'or' operation ('or_ln374') [29]  (0 ns)
	'and' operation ('qb') [30]  (0 ns)
	'add' operation ('__Val2__') [32]  (0.706 ns)

 <State 2>: 0.969ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1649') [22]  (0.676 ns)
	'select' operation ('select_ln1649') [40]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
