<!DOCTYPE Register_Definition_File>
<Processor name="MSP432P401R" description="ARM Cortex-M4 MSP432P4xx Device">
  <RegisterGroup name="TLV" start="0x201000" description="TLV">
    <Register start="+0x0" size="4" name="TLV_CHECKSUM" access="ReadOnly" description="TLV Checksum" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x4" size="4" name="DEVICE_INFO_TAG" access="ReadOnly" description="Device Info Tag" reset_value="0x0000000b" reset_mask="0xffffffff" />
    <Register start="+0x8" size="4" name="DEVICE_INFO_LEN" access="ReadOnly" description="Device Info Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xC" size="4" name="DEVICE_ID" access="ReadOnly" description="Device ID" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x10" size="4" name="HWREV" access="ReadOnly" description="HW Revision" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x14" size="4" name="BCREV" access="ReadOnly" description="Boot Code Revision" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x18" size="4" name="ROM_DRVLIB_REV" access="ReadOnly" description="ROM Driver Library Revision" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x1C" size="4" name="DIE_REC_TAG" access="ReadOnly" description="Die Record Tag" reset_value="0x0000000c" reset_mask="0xffffffff" />
    <Register start="+0x20" size="4" name="DIE_REC_LEN" access="ReadOnly" description="Die Record Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x24" size="4" name="DIE_XPOS" access="ReadOnly" description="Die X-Position" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x28" size="4" name="DIE_YPOS" access="ReadOnly" description="Die Y-Position" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x2C" size="4" name="WAFER_ID" access="ReadOnly" description="Wafer ID" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x30" size="4" name="LOT_ID" access="ReadOnly" description="Lot ID" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x34" size="4" name="RESERVED0" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x38" size="4" name="RESERVED1" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x3C" size="4" name="RESERVED2" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x40" size="4" name="TEST_RESULTS" access="ReadOnly" description="Test Results" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x44" size="4" name="CS_CAL_TAG" access="ReadOnly" description="Clock System Calibration Tag" reset_value="0x00000003" reset_mask="0xffffffff" />
    <Register start="+0x48" size="4" name="CS_CAL_LEN" access="ReadOnly" description="Clock System Calibration Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x4C" size="4" name="DCOIR_FCAL_RSEL04" access="ReadOnly" description="DCO IR mode: Frequency calibration for DCORSEL 0 to 4" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x50" size="4" name="DCOIR_FCAL_RSEL5" access="ReadOnly" description="DCO IR mode: Frequency calibration for DCORSEL 5" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x54" size="4" name="RESERVED3" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x58" size="4" name="RESERVED4" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x5C" size="4" name="RESERVED5" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x60" size="4" name="RESERVED6" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x64" size="4" name="DCOIR_CONSTK_RSEL04" access="ReadOnly" description="DCO IR mode: DCO Constant (K) for DCORSEL 0 to 4" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x68" size="4" name="DCOIR_CONSTK_RSEL5" access="ReadOnly" description="DCO IR mode: DCO Constant (K) for DCORSEL 5" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x6C" size="4" name="DCOER_FCAL_RSEL04" access="ReadOnly" description="DCO ER mode: Frequency calibration for DCORSEL 0 to 4" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x70" size="4" name="DCOER_FCAL_RSEL5" access="ReadOnly" description="DCO ER mode: Frequency calibration for DCORSEL 5" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x74" size="4" name="RESERVED7" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x78" size="4" name="RESERVED8" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x7C" size="4" name="RESERVED9" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x80" size="4" name="RESERVED10" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x84" size="4" name="DCOER_CONSTK_RSEL04" access="ReadOnly" description="DCO ER mode: DCO Constant (K) for DCORSEL 0 to 4" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x88" size="4" name="DCOER_CONSTK_RSEL5" access="ReadOnly" description="DCO ER mode: DCO Constant (K) for DCORSEL 5" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x8C" size="4" name="ADC14_CAL_TAG" access="ReadOnly" description="ADC14 Calibration Tag" reset_value="0x00000005" reset_mask="0xffffffff" />
    <Register start="+0x90" size="4" name="ADC14_CAL_LEN" access="ReadOnly" description="ADC14 Calibration Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x94" size="4" name="ADC_GAIN_FACTOR" access="ReadOnly" description="ADC Gain Factor" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x98" size="4" name="ADC_OFFSET" access="ReadOnly" description="ADC Offset" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x9C" size="4" name="RESERVED11" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xA0" size="4" name="RESERVED12" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xA4" size="4" name="RESERVED13" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xA8" size="4" name="RESERVED14" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xAC" size="4" name="RESERVED15" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xB0" size="4" name="RESERVED16" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xB4" size="4" name="RESERVED17" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xB8" size="4" name="RESERVED18" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xBC" size="4" name="RESERVED19" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xC0" size="4" name="RESERVED20" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xC4" size="4" name="RESERVED21" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xC8" size="4" name="RESERVED22" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xCC" size="4" name="RESERVED23" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xD0" size="4" name="RESERVED24" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xD4" size="4" name="RESERVED25" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xD8" size="4" name="RESERVED26" access="ReadOnly" description="Reserved" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xDC" size="4" name="ADC14_REF1P2V_TS30C" access="ReadOnly" description="ADC14 1.2V Reference Temp. Sensor 30C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xE0" size="4" name="ADC14_REF1P2V_TS85C" access="ReadOnly" description="ADC14 1.2V Reference Temp. Sensor 85C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xE4" size="4" name="ADC14_REF1P45V_TS30C" access="ReadOnly" description="ADC14 1.45V Reference Temp. Sensor 30C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xE8" size="4" name="ADC14_REF1P45V_TS85C" access="ReadOnly" description="ADC14 1.45V Reference Temp. Sensor 85C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xEC" size="4" name="ADC14_REF2P5V_TS30C" access="ReadOnly" description="ADC14 2.5V Reference Temp. Sensor 30C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xF0" size="4" name="ADC14_REF2P5V_TS85C" access="ReadOnly" description="ADC14 2.5V Reference Temp. Sensor 85C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xF4" size="4" name="REF_CAL_TAG" access="ReadOnly" description="REF Calibration Tag" reset_value="0x00000008" reset_mask="0xffffffff" />
    <Register start="+0xF8" size="4" name="REF_CAL_LEN" access="ReadOnly" description="REF Calibration Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0xFC" size="4" name="REF_1P2V" access="ReadOnly" description="REF 1.2V Reference" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x100" size="4" name="REF_1P45V" access="ReadOnly" description="REF 1.45V Reference" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x104" size="4" name="REF_2P5V" access="ReadOnly" description="REF 2.5V Reference" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x108" size="4" name="FLASH_INFO_TAG" access="ReadOnly" description="Flash Info Tag" reset_value="0x00000004" reset_mask="0xffffffff" />
    <Register start="+0x10C" size="4" name="FLASH_INFO_LEN" access="ReadOnly" description="Flash Info Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x110" size="4" name="FLASH_MAX_PROG_PULSES" access="ReadOnly" description="Flash Maximum Programming Pulses" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x114" size="4" name="FLASH_MAX_ERASE_PULSES" access="ReadOnly" description="Flash Maximum Erase Pulses" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x118" size="4" name="RANDOM_NUM_TAG" access="ReadOnly" description="128-bit Random Number Tag" reset_value="0x0000000d" reset_mask="0xffffffff" />
    <Register start="+0x11C" size="4" name="RANDOM_NUM_LEN" access="ReadOnly" description="128-bit Random Number Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x120" size="4" name="RANDOM_NUM_1" access="ReadOnly" description="32-bit Random Number 1" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x124" size="4" name="RANDOM_NUM_2" access="ReadOnly" description="32-bit Random Number 2" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x128" size="4" name="RANDOM_NUM_3" access="ReadOnly" description="32-bit Random Number 3" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x12C" size="4" name="RANDOM_NUM_4" access="ReadOnly" description="32-bit Random Number 4" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x130" size="4" name="BSL_CFG_TAG" access="ReadOnly" description="BSL Configuration Tag" reset_value="0x0000000f" reset_mask="0xffffffff" />
    <Register start="+0x134" size="4" name="BSL_CFG_LEN" access="ReadOnly" description="BSL Configuration Length" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x138" size="4" name="BSL_PERIPHIF_SEL" access="ReadOnly" description="BSL Peripheral Interface Selection" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x13C" size="4" name="BSL_PORTIF_CFG_UART" access="ReadOnly" description="BSL Port Interface Configuration for UART" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x140" size="4" name="BSL_PORTIF_CFG_SPI" access="ReadOnly" description="BSL Port Interface Configuration for SPI" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x144" size="4" name="BSL_PORTIF_CFG_I2C" access="ReadOnly" description="BSL Port Interface Configuration for I2C" reset_value="0x00000000" reset_mask="0xffffffff" />
    <Register start="+0x148" size="4" name="TLV_END" access="ReadOnly" description="TLV End Word" reset_value="0x0bd0e11d" reset_mask="0xffffffff" />
  </RegisterGroup>
  <RegisterGroup name="TIMER_A0" start="0x40000000" description="TIMER_A0">
    <Register start="+0x0" size="2" name="TAxCTL" access="Read/Write" description="TimerAx Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="TAIFG" description="TimerA interrupt flag">
        <Enum name="TAIFG_0" start="0" description="No interrupt pending" />
        <Enum name="TAIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="TAIE" description="TimerA interrupt enable">
        <Enum name="TAIE_0" start="0" description="Interrupt disabled" />
        <Enum name="TAIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="TACLR" description="TimerA clear" />
      <BitField start="4" size="2" name="MC" description="Mode control">
        <Enum name="MC_0" start="0" description="Stop mode: Timer is halted" />
        <Enum name="MC_1" start="1" description="Up mode: Timer counts up to TAxCCR0" />
        <Enum name="MC_2" start="2" description="Continuous mode: Timer counts up to 0FFFFh" />
        <Enum name="MC_3" start="3" description="Up/down mode: Timer counts up to TAxCCR0 then down to 0000h" />
      </BitField>
      <BitField start="6" size="2" name="ID" description="Input divider">
        <Enum name="ID_0" start="0" description="/1" />
        <Enum name="ID_1" start="1" description="/2" />
        <Enum name="ID_2" start="2" description="/4" />
        <Enum name="ID_3" start="3" description="/8" />
      </BitField>
      <BitField start="8" size="2" name="TASSEL" description="TimerA clock source select">
        <Enum name="TASSEL_0" start="0" description="TAxCLK" />
        <Enum name="TASSEL_1" start="1" description="ACLK" />
        <Enum name="TASSEL_2" start="2" description="SMCLK" />
        <Enum name="TASSEL_3" start="3" description="INCLK" />
      </BitField>
    </Register>
    <Register start="+0x2+0" size="2" name="TAxCCTL[0]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+2" size="2" name="TAxCCTL[1]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+4" size="2" name="TAxCCTL[2]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+6" size="2" name="TAxCCTL[3]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+8" size="2" name="TAxCCTL[4]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x10" size="2" name="TAxR" access="Read/Write" description="TimerA register" reset_value="0x00000000" reset_mask="0x0000ffff" />
    <Register start="+0x12+0" size="2" name="TAxCCR[0]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+2" size="2" name="TAxCCR[1]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+4" size="2" name="TAxCCR[2]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+6" size="2" name="TAxCCR[3]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+8" size="2" name="TAxCCR[4]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x20" size="2" name="TAxEX0" access="Read/Write" description="TimerAx Expansion 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="3" name="TAIDEX" description="Input divider expansion">
        <Enum name="TAIDEX_0" start="0" description="Divide by 1" />
        <Enum name="TAIDEX_1" start="1" description="Divide by 2" />
        <Enum name="TAIDEX_2" start="2" description="Divide by 3" />
        <Enum name="TAIDEX_3" start="3" description="Divide by 4" />
        <Enum name="TAIDEX_4" start="4" description="Divide by 5" />
        <Enum name="TAIDEX_5" start="5" description="Divide by 6" />
        <Enum name="TAIDEX_6" start="6" description="Divide by 7" />
        <Enum name="TAIDEX_7" start="7" description="Divide by 8" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="TAxIV" access="ReadOnly" description="TimerAx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAIV" description="TimerA interrupt vector value">
        <Enum name="TAIV_0" start="0" description="No interrupt pending" />
        <Enum name="TAIV_2" start="2" description="Interrupt Source: Capture/compare 1; Interrupt Flag: TAxCCR1 CCIFG; Interrupt Priority: Highest" />
        <Enum name="TAIV_4" start="4" description="Interrupt Source: Capture/compare 2; Interrupt Flag: TAxCCR2 CCIFG" />
        <Enum name="TAIV_6" start="6" description="Interrupt Source: Capture/compare 3; Interrupt Flag: TAxCCR3 CCIFG" />
        <Enum name="TAIV_8" start="8" description="Interrupt Source: Capture/compare 4; Interrupt Flag: TAxCCR4 CCIFG" />
        <Enum name="TAIV_10" start="10" description="Interrupt Source: Capture/compare 5; Interrupt Flag: TAxCCR5 CCIFG" />
        <Enum name="TAIV_12" start="12" description="Interrupt Source: Capture/compare 6; Interrupt Flag: TAxCCR6 CCIFG" />
        <Enum name="TAIV_14" start="14" description="Interrupt Source: Timer overflow; Interrupt Flag: TAxCTL TAIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER_A1" start="0x40000400" description="TIMER_A1">
    <Register start="+0x0" size="2" name="TAxCTL" access="Read/Write" description="TimerAx Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="TAIFG" description="TimerA interrupt flag">
        <Enum name="TAIFG_0" start="0" description="No interrupt pending" />
        <Enum name="TAIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="TAIE" description="TimerA interrupt enable">
        <Enum name="TAIE_0" start="0" description="Interrupt disabled" />
        <Enum name="TAIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="TACLR" description="TimerA clear" />
      <BitField start="4" size="2" name="MC" description="Mode control">
        <Enum name="MC_0" start="0" description="Stop mode: Timer is halted" />
        <Enum name="MC_1" start="1" description="Up mode: Timer counts up to TAxCCR0" />
        <Enum name="MC_2" start="2" description="Continuous mode: Timer counts up to 0FFFFh" />
        <Enum name="MC_3" start="3" description="Up/down mode: Timer counts up to TAxCCR0 then down to 0000h" />
      </BitField>
      <BitField start="6" size="2" name="ID" description="Input divider">
        <Enum name="ID_0" start="0" description="/1" />
        <Enum name="ID_1" start="1" description="/2" />
        <Enum name="ID_2" start="2" description="/4" />
        <Enum name="ID_3" start="3" description="/8" />
      </BitField>
      <BitField start="8" size="2" name="TASSEL" description="TimerA clock source select">
        <Enum name="TASSEL_0" start="0" description="TAxCLK" />
        <Enum name="TASSEL_1" start="1" description="ACLK" />
        <Enum name="TASSEL_2" start="2" description="SMCLK" />
        <Enum name="TASSEL_3" start="3" description="INCLK" />
      </BitField>
    </Register>
    <Register start="+0x2+0" size="2" name="TAxCCTL[0]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+2" size="2" name="TAxCCTL[1]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+4" size="2" name="TAxCCTL[2]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+6" size="2" name="TAxCCTL[3]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+8" size="2" name="TAxCCTL[4]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x10" size="2" name="TAxR" access="Read/Write" description="TimerA register" reset_value="0x00000000" reset_mask="0x0000ffff" />
    <Register start="+0x12+0" size="2" name="TAxCCR[0]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+2" size="2" name="TAxCCR[1]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+4" size="2" name="TAxCCR[2]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+6" size="2" name="TAxCCR[3]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+8" size="2" name="TAxCCR[4]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x20" size="2" name="TAxEX0" access="Read/Write" description="TimerAx Expansion 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="3" name="TAIDEX" description="Input divider expansion">
        <Enum name="TAIDEX_0" start="0" description="Divide by 1" />
        <Enum name="TAIDEX_1" start="1" description="Divide by 2" />
        <Enum name="TAIDEX_2" start="2" description="Divide by 3" />
        <Enum name="TAIDEX_3" start="3" description="Divide by 4" />
        <Enum name="TAIDEX_4" start="4" description="Divide by 5" />
        <Enum name="TAIDEX_5" start="5" description="Divide by 6" />
        <Enum name="TAIDEX_6" start="6" description="Divide by 7" />
        <Enum name="TAIDEX_7" start="7" description="Divide by 8" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="TAxIV" access="ReadOnly" description="TimerAx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAIV" description="TimerA interrupt vector value">
        <Enum name="TAIV_0" start="0" description="No interrupt pending" />
        <Enum name="TAIV_2" start="2" description="Interrupt Source: Capture/compare 1; Interrupt Flag: TAxCCR1 CCIFG; Interrupt Priority: Highest" />
        <Enum name="TAIV_4" start="4" description="Interrupt Source: Capture/compare 2; Interrupt Flag: TAxCCR2 CCIFG" />
        <Enum name="TAIV_6" start="6" description="Interrupt Source: Capture/compare 3; Interrupt Flag: TAxCCR3 CCIFG" />
        <Enum name="TAIV_8" start="8" description="Interrupt Source: Capture/compare 4; Interrupt Flag: TAxCCR4 CCIFG" />
        <Enum name="TAIV_10" start="10" description="Interrupt Source: Capture/compare 5; Interrupt Flag: TAxCCR5 CCIFG" />
        <Enum name="TAIV_12" start="12" description="Interrupt Source: Capture/compare 6; Interrupt Flag: TAxCCR6 CCIFG" />
        <Enum name="TAIV_14" start="14" description="Interrupt Source: Timer overflow; Interrupt Flag: TAxCTL TAIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER_A2" start="0x40000800" description="TIMER_A2">
    <Register start="+0x0" size="2" name="TAxCTL" access="Read/Write" description="TimerAx Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="TAIFG" description="TimerA interrupt flag">
        <Enum name="TAIFG_0" start="0" description="No interrupt pending" />
        <Enum name="TAIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="TAIE" description="TimerA interrupt enable">
        <Enum name="TAIE_0" start="0" description="Interrupt disabled" />
        <Enum name="TAIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="TACLR" description="TimerA clear" />
      <BitField start="4" size="2" name="MC" description="Mode control">
        <Enum name="MC_0" start="0" description="Stop mode: Timer is halted" />
        <Enum name="MC_1" start="1" description="Up mode: Timer counts up to TAxCCR0" />
        <Enum name="MC_2" start="2" description="Continuous mode: Timer counts up to 0FFFFh" />
        <Enum name="MC_3" start="3" description="Up/down mode: Timer counts up to TAxCCR0 then down to 0000h" />
      </BitField>
      <BitField start="6" size="2" name="ID" description="Input divider">
        <Enum name="ID_0" start="0" description="/1" />
        <Enum name="ID_1" start="1" description="/2" />
        <Enum name="ID_2" start="2" description="/4" />
        <Enum name="ID_3" start="3" description="/8" />
      </BitField>
      <BitField start="8" size="2" name="TASSEL" description="TimerA clock source select">
        <Enum name="TASSEL_0" start="0" description="TAxCLK" />
        <Enum name="TASSEL_1" start="1" description="ACLK" />
        <Enum name="TASSEL_2" start="2" description="SMCLK" />
        <Enum name="TASSEL_3" start="3" description="INCLK" />
      </BitField>
    </Register>
    <Register start="+0x2+0" size="2" name="TAxCCTL[0]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+2" size="2" name="TAxCCTL[1]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+4" size="2" name="TAxCCTL[2]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+6" size="2" name="TAxCCTL[3]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+8" size="2" name="TAxCCTL[4]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x10" size="2" name="TAxR" access="Read/Write" description="TimerA register" reset_value="0x00000000" reset_mask="0x0000ffff" />
    <Register start="+0x12+0" size="2" name="TAxCCR[0]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+2" size="2" name="TAxCCR[1]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+4" size="2" name="TAxCCR[2]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+6" size="2" name="TAxCCR[3]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+8" size="2" name="TAxCCR[4]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x20" size="2" name="TAxEX0" access="Read/Write" description="TimerAx Expansion 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="3" name="TAIDEX" description="Input divider expansion">
        <Enum name="TAIDEX_0" start="0" description="Divide by 1" />
        <Enum name="TAIDEX_1" start="1" description="Divide by 2" />
        <Enum name="TAIDEX_2" start="2" description="Divide by 3" />
        <Enum name="TAIDEX_3" start="3" description="Divide by 4" />
        <Enum name="TAIDEX_4" start="4" description="Divide by 5" />
        <Enum name="TAIDEX_5" start="5" description="Divide by 6" />
        <Enum name="TAIDEX_6" start="6" description="Divide by 7" />
        <Enum name="TAIDEX_7" start="7" description="Divide by 8" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="TAxIV" access="ReadOnly" description="TimerAx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAIV" description="TimerA interrupt vector value">
        <Enum name="TAIV_0" start="0" description="No interrupt pending" />
        <Enum name="TAIV_2" start="2" description="Interrupt Source: Capture/compare 1; Interrupt Flag: TAxCCR1 CCIFG; Interrupt Priority: Highest" />
        <Enum name="TAIV_4" start="4" description="Interrupt Source: Capture/compare 2; Interrupt Flag: TAxCCR2 CCIFG" />
        <Enum name="TAIV_6" start="6" description="Interrupt Source: Capture/compare 3; Interrupt Flag: TAxCCR3 CCIFG" />
        <Enum name="TAIV_8" start="8" description="Interrupt Source: Capture/compare 4; Interrupt Flag: TAxCCR4 CCIFG" />
        <Enum name="TAIV_10" start="10" description="Interrupt Source: Capture/compare 5; Interrupt Flag: TAxCCR5 CCIFG" />
        <Enum name="TAIV_12" start="12" description="Interrupt Source: Capture/compare 6; Interrupt Flag: TAxCCR6 CCIFG" />
        <Enum name="TAIV_14" start="14" description="Interrupt Source: Timer overflow; Interrupt Flag: TAxCTL TAIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER_A3" start="0x40000C00" description="TIMER_A3">
    <Register start="+0x0" size="2" name="TAxCTL" access="Read/Write" description="TimerAx Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="TAIFG" description="TimerA interrupt flag">
        <Enum name="TAIFG_0" start="0" description="No interrupt pending" />
        <Enum name="TAIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="TAIE" description="TimerA interrupt enable">
        <Enum name="TAIE_0" start="0" description="Interrupt disabled" />
        <Enum name="TAIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="TACLR" description="TimerA clear" />
      <BitField start="4" size="2" name="MC" description="Mode control">
        <Enum name="MC_0" start="0" description="Stop mode: Timer is halted" />
        <Enum name="MC_1" start="1" description="Up mode: Timer counts up to TAxCCR0" />
        <Enum name="MC_2" start="2" description="Continuous mode: Timer counts up to 0FFFFh" />
        <Enum name="MC_3" start="3" description="Up/down mode: Timer counts up to TAxCCR0 then down to 0000h" />
      </BitField>
      <BitField start="6" size="2" name="ID" description="Input divider">
        <Enum name="ID_0" start="0" description="/1" />
        <Enum name="ID_1" start="1" description="/2" />
        <Enum name="ID_2" start="2" description="/4" />
        <Enum name="ID_3" start="3" description="/8" />
      </BitField>
      <BitField start="8" size="2" name="TASSEL" description="TimerA clock source select">
        <Enum name="TASSEL_0" start="0" description="TAxCLK" />
        <Enum name="TASSEL_1" start="1" description="ACLK" />
        <Enum name="TASSEL_2" start="2" description="SMCLK" />
        <Enum name="TASSEL_3" start="3" description="INCLK" />
      </BitField>
    </Register>
    <Register start="+0x2+0" size="2" name="TAxCCTL[0]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+2" size="2" name="TAxCCTL[1]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+4" size="2" name="TAxCCTL[2]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+6" size="2" name="TAxCCTL[3]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x2+8" size="2" name="TAxCCTL[4]" access="Read/Write" description="Timer_A Capture/Compare Control Register" reset_value="0x00000000" reset_mask="0x0000fff7">
      <BitField start="0" size="1" name="CCIFG" description="Capture/compare interrupt flag">
        <Enum name="CCIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CCIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="COV" description="Capture overflow">
        <Enum name="COV_0" start="0" description="No capture overflow occurred" />
        <Enum name="COV_1" start="1" description="Capture overflow occurred" />
      </BitField>
      <BitField start="2" size="1" name="OUT" description="Output">
        <Enum name="OUT_0" start="0" description="Output low" />
        <Enum name="OUT_1" start="1" description="Output high" />
      </BitField>
      <BitField start="3" size="1" name="CCI" description="Capture/compare input" />
      <BitField start="4" size="1" name="CCIE" description="Capture/compare interrupt enable">
        <Enum name="CCIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CCIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="3" name="OUTMOD" description="Output mode">
        <Enum name="OUTMOD_0" start="0" description="OUT bit value" />
        <Enum name="OUTMOD_1" start="1" description="Set" />
        <Enum name="OUTMOD_2" start="2" description="Toggle/reset" />
        <Enum name="OUTMOD_3" start="3" description="Set/reset" />
        <Enum name="OUTMOD_4" start="4" description="Toggle" />
        <Enum name="OUTMOD_5" start="5" description="Reset" />
        <Enum name="OUTMOD_6" start="6" description="Toggle/set" />
        <Enum name="OUTMOD_7" start="7" description="Reset/set" />
      </BitField>
      <BitField start="8" size="1" name="CAP" description="Capture mode">
        <Enum name="CAP_0" start="0" description="Compare mode" />
        <Enum name="CAP_1" start="1" description="Capture mode" />
      </BitField>
      <BitField start="10" size="1" name="SCCI" description="Synchronized capture/compare input" />
      <BitField start="11" size="1" name="SCS" description="Synchronize capture source">
        <Enum name="SCS_0" start="0" description="Asynchronous capture" />
        <Enum name="SCS_1" start="1" description="Synchronous capture" />
      </BitField>
      <BitField start="12" size="2" name="CCIS" description="Capture/compare input select">
        <Enum name="CCIS_0" start="0" description="CCIxA" />
        <Enum name="CCIS_1" start="1" description="CCIxB" />
        <Enum name="CCIS_2" start="2" description="GND" />
        <Enum name="CCIS_3" start="3" description="VCC" />
      </BitField>
      <BitField start="14" size="2" name="CM" description="Capture mode">
        <Enum name="CM_0" start="0" description="No capture" />
        <Enum name="CM_1" start="1" description="Capture on rising edge" />
        <Enum name="CM_2" start="2" description="Capture on falling edge" />
        <Enum name="CM_3" start="3" description="Capture on both rising and falling edges" />
      </BitField>
    </Register>
    <Register start="+0x10" size="2" name="TAxR" access="Read/Write" description="TimerA register" reset_value="0x00000000" reset_mask="0x0000ffff" />
    <Register start="+0x12+0" size="2" name="TAxCCR[0]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+2" size="2" name="TAxCCR[1]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+4" size="2" name="TAxCCR[2]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+6" size="2" name="TAxCCR[3]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x12+8" size="2" name="TAxCCR[4]" access="Read/Write" description="Timer_A Capture/Compare  Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAxR" description="TimerA register" />
    </Register>
    <Register start="+0x20" size="2" name="TAxEX0" access="Read/Write" description="TimerAx Expansion 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="3" name="TAIDEX" description="Input divider expansion">
        <Enum name="TAIDEX_0" start="0" description="Divide by 1" />
        <Enum name="TAIDEX_1" start="1" description="Divide by 2" />
        <Enum name="TAIDEX_2" start="2" description="Divide by 3" />
        <Enum name="TAIDEX_3" start="3" description="Divide by 4" />
        <Enum name="TAIDEX_4" start="4" description="Divide by 5" />
        <Enum name="TAIDEX_5" start="5" description="Divide by 6" />
        <Enum name="TAIDEX_6" start="6" description="Divide by 7" />
        <Enum name="TAIDEX_7" start="7" description="Divide by 8" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="TAxIV" access="ReadOnly" description="TimerAx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="TAIV" description="TimerA interrupt vector value">
        <Enum name="TAIV_0" start="0" description="No interrupt pending" />
        <Enum name="TAIV_2" start="2" description="Interrupt Source: Capture/compare 1; Interrupt Flag: TAxCCR1 CCIFG; Interrupt Priority: Highest" />
        <Enum name="TAIV_4" start="4" description="Interrupt Source: Capture/compare 2; Interrupt Flag: TAxCCR2 CCIFG" />
        <Enum name="TAIV_6" start="6" description="Interrupt Source: Capture/compare 3; Interrupt Flag: TAxCCR3 CCIFG" />
        <Enum name="TAIV_8" start="8" description="Interrupt Source: Capture/compare 4; Interrupt Flag: TAxCCR4 CCIFG" />
        <Enum name="TAIV_10" start="10" description="Interrupt Source: Capture/compare 5; Interrupt Flag: TAxCCR5 CCIFG" />
        <Enum name="TAIV_12" start="12" description="Interrupt Source: Capture/compare 6; Interrupt Flag: TAxCCR6 CCIFG" />
        <Enum name="TAIV_14" start="14" description="Interrupt Source: Timer overflow; Interrupt Flag: TAxCTL TAIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_A0" start="0x40001000" description="EUSCI_A0">
    <Register start="+0x0" size="2" name="UCAxCTLW0" access="Read/Write" description="eUSCI_Ax Control Word Register 0" reset_value="0x00000001" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_A reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_A logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXBRK" description="Transmit break">
        <Enum name="UCTXBRK_0" start="0" description="Next frame transmitted is not a break" />
        <Enum name="UCTXBRK_1" start="1" description="Next frame transmitted is a break or a break/synch" />
      </BitField>
      <BitField start="2" size="1" name="UCTXADDR" description="Transmit address">
        <Enum name="UCTXADDR_0" start="0" description="Next frame transmitted is data" />
        <Enum name="UCTXADDR_1" start="1" description="Next frame transmitted is an address" />
      </BitField>
      <BitField start="3" size="1" name="UCDORM" description="Dormant">
        <Enum name="UCDORM_0" start="0" description="Not dormant. All received characters set UCRXIFG." />
        <Enum name="UCDORM_1" start="1" description="Dormant. Only characters that are preceded by an idle-line or with address bit set UCRXIFG. In UART mode with automatic baud-rate detection, only the combination of a break and synch field sets UCRXIFG." />
      </BitField>
      <BitField start="4" size="1" name="UCBRKIE" description="Receive break character interrupt enable">
        <Enum name="UCBRKIE_0" start="0" description="Received break characters do not set UCRXIFG" />
        <Enum name="UCBRKIE_1" start="1" description="Received break characters set UCRXIFG" />
      </BitField>
      <BitField start="5" size="1" name="UCRXEIE" description="Receive erroneous-character interrupt enable">
        <Enum name="UCRXEIE_0" start="0" description="Erroneous characters rejected and UCRXIFG is not set" />
        <Enum name="UCRXEIE_1" start="1" description="Erroneous characters received set UCRXIFG" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_A clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLK" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_A mode">
        <Enum name="UCMODE_0" start="0" description="UART mode" />
        <Enum name="UCMODE_1" start="1" description="Idle-line multiprocessor mode" />
        <Enum name="UCMODE_2" start="2" description="Address-bit multiprocessor mode" />
        <Enum name="UCMODE_3" start="3" description="UART mode with automatic baud-rate detection" />
      </BitField>
      <BitField start="11" size="1" name="UCSPB" description="Stop bit select">
        <Enum name="UCSPB_0" start="0" description="One stop bit" />
        <Enum name="UCSPB_1" start="1" description="Two stop bits" />
      </BitField>
      <BitField start="12" size="1" name="UC7BIT" description="Character length">
        <Enum name="UC7BIT_0" start="0" description="8-bit data" />
        <Enum name="UC7BIT_1" start="1" description="7-bit data" />
      </BitField>
      <BitField start="13" size="1" name="UCMSB" description="MSB first select">
        <Enum name="UCMSB_0" start="0" description="LSB first" />
        <Enum name="UCMSB_1" start="1" description="MSB first" />
      </BitField>
      <BitField start="14" size="1" name="UCPAR" description="Parity select">
        <Enum name="UCPAR_0" start="0" description="Odd parity" />
        <Enum name="UCPAR_1" start="1" description="Even parity" />
      </BitField>
      <BitField start="15" size="1" name="UCPEN" description="Parity enable">
        <Enum name="UCPEN_0" start="0" description="Parity disabled" />
        <Enum name="UCPEN_1" start="1" description="Parity enabled. Parity bit is generated (UCAxTXD) and expected (UCAxRXD). In address-bit multiprocessor mode, the address bit is included in the parity calculation." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCAxCTLW1" access="Read/Write" description="eUSCI_Ax Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="Approximately 2 ns (equivalent of 1 delay element)" />
        <Enum name="UCGLIT_1" start="1" description="Approximately 50 ns" />
        <Enum name="UCGLIT_2" start="2" description="Approximately 100 ns" />
        <Enum name="UCGLIT_3" start="3" description="Approximately 200 ns" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCAxBRW" access="Read/Write" description="eUSCI_Ax Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x000000ff">
      <BitField start="0" size="16" name="UCBR" description="Clock prescaler setting of the Baud rate generator" />
    </Register>
    <Register start="+0x8" size="2" name="UCAxMCTLW" access="Read/Write" description="eUSCI_Ax Modulation Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCOS16" description="Oversampling mode enabled">
        <Enum name="UCOS16_0" start="0" description="Disabled" />
        <Enum name="UCOS16_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="4" size="4" name="UCBRF" description="First modulation stage select" />
      <BitField start="8" size="8" name="UCBRS" description="Second modulation stage select" />
    </Register>
    <Register start="+0xA" size="2" name="UCAxSTATW" access="Read/Write" description="eUSCI_Ax Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCBUSY" description="eUSCI_A busy">
        <Enum name="UCBUSY_0" start="0" description="eUSCI_A inactive" />
        <Enum name="UCBUSY_1" start="1" description="eUSCI_A transmitting or receiving" />
      </BitField>
      <BitField start="1" size="1" name="UCADDR_UCIDLE" description="Address received / Idle line detected" />
      <BitField start="2" size="1" name="UCRXERR" description="Receive error flag">
        <Enum name="UCRXERR_0" start="0" description="No receive errors detected" />
        <Enum name="UCRXERR_1" start="1" description="Receive error detected" />
      </BitField>
      <BitField start="3" size="1" name="UCBRK" description="Break detect flag">
        <Enum name="UCBRK_0" start="0" description="No break condition" />
        <Enum name="UCBRK_1" start="1" description="Break condition occurred" />
      </BitField>
      <BitField start="4" size="1" name="UCPE" description="Parity error flag. When UCPEN = 0, UCPE is read as 0. UCPE is cleared when UCAxRXBUF is read.">
        <Enum name="UCPE_0" start="0" description="No error" />
        <Enum name="UCPE_1" start="1" description="Character received with parity error" />
      </BitField>
      <BitField start="5" size="1" name="UCOE" description="Overrun error flag">
        <Enum name="UCOE_0" start="0" description="No error" />
        <Enum name="UCOE_1" start="1" description="Overrun error occurred" />
      </BitField>
      <BitField start="6" size="1" name="UCFE" description="Framing error flag">
        <Enum name="UCFE_0" start="0" description="No error" />
        <Enum name="UCFE_1" start="1" description="Character received with low stop bit" />
      </BitField>
      <BitField start="7" size="1" name="UCLISTEN" description="Listen enable">
        <Enum name="UCLISTEN_0" start="0" description="Disabled" />
        <Enum name="UCLISTEN_1" start="1" description="Enabled. UCAxTXD is internally fed back to the receiver" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="UCAxRXBUF" access="ReadOnly" description="eUSCI_Ax Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCAxTXBUF" access="Read/Write" description="eUSCI_Ax Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x10" size="2" name="UCAxABCTL" access="Read/Write" description="eUSCI_Ax Auto Baud Rate Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCABDEN" description="Automatic baud-rate detect enable">
        <Enum name="UCABDEN_0" start="0" description="Baud-rate detection disabled. Length of break and synch field is not measured." />
        <Enum name="UCABDEN_1" start="1" description="Baud-rate detection enabled. Length of break and synch field is measured and baud-rate settings are changed accordingly." />
      </BitField>
      <BitField start="2" size="1" name="UCBTOE" description="Break time out error">
        <Enum name="UCBTOE_0" start="0" description="No error" />
        <Enum name="UCBTOE_1" start="1" description="Length of break field exceeded 22 bit times" />
      </BitField>
      <BitField start="3" size="1" name="UCSTOE" description="Synch field time out error">
        <Enum name="UCSTOE_0" start="0" description="No error" />
        <Enum name="UCSTOE_1" start="1" description="Length of synch field exceeded measurable time" />
      </BitField>
      <BitField start="4" size="2" name="UCDELIM" description="Break/synch delimiter length">
        <Enum name="UCDELIM_0" start="0" description="1 bit time" />
        <Enum name="UCDELIM_1" start="1" description="2 bit times" />
        <Enum name="UCDELIM_2" start="2" description="3 bit times" />
        <Enum name="UCDELIM_3" start="3" description="4 bit times" />
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="UCAxIRCTL" access="Read/Write" description="eUSCI_Ax IrDA Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCIREN" description="IrDA encoder/decoder enable">
        <Enum name="UCIREN_0" start="0" description="IrDA encoder/decoder disabled" />
        <Enum name="UCIREN_1" start="1" description="IrDA encoder/decoder enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCIRTXCLK" description="IrDA transmit pulse clock select">
        <Enum name="UCIRTXCLK_0" start="0" description="BRCLK" />
        <Enum name="UCIRTXCLK_1" start="1" description="BITCLK16 when UCOS16 = 1. Otherwise, BRCLK." />
      </BitField>
      <BitField start="2" size="6" name="UCIRTXPL" description="Transmit pulse length" />
      <BitField start="8" size="1" name="UCIRRXFE" description="IrDA receive filter enabled">
        <Enum name="UCIRRXFE_0" start="0" description="Receive filter disabled" />
        <Enum name="UCIRRXFE_1" start="1" description="Receive filter enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCIRRXPL" description="IrDA receive input UCAxRXD polarity">
        <Enum name="UCIRRXPL_0" start="0" description="IrDA transceiver delivers a high pulse when a light pulse is seen" />
        <Enum name="UCIRRXPL_1" start="1" description="IrDA transceiver delivers a low pulse when a light pulse is seen" />
      </BitField>
      <BitField start="10" size="4" name="UCIRRXFL" description="Receive filter length" />
    </Register>
    <Register start="+0x1A" size="2" name="UCAxIE" access="Read/Write" description="eUSCI_Ax Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE" description="Receive interrupt enable">
        <Enum name="UCRXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE" description="Transmit interrupt enable">
        <Enum name="UCTXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="Start bit interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIE" description="Transmit complete interrupt enable">
        <Enum name="UCTXCPTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXCPTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCAxIFG" access="Read/Write" description="eUSCI_Ax Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG" description="Receive interrupt flag">
        <Enum name="UCRXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG" description="Transmit interrupt flag">
        <Enum name="UCTXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="Start bit interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIFG" description="Transmit ready interrupt enable">
        <Enum name="UCTXCPTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXCPTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="2" name="UCAxIV" access="ReadOnly" description="eUSCI_Ax Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_A interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Receive buffer full; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start bit received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Transmit complete; Interrupt Flag: UCTXCPTIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_A1" start="0x40001400" description="EUSCI_A1">
    <Register start="+0x0" size="2" name="UCAxCTLW0" access="Read/Write" description="eUSCI_Ax Control Word Register 0" reset_value="0x00000001" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_A reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_A logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXBRK" description="Transmit break">
        <Enum name="UCTXBRK_0" start="0" description="Next frame transmitted is not a break" />
        <Enum name="UCTXBRK_1" start="1" description="Next frame transmitted is a break or a break/synch" />
      </BitField>
      <BitField start="2" size="1" name="UCTXADDR" description="Transmit address">
        <Enum name="UCTXADDR_0" start="0" description="Next frame transmitted is data" />
        <Enum name="UCTXADDR_1" start="1" description="Next frame transmitted is an address" />
      </BitField>
      <BitField start="3" size="1" name="UCDORM" description="Dormant">
        <Enum name="UCDORM_0" start="0" description="Not dormant. All received characters set UCRXIFG." />
        <Enum name="UCDORM_1" start="1" description="Dormant. Only characters that are preceded by an idle-line or with address bit set UCRXIFG. In UART mode with automatic baud-rate detection, only the combination of a break and synch field sets UCRXIFG." />
      </BitField>
      <BitField start="4" size="1" name="UCBRKIE" description="Receive break character interrupt enable">
        <Enum name="UCBRKIE_0" start="0" description="Received break characters do not set UCRXIFG" />
        <Enum name="UCBRKIE_1" start="1" description="Received break characters set UCRXIFG" />
      </BitField>
      <BitField start="5" size="1" name="UCRXEIE" description="Receive erroneous-character interrupt enable">
        <Enum name="UCRXEIE_0" start="0" description="Erroneous characters rejected and UCRXIFG is not set" />
        <Enum name="UCRXEIE_1" start="1" description="Erroneous characters received set UCRXIFG" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_A clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLK" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_A mode">
        <Enum name="UCMODE_0" start="0" description="UART mode" />
        <Enum name="UCMODE_1" start="1" description="Idle-line multiprocessor mode" />
        <Enum name="UCMODE_2" start="2" description="Address-bit multiprocessor mode" />
        <Enum name="UCMODE_3" start="3" description="UART mode with automatic baud-rate detection" />
      </BitField>
      <BitField start="11" size="1" name="UCSPB" description="Stop bit select">
        <Enum name="UCSPB_0" start="0" description="One stop bit" />
        <Enum name="UCSPB_1" start="1" description="Two stop bits" />
      </BitField>
      <BitField start="12" size="1" name="UC7BIT" description="Character length">
        <Enum name="UC7BIT_0" start="0" description="8-bit data" />
        <Enum name="UC7BIT_1" start="1" description="7-bit data" />
      </BitField>
      <BitField start="13" size="1" name="UCMSB" description="MSB first select">
        <Enum name="UCMSB_0" start="0" description="LSB first" />
        <Enum name="UCMSB_1" start="1" description="MSB first" />
      </BitField>
      <BitField start="14" size="1" name="UCPAR" description="Parity select">
        <Enum name="UCPAR_0" start="0" description="Odd parity" />
        <Enum name="UCPAR_1" start="1" description="Even parity" />
      </BitField>
      <BitField start="15" size="1" name="UCPEN" description="Parity enable">
        <Enum name="UCPEN_0" start="0" description="Parity disabled" />
        <Enum name="UCPEN_1" start="1" description="Parity enabled. Parity bit is generated (UCAxTXD) and expected (UCAxRXD). In address-bit multiprocessor mode, the address bit is included in the parity calculation." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCAxCTLW1" access="Read/Write" description="eUSCI_Ax Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="Approximately 2 ns (equivalent of 1 delay element)" />
        <Enum name="UCGLIT_1" start="1" description="Approximately 50 ns" />
        <Enum name="UCGLIT_2" start="2" description="Approximately 100 ns" />
        <Enum name="UCGLIT_3" start="3" description="Approximately 200 ns" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCAxBRW" access="Read/Write" description="eUSCI_Ax Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x000000ff">
      <BitField start="0" size="16" name="UCBR" description="Clock prescaler setting of the Baud rate generator" />
    </Register>
    <Register start="+0x8" size="2" name="UCAxMCTLW" access="Read/Write" description="eUSCI_Ax Modulation Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCOS16" description="Oversampling mode enabled">
        <Enum name="UCOS16_0" start="0" description="Disabled" />
        <Enum name="UCOS16_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="4" size="4" name="UCBRF" description="First modulation stage select" />
      <BitField start="8" size="8" name="UCBRS" description="Second modulation stage select" />
    </Register>
    <Register start="+0xA" size="2" name="UCAxSTATW" access="Read/Write" description="eUSCI_Ax Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCBUSY" description="eUSCI_A busy">
        <Enum name="UCBUSY_0" start="0" description="eUSCI_A inactive" />
        <Enum name="UCBUSY_1" start="1" description="eUSCI_A transmitting or receiving" />
      </BitField>
      <BitField start="1" size="1" name="UCADDR_UCIDLE" description="Address received / Idle line detected" />
      <BitField start="2" size="1" name="UCRXERR" description="Receive error flag">
        <Enum name="UCRXERR_0" start="0" description="No receive errors detected" />
        <Enum name="UCRXERR_1" start="1" description="Receive error detected" />
      </BitField>
      <BitField start="3" size="1" name="UCBRK" description="Break detect flag">
        <Enum name="UCBRK_0" start="0" description="No break condition" />
        <Enum name="UCBRK_1" start="1" description="Break condition occurred" />
      </BitField>
      <BitField start="4" size="1" name="UCPE" description="Parity error flag. When UCPEN = 0, UCPE is read as 0. UCPE is cleared when UCAxRXBUF is read.">
        <Enum name="UCPE_0" start="0" description="No error" />
        <Enum name="UCPE_1" start="1" description="Character received with parity error" />
      </BitField>
      <BitField start="5" size="1" name="UCOE" description="Overrun error flag">
        <Enum name="UCOE_0" start="0" description="No error" />
        <Enum name="UCOE_1" start="1" description="Overrun error occurred" />
      </BitField>
      <BitField start="6" size="1" name="UCFE" description="Framing error flag">
        <Enum name="UCFE_0" start="0" description="No error" />
        <Enum name="UCFE_1" start="1" description="Character received with low stop bit" />
      </BitField>
      <BitField start="7" size="1" name="UCLISTEN" description="Listen enable">
        <Enum name="UCLISTEN_0" start="0" description="Disabled" />
        <Enum name="UCLISTEN_1" start="1" description="Enabled. UCAxTXD is internally fed back to the receiver" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="UCAxRXBUF" access="ReadOnly" description="eUSCI_Ax Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCAxTXBUF" access="Read/Write" description="eUSCI_Ax Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x10" size="2" name="UCAxABCTL" access="Read/Write" description="eUSCI_Ax Auto Baud Rate Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCABDEN" description="Automatic baud-rate detect enable">
        <Enum name="UCABDEN_0" start="0" description="Baud-rate detection disabled. Length of break and synch field is not measured." />
        <Enum name="UCABDEN_1" start="1" description="Baud-rate detection enabled. Length of break and synch field is measured and baud-rate settings are changed accordingly." />
      </BitField>
      <BitField start="2" size="1" name="UCBTOE" description="Break time out error">
        <Enum name="UCBTOE_0" start="0" description="No error" />
        <Enum name="UCBTOE_1" start="1" description="Length of break field exceeded 22 bit times" />
      </BitField>
      <BitField start="3" size="1" name="UCSTOE" description="Synch field time out error">
        <Enum name="UCSTOE_0" start="0" description="No error" />
        <Enum name="UCSTOE_1" start="1" description="Length of synch field exceeded measurable time" />
      </BitField>
      <BitField start="4" size="2" name="UCDELIM" description="Break/synch delimiter length">
        <Enum name="UCDELIM_0" start="0" description="1 bit time" />
        <Enum name="UCDELIM_1" start="1" description="2 bit times" />
        <Enum name="UCDELIM_2" start="2" description="3 bit times" />
        <Enum name="UCDELIM_3" start="3" description="4 bit times" />
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="UCAxIRCTL" access="Read/Write" description="eUSCI_Ax IrDA Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCIREN" description="IrDA encoder/decoder enable">
        <Enum name="UCIREN_0" start="0" description="IrDA encoder/decoder disabled" />
        <Enum name="UCIREN_1" start="1" description="IrDA encoder/decoder enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCIRTXCLK" description="IrDA transmit pulse clock select">
        <Enum name="UCIRTXCLK_0" start="0" description="BRCLK" />
        <Enum name="UCIRTXCLK_1" start="1" description="BITCLK16 when UCOS16 = 1. Otherwise, BRCLK." />
      </BitField>
      <BitField start="2" size="6" name="UCIRTXPL" description="Transmit pulse length" />
      <BitField start="8" size="1" name="UCIRRXFE" description="IrDA receive filter enabled">
        <Enum name="UCIRRXFE_0" start="0" description="Receive filter disabled" />
        <Enum name="UCIRRXFE_1" start="1" description="Receive filter enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCIRRXPL" description="IrDA receive input UCAxRXD polarity">
        <Enum name="UCIRRXPL_0" start="0" description="IrDA transceiver delivers a high pulse when a light pulse is seen" />
        <Enum name="UCIRRXPL_1" start="1" description="IrDA transceiver delivers a low pulse when a light pulse is seen" />
      </BitField>
      <BitField start="10" size="4" name="UCIRRXFL" description="Receive filter length" />
    </Register>
    <Register start="+0x1A" size="2" name="UCAxIE" access="Read/Write" description="eUSCI_Ax Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE" description="Receive interrupt enable">
        <Enum name="UCRXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE" description="Transmit interrupt enable">
        <Enum name="UCTXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="Start bit interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIE" description="Transmit complete interrupt enable">
        <Enum name="UCTXCPTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXCPTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCAxIFG" access="Read/Write" description="eUSCI_Ax Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG" description="Receive interrupt flag">
        <Enum name="UCRXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG" description="Transmit interrupt flag">
        <Enum name="UCTXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="Start bit interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIFG" description="Transmit ready interrupt enable">
        <Enum name="UCTXCPTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXCPTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="2" name="UCAxIV" access="ReadOnly" description="eUSCI_Ax Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_A interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Receive buffer full; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start bit received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Transmit complete; Interrupt Flag: UCTXCPTIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_A2" start="0x40001800" description="EUSCI_A2">
    <Register start="+0x0" size="2" name="UCAxCTLW0" access="Read/Write" description="eUSCI_Ax Control Word Register 0" reset_value="0x00000001" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_A reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_A logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXBRK" description="Transmit break">
        <Enum name="UCTXBRK_0" start="0" description="Next frame transmitted is not a break" />
        <Enum name="UCTXBRK_1" start="1" description="Next frame transmitted is a break or a break/synch" />
      </BitField>
      <BitField start="2" size="1" name="UCTXADDR" description="Transmit address">
        <Enum name="UCTXADDR_0" start="0" description="Next frame transmitted is data" />
        <Enum name="UCTXADDR_1" start="1" description="Next frame transmitted is an address" />
      </BitField>
      <BitField start="3" size="1" name="UCDORM" description="Dormant">
        <Enum name="UCDORM_0" start="0" description="Not dormant. All received characters set UCRXIFG." />
        <Enum name="UCDORM_1" start="1" description="Dormant. Only characters that are preceded by an idle-line or with address bit set UCRXIFG. In UART mode with automatic baud-rate detection, only the combination of a break and synch field sets UCRXIFG." />
      </BitField>
      <BitField start="4" size="1" name="UCBRKIE" description="Receive break character interrupt enable">
        <Enum name="UCBRKIE_0" start="0" description="Received break characters do not set UCRXIFG" />
        <Enum name="UCBRKIE_1" start="1" description="Received break characters set UCRXIFG" />
      </BitField>
      <BitField start="5" size="1" name="UCRXEIE" description="Receive erroneous-character interrupt enable">
        <Enum name="UCRXEIE_0" start="0" description="Erroneous characters rejected and UCRXIFG is not set" />
        <Enum name="UCRXEIE_1" start="1" description="Erroneous characters received set UCRXIFG" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_A clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLK" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_A mode">
        <Enum name="UCMODE_0" start="0" description="UART mode" />
        <Enum name="UCMODE_1" start="1" description="Idle-line multiprocessor mode" />
        <Enum name="UCMODE_2" start="2" description="Address-bit multiprocessor mode" />
        <Enum name="UCMODE_3" start="3" description="UART mode with automatic baud-rate detection" />
      </BitField>
      <BitField start="11" size="1" name="UCSPB" description="Stop bit select">
        <Enum name="UCSPB_0" start="0" description="One stop bit" />
        <Enum name="UCSPB_1" start="1" description="Two stop bits" />
      </BitField>
      <BitField start="12" size="1" name="UC7BIT" description="Character length">
        <Enum name="UC7BIT_0" start="0" description="8-bit data" />
        <Enum name="UC7BIT_1" start="1" description="7-bit data" />
      </BitField>
      <BitField start="13" size="1" name="UCMSB" description="MSB first select">
        <Enum name="UCMSB_0" start="0" description="LSB first" />
        <Enum name="UCMSB_1" start="1" description="MSB first" />
      </BitField>
      <BitField start="14" size="1" name="UCPAR" description="Parity select">
        <Enum name="UCPAR_0" start="0" description="Odd parity" />
        <Enum name="UCPAR_1" start="1" description="Even parity" />
      </BitField>
      <BitField start="15" size="1" name="UCPEN" description="Parity enable">
        <Enum name="UCPEN_0" start="0" description="Parity disabled" />
        <Enum name="UCPEN_1" start="1" description="Parity enabled. Parity bit is generated (UCAxTXD) and expected (UCAxRXD). In address-bit multiprocessor mode, the address bit is included in the parity calculation." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCAxCTLW1" access="Read/Write" description="eUSCI_Ax Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="Approximately 2 ns (equivalent of 1 delay element)" />
        <Enum name="UCGLIT_1" start="1" description="Approximately 50 ns" />
        <Enum name="UCGLIT_2" start="2" description="Approximately 100 ns" />
        <Enum name="UCGLIT_3" start="3" description="Approximately 200 ns" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCAxBRW" access="Read/Write" description="eUSCI_Ax Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x000000ff">
      <BitField start="0" size="16" name="UCBR" description="Clock prescaler setting of the Baud rate generator" />
    </Register>
    <Register start="+0x8" size="2" name="UCAxMCTLW" access="Read/Write" description="eUSCI_Ax Modulation Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCOS16" description="Oversampling mode enabled">
        <Enum name="UCOS16_0" start="0" description="Disabled" />
        <Enum name="UCOS16_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="4" size="4" name="UCBRF" description="First modulation stage select" />
      <BitField start="8" size="8" name="UCBRS" description="Second modulation stage select" />
    </Register>
    <Register start="+0xA" size="2" name="UCAxSTATW" access="Read/Write" description="eUSCI_Ax Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCBUSY" description="eUSCI_A busy">
        <Enum name="UCBUSY_0" start="0" description="eUSCI_A inactive" />
        <Enum name="UCBUSY_1" start="1" description="eUSCI_A transmitting or receiving" />
      </BitField>
      <BitField start="1" size="1" name="UCADDR_UCIDLE" description="Address received / Idle line detected" />
      <BitField start="2" size="1" name="UCRXERR" description="Receive error flag">
        <Enum name="UCRXERR_0" start="0" description="No receive errors detected" />
        <Enum name="UCRXERR_1" start="1" description="Receive error detected" />
      </BitField>
      <BitField start="3" size="1" name="UCBRK" description="Break detect flag">
        <Enum name="UCBRK_0" start="0" description="No break condition" />
        <Enum name="UCBRK_1" start="1" description="Break condition occurred" />
      </BitField>
      <BitField start="4" size="1" name="UCPE" description="Parity error flag. When UCPEN = 0, UCPE is read as 0. UCPE is cleared when UCAxRXBUF is read.">
        <Enum name="UCPE_0" start="0" description="No error" />
        <Enum name="UCPE_1" start="1" description="Character received with parity error" />
      </BitField>
      <BitField start="5" size="1" name="UCOE" description="Overrun error flag">
        <Enum name="UCOE_0" start="0" description="No error" />
        <Enum name="UCOE_1" start="1" description="Overrun error occurred" />
      </BitField>
      <BitField start="6" size="1" name="UCFE" description="Framing error flag">
        <Enum name="UCFE_0" start="0" description="No error" />
        <Enum name="UCFE_1" start="1" description="Character received with low stop bit" />
      </BitField>
      <BitField start="7" size="1" name="UCLISTEN" description="Listen enable">
        <Enum name="UCLISTEN_0" start="0" description="Disabled" />
        <Enum name="UCLISTEN_1" start="1" description="Enabled. UCAxTXD is internally fed back to the receiver" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="UCAxRXBUF" access="ReadOnly" description="eUSCI_Ax Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCAxTXBUF" access="Read/Write" description="eUSCI_Ax Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x10" size="2" name="UCAxABCTL" access="Read/Write" description="eUSCI_Ax Auto Baud Rate Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCABDEN" description="Automatic baud-rate detect enable">
        <Enum name="UCABDEN_0" start="0" description="Baud-rate detection disabled. Length of break and synch field is not measured." />
        <Enum name="UCABDEN_1" start="1" description="Baud-rate detection enabled. Length of break and synch field is measured and baud-rate settings are changed accordingly." />
      </BitField>
      <BitField start="2" size="1" name="UCBTOE" description="Break time out error">
        <Enum name="UCBTOE_0" start="0" description="No error" />
        <Enum name="UCBTOE_1" start="1" description="Length of break field exceeded 22 bit times" />
      </BitField>
      <BitField start="3" size="1" name="UCSTOE" description="Synch field time out error">
        <Enum name="UCSTOE_0" start="0" description="No error" />
        <Enum name="UCSTOE_1" start="1" description="Length of synch field exceeded measurable time" />
      </BitField>
      <BitField start="4" size="2" name="UCDELIM" description="Break/synch delimiter length">
        <Enum name="UCDELIM_0" start="0" description="1 bit time" />
        <Enum name="UCDELIM_1" start="1" description="2 bit times" />
        <Enum name="UCDELIM_2" start="2" description="3 bit times" />
        <Enum name="UCDELIM_3" start="3" description="4 bit times" />
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="UCAxIRCTL" access="Read/Write" description="eUSCI_Ax IrDA Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCIREN" description="IrDA encoder/decoder enable">
        <Enum name="UCIREN_0" start="0" description="IrDA encoder/decoder disabled" />
        <Enum name="UCIREN_1" start="1" description="IrDA encoder/decoder enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCIRTXCLK" description="IrDA transmit pulse clock select">
        <Enum name="UCIRTXCLK_0" start="0" description="BRCLK" />
        <Enum name="UCIRTXCLK_1" start="1" description="BITCLK16 when UCOS16 = 1. Otherwise, BRCLK." />
      </BitField>
      <BitField start="2" size="6" name="UCIRTXPL" description="Transmit pulse length" />
      <BitField start="8" size="1" name="UCIRRXFE" description="IrDA receive filter enabled">
        <Enum name="UCIRRXFE_0" start="0" description="Receive filter disabled" />
        <Enum name="UCIRRXFE_1" start="1" description="Receive filter enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCIRRXPL" description="IrDA receive input UCAxRXD polarity">
        <Enum name="UCIRRXPL_0" start="0" description="IrDA transceiver delivers a high pulse when a light pulse is seen" />
        <Enum name="UCIRRXPL_1" start="1" description="IrDA transceiver delivers a low pulse when a light pulse is seen" />
      </BitField>
      <BitField start="10" size="4" name="UCIRRXFL" description="Receive filter length" />
    </Register>
    <Register start="+0x1A" size="2" name="UCAxIE" access="Read/Write" description="eUSCI_Ax Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE" description="Receive interrupt enable">
        <Enum name="UCRXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE" description="Transmit interrupt enable">
        <Enum name="UCTXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="Start bit interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIE" description="Transmit complete interrupt enable">
        <Enum name="UCTXCPTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXCPTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCAxIFG" access="Read/Write" description="eUSCI_Ax Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG" description="Receive interrupt flag">
        <Enum name="UCRXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG" description="Transmit interrupt flag">
        <Enum name="UCTXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="Start bit interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIFG" description="Transmit ready interrupt enable">
        <Enum name="UCTXCPTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXCPTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="2" name="UCAxIV" access="ReadOnly" description="eUSCI_Ax Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_A interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Receive buffer full; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start bit received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Transmit complete; Interrupt Flag: UCTXCPTIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_A3" start="0x40001C00" description="EUSCI_A3">
    <Register start="+0x0" size="2" name="UCAxCTLW0" access="Read/Write" description="eUSCI_Ax Control Word Register 0" reset_value="0x00000001" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_A reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_A logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXBRK" description="Transmit break">
        <Enum name="UCTXBRK_0" start="0" description="Next frame transmitted is not a break" />
        <Enum name="UCTXBRK_1" start="1" description="Next frame transmitted is a break or a break/synch" />
      </BitField>
      <BitField start="2" size="1" name="UCTXADDR" description="Transmit address">
        <Enum name="UCTXADDR_0" start="0" description="Next frame transmitted is data" />
        <Enum name="UCTXADDR_1" start="1" description="Next frame transmitted is an address" />
      </BitField>
      <BitField start="3" size="1" name="UCDORM" description="Dormant">
        <Enum name="UCDORM_0" start="0" description="Not dormant. All received characters set UCRXIFG." />
        <Enum name="UCDORM_1" start="1" description="Dormant. Only characters that are preceded by an idle-line or with address bit set UCRXIFG. In UART mode with automatic baud-rate detection, only the combination of a break and synch field sets UCRXIFG." />
      </BitField>
      <BitField start="4" size="1" name="UCBRKIE" description="Receive break character interrupt enable">
        <Enum name="UCBRKIE_0" start="0" description="Received break characters do not set UCRXIFG" />
        <Enum name="UCBRKIE_1" start="1" description="Received break characters set UCRXIFG" />
      </BitField>
      <BitField start="5" size="1" name="UCRXEIE" description="Receive erroneous-character interrupt enable">
        <Enum name="UCRXEIE_0" start="0" description="Erroneous characters rejected and UCRXIFG is not set" />
        <Enum name="UCRXEIE_1" start="1" description="Erroneous characters received set UCRXIFG" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_A clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLK" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_A mode">
        <Enum name="UCMODE_0" start="0" description="UART mode" />
        <Enum name="UCMODE_1" start="1" description="Idle-line multiprocessor mode" />
        <Enum name="UCMODE_2" start="2" description="Address-bit multiprocessor mode" />
        <Enum name="UCMODE_3" start="3" description="UART mode with automatic baud-rate detection" />
      </BitField>
      <BitField start="11" size="1" name="UCSPB" description="Stop bit select">
        <Enum name="UCSPB_0" start="0" description="One stop bit" />
        <Enum name="UCSPB_1" start="1" description="Two stop bits" />
      </BitField>
      <BitField start="12" size="1" name="UC7BIT" description="Character length">
        <Enum name="UC7BIT_0" start="0" description="8-bit data" />
        <Enum name="UC7BIT_1" start="1" description="7-bit data" />
      </BitField>
      <BitField start="13" size="1" name="UCMSB" description="MSB first select">
        <Enum name="UCMSB_0" start="0" description="LSB first" />
        <Enum name="UCMSB_1" start="1" description="MSB first" />
      </BitField>
      <BitField start="14" size="1" name="UCPAR" description="Parity select">
        <Enum name="UCPAR_0" start="0" description="Odd parity" />
        <Enum name="UCPAR_1" start="1" description="Even parity" />
      </BitField>
      <BitField start="15" size="1" name="UCPEN" description="Parity enable">
        <Enum name="UCPEN_0" start="0" description="Parity disabled" />
        <Enum name="UCPEN_1" start="1" description="Parity enabled. Parity bit is generated (UCAxTXD) and expected (UCAxRXD). In address-bit multiprocessor mode, the address bit is included in the parity calculation." />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCAxCTLW1" access="Read/Write" description="eUSCI_Ax Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="Approximately 2 ns (equivalent of 1 delay element)" />
        <Enum name="UCGLIT_1" start="1" description="Approximately 50 ns" />
        <Enum name="UCGLIT_2" start="2" description="Approximately 100 ns" />
        <Enum name="UCGLIT_3" start="3" description="Approximately 200 ns" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCAxBRW" access="Read/Write" description="eUSCI_Ax Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x000000ff">
      <BitField start="0" size="16" name="UCBR" description="Clock prescaler setting of the Baud rate generator" />
    </Register>
    <Register start="+0x8" size="2" name="UCAxMCTLW" access="Read/Write" description="eUSCI_Ax Modulation Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCOS16" description="Oversampling mode enabled">
        <Enum name="UCOS16_0" start="0" description="Disabled" />
        <Enum name="UCOS16_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="4" size="4" name="UCBRF" description="First modulation stage select" />
      <BitField start="8" size="8" name="UCBRS" description="Second modulation stage select" />
    </Register>
    <Register start="+0xA" size="2" name="UCAxSTATW" access="Read/Write" description="eUSCI_Ax Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCBUSY" description="eUSCI_A busy">
        <Enum name="UCBUSY_0" start="0" description="eUSCI_A inactive" />
        <Enum name="UCBUSY_1" start="1" description="eUSCI_A transmitting or receiving" />
      </BitField>
      <BitField start="1" size="1" name="UCADDR_UCIDLE" description="Address received / Idle line detected" />
      <BitField start="2" size="1" name="UCRXERR" description="Receive error flag">
        <Enum name="UCRXERR_0" start="0" description="No receive errors detected" />
        <Enum name="UCRXERR_1" start="1" description="Receive error detected" />
      </BitField>
      <BitField start="3" size="1" name="UCBRK" description="Break detect flag">
        <Enum name="UCBRK_0" start="0" description="No break condition" />
        <Enum name="UCBRK_1" start="1" description="Break condition occurred" />
      </BitField>
      <BitField start="4" size="1" name="UCPE" description="Parity error flag. When UCPEN = 0, UCPE is read as 0. UCPE is cleared when UCAxRXBUF is read.">
        <Enum name="UCPE_0" start="0" description="No error" />
        <Enum name="UCPE_1" start="1" description="Character received with parity error" />
      </BitField>
      <BitField start="5" size="1" name="UCOE" description="Overrun error flag">
        <Enum name="UCOE_0" start="0" description="No error" />
        <Enum name="UCOE_1" start="1" description="Overrun error occurred" />
      </BitField>
      <BitField start="6" size="1" name="UCFE" description="Framing error flag">
        <Enum name="UCFE_0" start="0" description="No error" />
        <Enum name="UCFE_1" start="1" description="Character received with low stop bit" />
      </BitField>
      <BitField start="7" size="1" name="UCLISTEN" description="Listen enable">
        <Enum name="UCLISTEN_0" start="0" description="Disabled" />
        <Enum name="UCLISTEN_1" start="1" description="Enabled. UCAxTXD is internally fed back to the receiver" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="UCAxRXBUF" access="ReadOnly" description="eUSCI_Ax Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCAxTXBUF" access="Read/Write" description="eUSCI_Ax Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x10" size="2" name="UCAxABCTL" access="Read/Write" description="eUSCI_Ax Auto Baud Rate Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCABDEN" description="Automatic baud-rate detect enable">
        <Enum name="UCABDEN_0" start="0" description="Baud-rate detection disabled. Length of break and synch field is not measured." />
        <Enum name="UCABDEN_1" start="1" description="Baud-rate detection enabled. Length of break and synch field is measured and baud-rate settings are changed accordingly." />
      </BitField>
      <BitField start="2" size="1" name="UCBTOE" description="Break time out error">
        <Enum name="UCBTOE_0" start="0" description="No error" />
        <Enum name="UCBTOE_1" start="1" description="Length of break field exceeded 22 bit times" />
      </BitField>
      <BitField start="3" size="1" name="UCSTOE" description="Synch field time out error">
        <Enum name="UCSTOE_0" start="0" description="No error" />
        <Enum name="UCSTOE_1" start="1" description="Length of synch field exceeded measurable time" />
      </BitField>
      <BitField start="4" size="2" name="UCDELIM" description="Break/synch delimiter length">
        <Enum name="UCDELIM_0" start="0" description="1 bit time" />
        <Enum name="UCDELIM_1" start="1" description="2 bit times" />
        <Enum name="UCDELIM_2" start="2" description="3 bit times" />
        <Enum name="UCDELIM_3" start="3" description="4 bit times" />
      </BitField>
    </Register>
    <Register start="+0x12" size="2" name="UCAxIRCTL" access="Read/Write" description="eUSCI_Ax IrDA Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCIREN" description="IrDA encoder/decoder enable">
        <Enum name="UCIREN_0" start="0" description="IrDA encoder/decoder disabled" />
        <Enum name="UCIREN_1" start="1" description="IrDA encoder/decoder enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCIRTXCLK" description="IrDA transmit pulse clock select">
        <Enum name="UCIRTXCLK_0" start="0" description="BRCLK" />
        <Enum name="UCIRTXCLK_1" start="1" description="BITCLK16 when UCOS16 = 1. Otherwise, BRCLK." />
      </BitField>
      <BitField start="2" size="6" name="UCIRTXPL" description="Transmit pulse length" />
      <BitField start="8" size="1" name="UCIRRXFE" description="IrDA receive filter enabled">
        <Enum name="UCIRRXFE_0" start="0" description="Receive filter disabled" />
        <Enum name="UCIRRXFE_1" start="1" description="Receive filter enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCIRRXPL" description="IrDA receive input UCAxRXD polarity">
        <Enum name="UCIRRXPL_0" start="0" description="IrDA transceiver delivers a high pulse when a light pulse is seen" />
        <Enum name="UCIRRXPL_1" start="1" description="IrDA transceiver delivers a low pulse when a light pulse is seen" />
      </BitField>
      <BitField start="10" size="4" name="UCIRRXFL" description="Receive filter length" />
    </Register>
    <Register start="+0x1A" size="2" name="UCAxIE" access="Read/Write" description="eUSCI_Ax Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE" description="Receive interrupt enable">
        <Enum name="UCRXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE" description="Transmit interrupt enable">
        <Enum name="UCTXIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="Start bit interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIE" description="Transmit complete interrupt enable">
        <Enum name="UCTXCPTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXCPTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCAxIFG" access="Read/Write" description="eUSCI_Ax Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG" description="Receive interrupt flag">
        <Enum name="UCRXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG" description="Transmit interrupt flag">
        <Enum name="UCTXIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="Start bit interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCTXCPTIFG" description="Transmit ready interrupt enable">
        <Enum name="UCTXCPTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXCPTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x1E" size="2" name="UCAxIV" access="ReadOnly" description="eUSCI_Ax Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_A interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Receive buffer full; Interrupt Flag: UCRXIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start bit received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Transmit complete; Interrupt Flag: UCTXCPTIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_B0" start="0x40002000" description="EUSCI_B0">
    <Register start="+0x0" size="2" name="UCBxCTLW0" access="Read/Write" description="eUSCI_Bx Control Word Register 0" reset_value="0x000001c1" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_B reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_B logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXSTT" description="Transmit START condition in master mode">
        <Enum name="UCTXSTT_0" start="0" description="Do not generate START condition" />
        <Enum name="UCTXSTT_1" start="1" description="Generate START condition" />
      </BitField>
      <BitField start="2" size="1" name="UCTXSTP" description="Transmit STOP condition in master mode">
        <Enum name="UCTXSTP_0" start="0" description="No STOP generated" />
        <Enum name="UCTXSTP_1" start="1" description="Generate STOP" />
      </BitField>
      <BitField start="3" size="1" name="UCTXNACK" description="Transmit a NACK">
        <Enum name="UCTXNACK_0" start="0" description="Acknowledge normally" />
        <Enum name="UCTXNACK_1" start="1" description="Generate NACK" />
      </BitField>
      <BitField start="4" size="1" name="UCTR" description="Transmitter/receiver">
        <Enum name="UCTR_0" start="0" description="Receiver" />
        <Enum name="UCTR_1" start="1" description="Transmitter" />
      </BitField>
      <BitField start="5" size="1" name="UCTXACK" description="Transmit ACK condition in slave mode">
        <Enum name="UCTXACK_0" start="0" description="Do not acknowledge the slave address" />
        <Enum name="UCTXACK_1" start="1" description="Acknowledge the slave address" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_B clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLKI" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
        <Enum name="UCSSEL_3" start="3" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_B mode">
        <Enum name="UCMODE_0" start="0" description="3-pin SPI" />
        <Enum name="UCMODE_1" start="1" description="4-pin SPI (master or slave enabled if STE = 1)" />
        <Enum name="UCMODE_2" start="2" description="4-pin SPI (master or slave enabled if STE = 0)" />
        <Enum name="UCMODE_3" start="3" description="I2C mode" />
      </BitField>
      <BitField start="11" size="1" name="UCMST" description="Master mode select">
        <Enum name="UCMST_0" start="0" description="Slave mode" />
        <Enum name="UCMST_1" start="1" description="Master mode" />
      </BitField>
      <BitField start="13" size="1" name="UCMM" description="Multi-master environment select">
        <Enum name="UCMM_0" start="0" description="Single master environment. There is no other master in the system. The address compare unit is disabled." />
        <Enum name="UCMM_1" start="1" description="Multi-master environment" />
      </BitField>
      <BitField start="14" size="1" name="UCSLA10" description="Slave addressing mode select">
        <Enum name="UCSLA10_0" start="0" description="Address slave with 7-bit address" />
        <Enum name="UCSLA10_1" start="1" description="Address slave with 10-bit address" />
      </BitField>
      <BitField start="15" size="1" name="UCA10" description="Own addressing mode select">
        <Enum name="UCA10_0" start="0" description="Own address is a 7-bit address" />
        <Enum name="UCA10_1" start="1" description="Own address is a 10-bit address" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCBxCTLW1" access="Read/Write" description="eUSCI_Bx Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="50 ns" />
        <Enum name="UCGLIT_1" start="1" description="25 ns" />
        <Enum name="UCGLIT_2" start="2" description="12.5 ns" />
        <Enum name="UCGLIT_3" start="3" description="6.25 ns" />
      </BitField>
      <BitField start="2" size="2" name="UCASTP" description="Automatic STOP condition generation">
        <Enum name="UCASTP_0" start="0" description="No automatic STOP generation. The STOP condition is generated after the user sets the UCTXSTP bit. The value in UCBxTBCNT is a don't care." />
        <Enum name="UCASTP_1" start="1" description="UCBCNTIFG is set with the byte counter reaches the threshold defined in UCBxTBCNT" />
        <Enum name="UCASTP_2" start="2" description="A STOP condition is generated automatically after the byte counter value reached UCBxTBCNT. UCBCNTIFG is set with the byte counter reaching the threshold" />
      </BitField>
      <BitField start="4" size="1" name="UCSWACK" description="SW or HW ACK control">
        <Enum name="UCSWACK_0" start="0" description="The address acknowledge of the slave is controlled by the eUSCI_B module" />
        <Enum name="UCSWACK_1" start="1" description="The user needs to trigger the sending of the address ACK by issuing UCTXACK" />
      </BitField>
      <BitField start="5" size="1" name="UCSTPNACK" description="ACK all master bytes">
        <Enum name="UCSTPNACK_0" start="0" description="Send a non-acknowledge before the STOP condition as a master receiver (conform to I2C standard)" />
        <Enum name="UCSTPNACK_1" start="1" description="All bytes are acknowledged by the eUSCI_B when configured as master receiver" />
      </BitField>
      <BitField start="6" size="2" name="UCCLTO" description="Clock low timeout select">
        <Enum name="UCCLTO_0" start="0" description="Disable clock low timeout counter" />
        <Enum name="UCCLTO_1" start="1" description="135 000 SYSCLK cycles (approximately 28 ms)" />
        <Enum name="UCCLTO_2" start="2" description="150 000 SYSCLK cycles (approximately 31 ms)" />
        <Enum name="UCCLTO_3" start="3" description="165 000 SYSCLK cycles (approximately 34 ms)" />
      </BitField>
      <BitField start="8" size="1" name="UCETXINT" description="Early UCTXIFG0">
        <Enum name="UCETXINT_0" start="0" description="UCTXIFGx is set after an address match with UCxI2COAx and the direction bit indicating slave transmit" />
        <Enum name="UCETXINT_1" start="1" description="UCTXIFG0 is set for each START condition" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCBxBRW" access="Read/Write" description="eUSCI_Bx Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCBR" description="Bit clock prescaler" />
    </Register>
    <Register start="+0x8" size="2" name="UCBxSTATW" access="Read/Write" description="eUSCI_Bx Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="4" size="1" name="UCBBUSY" description="Bus busy">
        <Enum name="UCBBUSY_0" start="0" description="Bus inactive" />
        <Enum name="UCBBUSY_1" start="1" description="Bus busy" />
      </BitField>
      <BitField start="5" size="1" name="UCGC" description="General call address received">
        <Enum name="UCGC_0" start="0" description="No general call address received" />
        <Enum name="UCGC_1" start="1" description="General call address received" />
      </BitField>
      <BitField start="6" size="1" name="UCSCLLOW" description="SCL low">
        <Enum name="UCSCLLOW_0" start="0" description="SCL is not held low" />
        <Enum name="UCSCLLOW_1" start="1" description="SCL is held low" />
      </BitField>
      <BitField start="8" size="8" name="UCBCNT" description="Hardware byte counter value" />
    </Register>
    <Register start="+0xA" size="2" name="UCBxTBCNT" access="Read/Write" description="eUSCI_Bx Byte Counter Threshold Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTBCNT" description="Byte counter threshold value" />
    </Register>
    <Register start="+0xC" size="2" name="UCBxRXBUF" access="ReadOnly" description="eUSCI_Bx Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCBxTXBUF" access="Read/Write" description="eUSCI_Bx Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x14" size="2" name="UCBxI2COA0" access="Read/Write" description="eUSCI_Bx I2C Own Address 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA0" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA0 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA0 is enabled" />
      </BitField>
      <BitField start="15" size="1" name="UCGCEN" description="General call response enable">
        <Enum name="UCGCEN_0" start="0" description="Do not respond to a general call" />
        <Enum name="UCGCEN_1" start="1" description="Respond to a general call" />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="UCBxI2COA1" access="Read/Write" description="eUSCI_Bx I2C Own Address 1 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA1" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA1 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA1 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="2" name="UCBxI2COA2" access="Read/Write" description="eUSCI_Bx I2C Own Address 2 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA2" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA2 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA2 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="2" name="UCBxI2COA3" access="Read/Write" description="eUSCI_Bx I2C Own Address 3 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA3" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA3 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA3 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCBxADDRX" access="ReadOnly" description="eUSCI_Bx I2C Received Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDRX" description="Received Address Register" />
    </Register>
    <Register start="+0x1E" size="2" name="UCBxADDMASK" access="Read/Write" description="eUSCI_Bx I2C Address Mask Register" reset_value="0x000003ff" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDMASK" description="Address Mask Register. By clearing the corresponding bit of the own address, this bit is a don't care when comparing the address on the bus to the own address. Using this method, it is possible to react on more than one slave address. When all bits of ADDMASKx are set, the address mask feature is deactivated.&#xa;Modify only when UCSWRST = 1." />
    </Register>
    <Register start="+0x20" size="2" name="UCBxI2CSA" access="Read/Write" description="eUSCI_Bx I2C Slave Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2CSA" description="I2C slave address" />
    </Register>
    <Register start="+0x2A" size="2" name="UCBxIE" access="Read/Write" description="eUSCI_Bx Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE0" description="Receive interrupt enable 0">
        <Enum name="UCRXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE0" description="Transmit interrupt enable 0">
        <Enum name="UCTXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="START condition interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIE" description="STOP condition interrupt enable">
        <Enum name="UCSTPIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTPIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="UCALIE" description="Arbitration lost interrupt enable">
        <Enum name="UCALIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCALIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIE" description="Not-acknowledge interrupt enable">
        <Enum name="UCNACKIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCNACKIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIE" description="Byte counter interrupt enable">
        <Enum name="UCBCNTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBCNTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIE" description="Clock low timeout interrupt enable">
        <Enum name="UCCLTOIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCCLTOIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIE1" description="Receive interrupt enable 1">
        <Enum name="UCRXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIE1" description="Transmit interrupt enable 1">
        <Enum name="UCTXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIE2" description="Receive interrupt enable 2">
        <Enum name="UCRXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIE2" description="Transmit interrupt enable 2">
        <Enum name="UCTXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIE3" description="Receive interrupt enable 3">
        <Enum name="UCRXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIE3" description="Transmit interrupt enable 3">
        <Enum name="UCTXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IE" description="Bit position 9 interrupt enable">
        <Enum name="UCBIT9IE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBIT9IE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="2" name="UCBxIFG" access="Read/Write" description="eUSCI_Bx Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG0" description="eUSCI_B receive interrupt flag 0">
        <Enum name="UCRXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG0" description="eUSCI_B transmit interrupt flag 0">
        <Enum name="UCTXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="START condition interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIFG" description="STOP condition interrupt flag">
        <Enum name="UCSTPIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTPIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="UCALIFG" description="Arbitration lost interrupt flag">
        <Enum name="UCALIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCALIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIFG" description="Not-acknowledge received interrupt flag">
        <Enum name="UCNACKIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCNACKIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIFG" description="Byte counter interrupt flag">
        <Enum name="UCBCNTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBCNTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIFG" description="Clock low timeout interrupt flag">
        <Enum name="UCCLTOIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCCLTOIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIFG1" description="eUSCI_B receive interrupt flag 1">
        <Enum name="UCRXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIFG1" description="eUSCI_B transmit interrupt flag 1">
        <Enum name="UCTXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIFG2" description="eUSCI_B receive interrupt flag 2">
        <Enum name="UCRXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIFG2" description="eUSCI_B transmit interrupt flag 2">
        <Enum name="UCTXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIFG3" description="eUSCI_B receive interrupt flag 3">
        <Enum name="UCRXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIFG3" description="eUSCI_B transmit interrupt flag 3">
        <Enum name="UCTXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IFG" description="Bit position 9 interrupt flag">
        <Enum name="UCBIT9IFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBIT9IFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="UCBxIV" access="ReadOnly" description="eUSCI_Bx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_B interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Arbitration lost; Interrupt Flag: UCALIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Not acknowledgment; Interrupt Flag: UCNACKIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start condition received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Stop condition received; Interrupt Flag: UCSTPIFG" />
        <Enum name="UCIV_10" start="10" description="Interrupt Source: Slave 3 Data received; Interrupt Flag: UCRXIFG3" />
        <Enum name="UCIV_12" start="12" description="Interrupt Source: Slave 3 Transmit buffer empty; Interrupt Flag: UCTXIFG3" />
        <Enum name="UCIV_14" start="14" description="Interrupt Source: Slave 2 Data received; Interrupt Flag: UCRXIFG2" />
        <Enum name="UCIV_16" start="16" description="Interrupt Source: Slave 2 Transmit buffer empty; Interrupt Flag: UCTXIFG2" />
        <Enum name="UCIV_18" start="18" description="Interrupt Source: Slave 1 Data received; Interrupt Flag: UCRXIFG1" />
        <Enum name="UCIV_20" start="20" description="Interrupt Source: Slave 1 Transmit buffer empty; Interrupt Flag: UCTXIFG1" />
        <Enum name="UCIV_22" start="22" description="Interrupt Source: Data received; Interrupt Flag: UCRXIFG0" />
        <Enum name="UCIV_24" start="24" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG0" />
        <Enum name="UCIV_26" start="26" description="Interrupt Source: Byte counter zero; Interrupt Flag: UCBCNTIFG" />
        <Enum name="UCIV_28" start="28" description="Interrupt Source: Clock low timeout; Interrupt Flag: UCCLTOIFG" />
        <Enum name="UCIV_30" start="30" description="Interrupt Source: Nineth bit position; Interrupt Flag: UCBIT9IFG; Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_B1" start="0x40002400" description="EUSCI_B1">
    <Register start="+0x0" size="2" name="UCBxCTLW0" access="Read/Write" description="eUSCI_Bx Control Word Register 0" reset_value="0x000001c1" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_B reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_B logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXSTT" description="Transmit START condition in master mode">
        <Enum name="UCTXSTT_0" start="0" description="Do not generate START condition" />
        <Enum name="UCTXSTT_1" start="1" description="Generate START condition" />
      </BitField>
      <BitField start="2" size="1" name="UCTXSTP" description="Transmit STOP condition in master mode">
        <Enum name="UCTXSTP_0" start="0" description="No STOP generated" />
        <Enum name="UCTXSTP_1" start="1" description="Generate STOP" />
      </BitField>
      <BitField start="3" size="1" name="UCTXNACK" description="Transmit a NACK">
        <Enum name="UCTXNACK_0" start="0" description="Acknowledge normally" />
        <Enum name="UCTXNACK_1" start="1" description="Generate NACK" />
      </BitField>
      <BitField start="4" size="1" name="UCTR" description="Transmitter/receiver">
        <Enum name="UCTR_0" start="0" description="Receiver" />
        <Enum name="UCTR_1" start="1" description="Transmitter" />
      </BitField>
      <BitField start="5" size="1" name="UCTXACK" description="Transmit ACK condition in slave mode">
        <Enum name="UCTXACK_0" start="0" description="Do not acknowledge the slave address" />
        <Enum name="UCTXACK_1" start="1" description="Acknowledge the slave address" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_B clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLKI" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
        <Enum name="UCSSEL_3" start="3" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_B mode">
        <Enum name="UCMODE_0" start="0" description="3-pin SPI" />
        <Enum name="UCMODE_1" start="1" description="4-pin SPI (master or slave enabled if STE = 1)" />
        <Enum name="UCMODE_2" start="2" description="4-pin SPI (master or slave enabled if STE = 0)" />
        <Enum name="UCMODE_3" start="3" description="I2C mode" />
      </BitField>
      <BitField start="11" size="1" name="UCMST" description="Master mode select">
        <Enum name="UCMST_0" start="0" description="Slave mode" />
        <Enum name="UCMST_1" start="1" description="Master mode" />
      </BitField>
      <BitField start="13" size="1" name="UCMM" description="Multi-master environment select">
        <Enum name="UCMM_0" start="0" description="Single master environment. There is no other master in the system. The address compare unit is disabled." />
        <Enum name="UCMM_1" start="1" description="Multi-master environment" />
      </BitField>
      <BitField start="14" size="1" name="UCSLA10" description="Slave addressing mode select">
        <Enum name="UCSLA10_0" start="0" description="Address slave with 7-bit address" />
        <Enum name="UCSLA10_1" start="1" description="Address slave with 10-bit address" />
      </BitField>
      <BitField start="15" size="1" name="UCA10" description="Own addressing mode select">
        <Enum name="UCA10_0" start="0" description="Own address is a 7-bit address" />
        <Enum name="UCA10_1" start="1" description="Own address is a 10-bit address" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCBxCTLW1" access="Read/Write" description="eUSCI_Bx Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="50 ns" />
        <Enum name="UCGLIT_1" start="1" description="25 ns" />
        <Enum name="UCGLIT_2" start="2" description="12.5 ns" />
        <Enum name="UCGLIT_3" start="3" description="6.25 ns" />
      </BitField>
      <BitField start="2" size="2" name="UCASTP" description="Automatic STOP condition generation">
        <Enum name="UCASTP_0" start="0" description="No automatic STOP generation. The STOP condition is generated after the user sets the UCTXSTP bit. The value in UCBxTBCNT is a don't care." />
        <Enum name="UCASTP_1" start="1" description="UCBCNTIFG is set with the byte counter reaches the threshold defined in UCBxTBCNT" />
        <Enum name="UCASTP_2" start="2" description="A STOP condition is generated automatically after the byte counter value reached UCBxTBCNT. UCBCNTIFG is set with the byte counter reaching the threshold" />
      </BitField>
      <BitField start="4" size="1" name="UCSWACK" description="SW or HW ACK control">
        <Enum name="UCSWACK_0" start="0" description="The address acknowledge of the slave is controlled by the eUSCI_B module" />
        <Enum name="UCSWACK_1" start="1" description="The user needs to trigger the sending of the address ACK by issuing UCTXACK" />
      </BitField>
      <BitField start="5" size="1" name="UCSTPNACK" description="ACK all master bytes">
        <Enum name="UCSTPNACK_0" start="0" description="Send a non-acknowledge before the STOP condition as a master receiver (conform to I2C standard)" />
        <Enum name="UCSTPNACK_1" start="1" description="All bytes are acknowledged by the eUSCI_B when configured as master receiver" />
      </BitField>
      <BitField start="6" size="2" name="UCCLTO" description="Clock low timeout select">
        <Enum name="UCCLTO_0" start="0" description="Disable clock low timeout counter" />
        <Enum name="UCCLTO_1" start="1" description="135 000 SYSCLK cycles (approximately 28 ms)" />
        <Enum name="UCCLTO_2" start="2" description="150 000 SYSCLK cycles (approximately 31 ms)" />
        <Enum name="UCCLTO_3" start="3" description="165 000 SYSCLK cycles (approximately 34 ms)" />
      </BitField>
      <BitField start="8" size="1" name="UCETXINT" description="Early UCTXIFG0">
        <Enum name="UCETXINT_0" start="0" description="UCTXIFGx is set after an address match with UCxI2COAx and the direction bit indicating slave transmit" />
        <Enum name="UCETXINT_1" start="1" description="UCTXIFG0 is set for each START condition" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCBxBRW" access="Read/Write" description="eUSCI_Bx Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCBR" description="Bit clock prescaler" />
    </Register>
    <Register start="+0x8" size="2" name="UCBxSTATW" access="Read/Write" description="eUSCI_Bx Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="4" size="1" name="UCBBUSY" description="Bus busy">
        <Enum name="UCBBUSY_0" start="0" description="Bus inactive" />
        <Enum name="UCBBUSY_1" start="1" description="Bus busy" />
      </BitField>
      <BitField start="5" size="1" name="UCGC" description="General call address received">
        <Enum name="UCGC_0" start="0" description="No general call address received" />
        <Enum name="UCGC_1" start="1" description="General call address received" />
      </BitField>
      <BitField start="6" size="1" name="UCSCLLOW" description="SCL low">
        <Enum name="UCSCLLOW_0" start="0" description="SCL is not held low" />
        <Enum name="UCSCLLOW_1" start="1" description="SCL is held low" />
      </BitField>
      <BitField start="8" size="8" name="UCBCNT" description="Hardware byte counter value" />
    </Register>
    <Register start="+0xA" size="2" name="UCBxTBCNT" access="Read/Write" description="eUSCI_Bx Byte Counter Threshold Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTBCNT" description="Byte counter threshold value" />
    </Register>
    <Register start="+0xC" size="2" name="UCBxRXBUF" access="ReadOnly" description="eUSCI_Bx Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCBxTXBUF" access="Read/Write" description="eUSCI_Bx Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x14" size="2" name="UCBxI2COA0" access="Read/Write" description="eUSCI_Bx I2C Own Address 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA0" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA0 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA0 is enabled" />
      </BitField>
      <BitField start="15" size="1" name="UCGCEN" description="General call response enable">
        <Enum name="UCGCEN_0" start="0" description="Do not respond to a general call" />
        <Enum name="UCGCEN_1" start="1" description="Respond to a general call" />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="UCBxI2COA1" access="Read/Write" description="eUSCI_Bx I2C Own Address 1 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA1" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA1 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA1 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="2" name="UCBxI2COA2" access="Read/Write" description="eUSCI_Bx I2C Own Address 2 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA2" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA2 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA2 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="2" name="UCBxI2COA3" access="Read/Write" description="eUSCI_Bx I2C Own Address 3 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA3" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA3 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA3 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCBxADDRX" access="ReadOnly" description="eUSCI_Bx I2C Received Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDRX" description="Received Address Register" />
    </Register>
    <Register start="+0x1E" size="2" name="UCBxADDMASK" access="Read/Write" description="eUSCI_Bx I2C Address Mask Register" reset_value="0x000003ff" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDMASK" description="Address Mask Register. By clearing the corresponding bit of the own address, this bit is a don't care when comparing the address on the bus to the own address. Using this method, it is possible to react on more than one slave address. When all bits of ADDMASKx are set, the address mask feature is deactivated.&#xa;Modify only when UCSWRST = 1." />
    </Register>
    <Register start="+0x20" size="2" name="UCBxI2CSA" access="Read/Write" description="eUSCI_Bx I2C Slave Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2CSA" description="I2C slave address" />
    </Register>
    <Register start="+0x2A" size="2" name="UCBxIE" access="Read/Write" description="eUSCI_Bx Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE0" description="Receive interrupt enable 0">
        <Enum name="UCRXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE0" description="Transmit interrupt enable 0">
        <Enum name="UCTXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="START condition interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIE" description="STOP condition interrupt enable">
        <Enum name="UCSTPIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTPIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="UCALIE" description="Arbitration lost interrupt enable">
        <Enum name="UCALIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCALIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIE" description="Not-acknowledge interrupt enable">
        <Enum name="UCNACKIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCNACKIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIE" description="Byte counter interrupt enable">
        <Enum name="UCBCNTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBCNTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIE" description="Clock low timeout interrupt enable">
        <Enum name="UCCLTOIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCCLTOIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIE1" description="Receive interrupt enable 1">
        <Enum name="UCRXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIE1" description="Transmit interrupt enable 1">
        <Enum name="UCTXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIE2" description="Receive interrupt enable 2">
        <Enum name="UCRXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIE2" description="Transmit interrupt enable 2">
        <Enum name="UCTXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIE3" description="Receive interrupt enable 3">
        <Enum name="UCRXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIE3" description="Transmit interrupt enable 3">
        <Enum name="UCTXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IE" description="Bit position 9 interrupt enable">
        <Enum name="UCBIT9IE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBIT9IE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="2" name="UCBxIFG" access="Read/Write" description="eUSCI_Bx Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG0" description="eUSCI_B receive interrupt flag 0">
        <Enum name="UCRXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG0" description="eUSCI_B transmit interrupt flag 0">
        <Enum name="UCTXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="START condition interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIFG" description="STOP condition interrupt flag">
        <Enum name="UCSTPIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTPIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="UCALIFG" description="Arbitration lost interrupt flag">
        <Enum name="UCALIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCALIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIFG" description="Not-acknowledge received interrupt flag">
        <Enum name="UCNACKIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCNACKIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIFG" description="Byte counter interrupt flag">
        <Enum name="UCBCNTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBCNTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIFG" description="Clock low timeout interrupt flag">
        <Enum name="UCCLTOIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCCLTOIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIFG1" description="eUSCI_B receive interrupt flag 1">
        <Enum name="UCRXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIFG1" description="eUSCI_B transmit interrupt flag 1">
        <Enum name="UCTXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIFG2" description="eUSCI_B receive interrupt flag 2">
        <Enum name="UCRXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIFG2" description="eUSCI_B transmit interrupt flag 2">
        <Enum name="UCTXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIFG3" description="eUSCI_B receive interrupt flag 3">
        <Enum name="UCRXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIFG3" description="eUSCI_B transmit interrupt flag 3">
        <Enum name="UCTXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IFG" description="Bit position 9 interrupt flag">
        <Enum name="UCBIT9IFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBIT9IFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="UCBxIV" access="ReadOnly" description="eUSCI_Bx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_B interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Arbitration lost; Interrupt Flag: UCALIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Not acknowledgment; Interrupt Flag: UCNACKIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start condition received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Stop condition received; Interrupt Flag: UCSTPIFG" />
        <Enum name="UCIV_10" start="10" description="Interrupt Source: Slave 3 Data received; Interrupt Flag: UCRXIFG3" />
        <Enum name="UCIV_12" start="12" description="Interrupt Source: Slave 3 Transmit buffer empty; Interrupt Flag: UCTXIFG3" />
        <Enum name="UCIV_14" start="14" description="Interrupt Source: Slave 2 Data received; Interrupt Flag: UCRXIFG2" />
        <Enum name="UCIV_16" start="16" description="Interrupt Source: Slave 2 Transmit buffer empty; Interrupt Flag: UCTXIFG2" />
        <Enum name="UCIV_18" start="18" description="Interrupt Source: Slave 1 Data received; Interrupt Flag: UCRXIFG1" />
        <Enum name="UCIV_20" start="20" description="Interrupt Source: Slave 1 Transmit buffer empty; Interrupt Flag: UCTXIFG1" />
        <Enum name="UCIV_22" start="22" description="Interrupt Source: Data received; Interrupt Flag: UCRXIFG0" />
        <Enum name="UCIV_24" start="24" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG0" />
        <Enum name="UCIV_26" start="26" description="Interrupt Source: Byte counter zero; Interrupt Flag: UCBCNTIFG" />
        <Enum name="UCIV_28" start="28" description="Interrupt Source: Clock low timeout; Interrupt Flag: UCCLTOIFG" />
        <Enum name="UCIV_30" start="30" description="Interrupt Source: Nineth bit position; Interrupt Flag: UCBIT9IFG; Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_B2" start="0x40002800" description="EUSCI_B2">
    <Register start="+0x0" size="2" name="UCBxCTLW0" access="Read/Write" description="eUSCI_Bx Control Word Register 0" reset_value="0x000001c1" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_B reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_B logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXSTT" description="Transmit START condition in master mode">
        <Enum name="UCTXSTT_0" start="0" description="Do not generate START condition" />
        <Enum name="UCTXSTT_1" start="1" description="Generate START condition" />
      </BitField>
      <BitField start="2" size="1" name="UCTXSTP" description="Transmit STOP condition in master mode">
        <Enum name="UCTXSTP_0" start="0" description="No STOP generated" />
        <Enum name="UCTXSTP_1" start="1" description="Generate STOP" />
      </BitField>
      <BitField start="3" size="1" name="UCTXNACK" description="Transmit a NACK">
        <Enum name="UCTXNACK_0" start="0" description="Acknowledge normally" />
        <Enum name="UCTXNACK_1" start="1" description="Generate NACK" />
      </BitField>
      <BitField start="4" size="1" name="UCTR" description="Transmitter/receiver">
        <Enum name="UCTR_0" start="0" description="Receiver" />
        <Enum name="UCTR_1" start="1" description="Transmitter" />
      </BitField>
      <BitField start="5" size="1" name="UCTXACK" description="Transmit ACK condition in slave mode">
        <Enum name="UCTXACK_0" start="0" description="Do not acknowledge the slave address" />
        <Enum name="UCTXACK_1" start="1" description="Acknowledge the slave address" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_B clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLKI" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
        <Enum name="UCSSEL_3" start="3" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_B mode">
        <Enum name="UCMODE_0" start="0" description="3-pin SPI" />
        <Enum name="UCMODE_1" start="1" description="4-pin SPI (master or slave enabled if STE = 1)" />
        <Enum name="UCMODE_2" start="2" description="4-pin SPI (master or slave enabled if STE = 0)" />
        <Enum name="UCMODE_3" start="3" description="I2C mode" />
      </BitField>
      <BitField start="11" size="1" name="UCMST" description="Master mode select">
        <Enum name="UCMST_0" start="0" description="Slave mode" />
        <Enum name="UCMST_1" start="1" description="Master mode" />
      </BitField>
      <BitField start="13" size="1" name="UCMM" description="Multi-master environment select">
        <Enum name="UCMM_0" start="0" description="Single master environment. There is no other master in the system. The address compare unit is disabled." />
        <Enum name="UCMM_1" start="1" description="Multi-master environment" />
      </BitField>
      <BitField start="14" size="1" name="UCSLA10" description="Slave addressing mode select">
        <Enum name="UCSLA10_0" start="0" description="Address slave with 7-bit address" />
        <Enum name="UCSLA10_1" start="1" description="Address slave with 10-bit address" />
      </BitField>
      <BitField start="15" size="1" name="UCA10" description="Own addressing mode select">
        <Enum name="UCA10_0" start="0" description="Own address is a 7-bit address" />
        <Enum name="UCA10_1" start="1" description="Own address is a 10-bit address" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCBxCTLW1" access="Read/Write" description="eUSCI_Bx Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="50 ns" />
        <Enum name="UCGLIT_1" start="1" description="25 ns" />
        <Enum name="UCGLIT_2" start="2" description="12.5 ns" />
        <Enum name="UCGLIT_3" start="3" description="6.25 ns" />
      </BitField>
      <BitField start="2" size="2" name="UCASTP" description="Automatic STOP condition generation">
        <Enum name="UCASTP_0" start="0" description="No automatic STOP generation. The STOP condition is generated after the user sets the UCTXSTP bit. The value in UCBxTBCNT is a don't care." />
        <Enum name="UCASTP_1" start="1" description="UCBCNTIFG is set with the byte counter reaches the threshold defined in UCBxTBCNT" />
        <Enum name="UCASTP_2" start="2" description="A STOP condition is generated automatically after the byte counter value reached UCBxTBCNT. UCBCNTIFG is set with the byte counter reaching the threshold" />
      </BitField>
      <BitField start="4" size="1" name="UCSWACK" description="SW or HW ACK control">
        <Enum name="UCSWACK_0" start="0" description="The address acknowledge of the slave is controlled by the eUSCI_B module" />
        <Enum name="UCSWACK_1" start="1" description="The user needs to trigger the sending of the address ACK by issuing UCTXACK" />
      </BitField>
      <BitField start="5" size="1" name="UCSTPNACK" description="ACK all master bytes">
        <Enum name="UCSTPNACK_0" start="0" description="Send a non-acknowledge before the STOP condition as a master receiver (conform to I2C standard)" />
        <Enum name="UCSTPNACK_1" start="1" description="All bytes are acknowledged by the eUSCI_B when configured as master receiver" />
      </BitField>
      <BitField start="6" size="2" name="UCCLTO" description="Clock low timeout select">
        <Enum name="UCCLTO_0" start="0" description="Disable clock low timeout counter" />
        <Enum name="UCCLTO_1" start="1" description="135 000 SYSCLK cycles (approximately 28 ms)" />
        <Enum name="UCCLTO_2" start="2" description="150 000 SYSCLK cycles (approximately 31 ms)" />
        <Enum name="UCCLTO_3" start="3" description="165 000 SYSCLK cycles (approximately 34 ms)" />
      </BitField>
      <BitField start="8" size="1" name="UCETXINT" description="Early UCTXIFG0">
        <Enum name="UCETXINT_0" start="0" description="UCTXIFGx is set after an address match with UCxI2COAx and the direction bit indicating slave transmit" />
        <Enum name="UCETXINT_1" start="1" description="UCTXIFG0 is set for each START condition" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCBxBRW" access="Read/Write" description="eUSCI_Bx Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCBR" description="Bit clock prescaler" />
    </Register>
    <Register start="+0x8" size="2" name="UCBxSTATW" access="Read/Write" description="eUSCI_Bx Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="4" size="1" name="UCBBUSY" description="Bus busy">
        <Enum name="UCBBUSY_0" start="0" description="Bus inactive" />
        <Enum name="UCBBUSY_1" start="1" description="Bus busy" />
      </BitField>
      <BitField start="5" size="1" name="UCGC" description="General call address received">
        <Enum name="UCGC_0" start="0" description="No general call address received" />
        <Enum name="UCGC_1" start="1" description="General call address received" />
      </BitField>
      <BitField start="6" size="1" name="UCSCLLOW" description="SCL low">
        <Enum name="UCSCLLOW_0" start="0" description="SCL is not held low" />
        <Enum name="UCSCLLOW_1" start="1" description="SCL is held low" />
      </BitField>
      <BitField start="8" size="8" name="UCBCNT" description="Hardware byte counter value" />
    </Register>
    <Register start="+0xA" size="2" name="UCBxTBCNT" access="Read/Write" description="eUSCI_Bx Byte Counter Threshold Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTBCNT" description="Byte counter threshold value" />
    </Register>
    <Register start="+0xC" size="2" name="UCBxRXBUF" access="ReadOnly" description="eUSCI_Bx Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCBxTXBUF" access="Read/Write" description="eUSCI_Bx Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x14" size="2" name="UCBxI2COA0" access="Read/Write" description="eUSCI_Bx I2C Own Address 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA0" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA0 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA0 is enabled" />
      </BitField>
      <BitField start="15" size="1" name="UCGCEN" description="General call response enable">
        <Enum name="UCGCEN_0" start="0" description="Do not respond to a general call" />
        <Enum name="UCGCEN_1" start="1" description="Respond to a general call" />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="UCBxI2COA1" access="Read/Write" description="eUSCI_Bx I2C Own Address 1 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA1" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA1 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA1 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="2" name="UCBxI2COA2" access="Read/Write" description="eUSCI_Bx I2C Own Address 2 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA2" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA2 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA2 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="2" name="UCBxI2COA3" access="Read/Write" description="eUSCI_Bx I2C Own Address 3 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA3" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA3 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA3 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCBxADDRX" access="ReadOnly" description="eUSCI_Bx I2C Received Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDRX" description="Received Address Register" />
    </Register>
    <Register start="+0x1E" size="2" name="UCBxADDMASK" access="Read/Write" description="eUSCI_Bx I2C Address Mask Register" reset_value="0x000003ff" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDMASK" description="Address Mask Register. By clearing the corresponding bit of the own address, this bit is a don't care when comparing the address on the bus to the own address. Using this method, it is possible to react on more than one slave address. When all bits of ADDMASKx are set, the address mask feature is deactivated.&#xa;Modify only when UCSWRST = 1." />
    </Register>
    <Register start="+0x20" size="2" name="UCBxI2CSA" access="Read/Write" description="eUSCI_Bx I2C Slave Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2CSA" description="I2C slave address" />
    </Register>
    <Register start="+0x2A" size="2" name="UCBxIE" access="Read/Write" description="eUSCI_Bx Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE0" description="Receive interrupt enable 0">
        <Enum name="UCRXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE0" description="Transmit interrupt enable 0">
        <Enum name="UCTXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="START condition interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIE" description="STOP condition interrupt enable">
        <Enum name="UCSTPIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTPIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="UCALIE" description="Arbitration lost interrupt enable">
        <Enum name="UCALIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCALIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIE" description="Not-acknowledge interrupt enable">
        <Enum name="UCNACKIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCNACKIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIE" description="Byte counter interrupt enable">
        <Enum name="UCBCNTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBCNTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIE" description="Clock low timeout interrupt enable">
        <Enum name="UCCLTOIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCCLTOIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIE1" description="Receive interrupt enable 1">
        <Enum name="UCRXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIE1" description="Transmit interrupt enable 1">
        <Enum name="UCTXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIE2" description="Receive interrupt enable 2">
        <Enum name="UCRXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIE2" description="Transmit interrupt enable 2">
        <Enum name="UCTXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIE3" description="Receive interrupt enable 3">
        <Enum name="UCRXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIE3" description="Transmit interrupt enable 3">
        <Enum name="UCTXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IE" description="Bit position 9 interrupt enable">
        <Enum name="UCBIT9IE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBIT9IE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="2" name="UCBxIFG" access="Read/Write" description="eUSCI_Bx Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG0" description="eUSCI_B receive interrupt flag 0">
        <Enum name="UCRXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG0" description="eUSCI_B transmit interrupt flag 0">
        <Enum name="UCTXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="START condition interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIFG" description="STOP condition interrupt flag">
        <Enum name="UCSTPIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTPIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="UCALIFG" description="Arbitration lost interrupt flag">
        <Enum name="UCALIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCALIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIFG" description="Not-acknowledge received interrupt flag">
        <Enum name="UCNACKIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCNACKIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIFG" description="Byte counter interrupt flag">
        <Enum name="UCBCNTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBCNTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIFG" description="Clock low timeout interrupt flag">
        <Enum name="UCCLTOIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCCLTOIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIFG1" description="eUSCI_B receive interrupt flag 1">
        <Enum name="UCRXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIFG1" description="eUSCI_B transmit interrupt flag 1">
        <Enum name="UCTXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIFG2" description="eUSCI_B receive interrupt flag 2">
        <Enum name="UCRXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIFG2" description="eUSCI_B transmit interrupt flag 2">
        <Enum name="UCTXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIFG3" description="eUSCI_B receive interrupt flag 3">
        <Enum name="UCRXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIFG3" description="eUSCI_B transmit interrupt flag 3">
        <Enum name="UCTXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IFG" description="Bit position 9 interrupt flag">
        <Enum name="UCBIT9IFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBIT9IFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="UCBxIV" access="ReadOnly" description="eUSCI_Bx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_B interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Arbitration lost; Interrupt Flag: UCALIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Not acknowledgment; Interrupt Flag: UCNACKIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start condition received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Stop condition received; Interrupt Flag: UCSTPIFG" />
        <Enum name="UCIV_10" start="10" description="Interrupt Source: Slave 3 Data received; Interrupt Flag: UCRXIFG3" />
        <Enum name="UCIV_12" start="12" description="Interrupt Source: Slave 3 Transmit buffer empty; Interrupt Flag: UCTXIFG3" />
        <Enum name="UCIV_14" start="14" description="Interrupt Source: Slave 2 Data received; Interrupt Flag: UCRXIFG2" />
        <Enum name="UCIV_16" start="16" description="Interrupt Source: Slave 2 Transmit buffer empty; Interrupt Flag: UCTXIFG2" />
        <Enum name="UCIV_18" start="18" description="Interrupt Source: Slave 1 Data received; Interrupt Flag: UCRXIFG1" />
        <Enum name="UCIV_20" start="20" description="Interrupt Source: Slave 1 Transmit buffer empty; Interrupt Flag: UCTXIFG1" />
        <Enum name="UCIV_22" start="22" description="Interrupt Source: Data received; Interrupt Flag: UCRXIFG0" />
        <Enum name="UCIV_24" start="24" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG0" />
        <Enum name="UCIV_26" start="26" description="Interrupt Source: Byte counter zero; Interrupt Flag: UCBCNTIFG" />
        <Enum name="UCIV_28" start="28" description="Interrupt Source: Clock low timeout; Interrupt Flag: UCCLTOIFG" />
        <Enum name="UCIV_30" start="30" description="Interrupt Source: Nineth bit position; Interrupt Flag: UCBIT9IFG; Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="EUSCI_B3" start="0x40002C00" description="EUSCI_B3">
    <Register start="+0x0" size="2" name="UCBxCTLW0" access="Read/Write" description="eUSCI_Bx Control Word Register 0" reset_value="0x000001c1" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCSWRST" description="Software reset enable">
        <Enum name="UCSWRST_0" start="0" description="Disabled. eUSCI_B reset released for operation" />
        <Enum name="UCSWRST_1" start="1" description="Enabled. eUSCI_B logic held in reset state" />
      </BitField>
      <BitField start="1" size="1" name="UCTXSTT" description="Transmit START condition in master mode">
        <Enum name="UCTXSTT_0" start="0" description="Do not generate START condition" />
        <Enum name="UCTXSTT_1" start="1" description="Generate START condition" />
      </BitField>
      <BitField start="2" size="1" name="UCTXSTP" description="Transmit STOP condition in master mode">
        <Enum name="UCTXSTP_0" start="0" description="No STOP generated" />
        <Enum name="UCTXSTP_1" start="1" description="Generate STOP" />
      </BitField>
      <BitField start="3" size="1" name="UCTXNACK" description="Transmit a NACK">
        <Enum name="UCTXNACK_0" start="0" description="Acknowledge normally" />
        <Enum name="UCTXNACK_1" start="1" description="Generate NACK" />
      </BitField>
      <BitField start="4" size="1" name="UCTR" description="Transmitter/receiver">
        <Enum name="UCTR_0" start="0" description="Receiver" />
        <Enum name="UCTR_1" start="1" description="Transmitter" />
      </BitField>
      <BitField start="5" size="1" name="UCTXACK" description="Transmit ACK condition in slave mode">
        <Enum name="UCTXACK_0" start="0" description="Do not acknowledge the slave address" />
        <Enum name="UCTXACK_1" start="1" description="Acknowledge the slave address" />
      </BitField>
      <BitField start="6" size="2" name="UCSSEL" description="eUSCI_B clock source select">
        <Enum name="UCSSEL_0" start="0" description="UCLKI" />
        <Enum name="UCSSEL_1" start="1" description="ACLK" />
        <Enum name="UCSSEL_2" start="2" description="SMCLK" />
        <Enum name="UCSSEL_3" start="3" description="SMCLK" />
      </BitField>
      <BitField start="8" size="1" name="UCSYNC" description="Synchronous mode enable">
        <Enum name="UCSYNC_0" start="0" description="Asynchronous mode" />
        <Enum name="UCSYNC_1" start="1" description="Synchronous mode" />
      </BitField>
      <BitField start="9" size="2" name="UCMODE" description="eUSCI_B mode">
        <Enum name="UCMODE_0" start="0" description="3-pin SPI" />
        <Enum name="UCMODE_1" start="1" description="4-pin SPI (master or slave enabled if STE = 1)" />
        <Enum name="UCMODE_2" start="2" description="4-pin SPI (master or slave enabled if STE = 0)" />
        <Enum name="UCMODE_3" start="3" description="I2C mode" />
      </BitField>
      <BitField start="11" size="1" name="UCMST" description="Master mode select">
        <Enum name="UCMST_0" start="0" description="Slave mode" />
        <Enum name="UCMST_1" start="1" description="Master mode" />
      </BitField>
      <BitField start="13" size="1" name="UCMM" description="Multi-master environment select">
        <Enum name="UCMM_0" start="0" description="Single master environment. There is no other master in the system. The address compare unit is disabled." />
        <Enum name="UCMM_1" start="1" description="Multi-master environment" />
      </BitField>
      <BitField start="14" size="1" name="UCSLA10" description="Slave addressing mode select">
        <Enum name="UCSLA10_0" start="0" description="Address slave with 7-bit address" />
        <Enum name="UCSLA10_1" start="1" description="Address slave with 10-bit address" />
      </BitField>
      <BitField start="15" size="1" name="UCA10" description="Own addressing mode select">
        <Enum name="UCA10_0" start="0" description="Own address is a 7-bit address" />
        <Enum name="UCA10_1" start="1" description="Own address is a 10-bit address" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="UCBxCTLW1" access="Read/Write" description="eUSCI_Bx Control Word Register 1" reset_value="0x00000003" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="UCGLIT" description="Deglitch time">
        <Enum name="UCGLIT_0" start="0" description="50 ns" />
        <Enum name="UCGLIT_1" start="1" description="25 ns" />
        <Enum name="UCGLIT_2" start="2" description="12.5 ns" />
        <Enum name="UCGLIT_3" start="3" description="6.25 ns" />
      </BitField>
      <BitField start="2" size="2" name="UCASTP" description="Automatic STOP condition generation">
        <Enum name="UCASTP_0" start="0" description="No automatic STOP generation. The STOP condition is generated after the user sets the UCTXSTP bit. The value in UCBxTBCNT is a don't care." />
        <Enum name="UCASTP_1" start="1" description="UCBCNTIFG is set with the byte counter reaches the threshold defined in UCBxTBCNT" />
        <Enum name="UCASTP_2" start="2" description="A STOP condition is generated automatically after the byte counter value reached UCBxTBCNT. UCBCNTIFG is set with the byte counter reaching the threshold" />
      </BitField>
      <BitField start="4" size="1" name="UCSWACK" description="SW or HW ACK control">
        <Enum name="UCSWACK_0" start="0" description="The address acknowledge of the slave is controlled by the eUSCI_B module" />
        <Enum name="UCSWACK_1" start="1" description="The user needs to trigger the sending of the address ACK by issuing UCTXACK" />
      </BitField>
      <BitField start="5" size="1" name="UCSTPNACK" description="ACK all master bytes">
        <Enum name="UCSTPNACK_0" start="0" description="Send a non-acknowledge before the STOP condition as a master receiver (conform to I2C standard)" />
        <Enum name="UCSTPNACK_1" start="1" description="All bytes are acknowledged by the eUSCI_B when configured as master receiver" />
      </BitField>
      <BitField start="6" size="2" name="UCCLTO" description="Clock low timeout select">
        <Enum name="UCCLTO_0" start="0" description="Disable clock low timeout counter" />
        <Enum name="UCCLTO_1" start="1" description="135 000 SYSCLK cycles (approximately 28 ms)" />
        <Enum name="UCCLTO_2" start="2" description="150 000 SYSCLK cycles (approximately 31 ms)" />
        <Enum name="UCCLTO_3" start="3" description="165 000 SYSCLK cycles (approximately 34 ms)" />
      </BitField>
      <BitField start="8" size="1" name="UCETXINT" description="Early UCTXIFG0">
        <Enum name="UCETXINT_0" start="0" description="UCTXIFGx is set after an address match with UCxI2COAx and the direction bit indicating slave transmit" />
        <Enum name="UCETXINT_1" start="1" description="UCTXIFG0 is set for each START condition" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="UCBxBRW" access="Read/Write" description="eUSCI_Bx Baud Rate Control Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCBR" description="Bit clock prescaler" />
    </Register>
    <Register start="+0x8" size="2" name="UCBxSTATW" access="Read/Write" description="eUSCI_Bx Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="4" size="1" name="UCBBUSY" description="Bus busy">
        <Enum name="UCBBUSY_0" start="0" description="Bus inactive" />
        <Enum name="UCBBUSY_1" start="1" description="Bus busy" />
      </BitField>
      <BitField start="5" size="1" name="UCGC" description="General call address received">
        <Enum name="UCGC_0" start="0" description="No general call address received" />
        <Enum name="UCGC_1" start="1" description="General call address received" />
      </BitField>
      <BitField start="6" size="1" name="UCSCLLOW" description="SCL low">
        <Enum name="UCSCLLOW_0" start="0" description="SCL is not held low" />
        <Enum name="UCSCLLOW_1" start="1" description="SCL is held low" />
      </BitField>
      <BitField start="8" size="8" name="UCBCNT" description="Hardware byte counter value" />
    </Register>
    <Register start="+0xA" size="2" name="UCBxTBCNT" access="Read/Write" description="eUSCI_Bx Byte Counter Threshold Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTBCNT" description="Byte counter threshold value" />
    </Register>
    <Register start="+0xC" size="2" name="UCBxRXBUF" access="ReadOnly" description="eUSCI_Bx Receive Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCRXBUF" description="Receive data buffer" />
    </Register>
    <Register start="+0xE" size="2" name="UCBxTXBUF" access="Read/Write" description="eUSCI_Bx Transmit Buffer Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="UCTXBUF" description="Transmit data buffer" />
    </Register>
    <Register start="+0x14" size="2" name="UCBxI2COA0" access="Read/Write" description="eUSCI_Bx I2C Own Address 0 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA0" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA0 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA0 is enabled" />
      </BitField>
      <BitField start="15" size="1" name="UCGCEN" description="General call response enable">
        <Enum name="UCGCEN_0" start="0" description="Do not respond to a general call" />
        <Enum name="UCGCEN_1" start="1" description="Respond to a general call" />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="UCBxI2COA1" access="Read/Write" description="eUSCI_Bx I2C Own Address 1 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA1" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA1 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA1 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x18" size="2" name="UCBxI2COA2" access="Read/Write" description="eUSCI_Bx I2C Own Address 2 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA2" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA2 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA2 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1A" size="2" name="UCBxI2COA3" access="Read/Write" description="eUSCI_Bx I2C Own Address 3 Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2COA3" description="I2C own address" />
      <BitField start="10" size="1" name="UCOAEN" description="Own Address enable register">
        <Enum name="UCOAEN_0" start="0" description="The slave address defined in I2COA3 is disabled" />
        <Enum name="UCOAEN_1" start="1" description="The slave address defined in I2COA3 is enabled" />
      </BitField>
    </Register>
    <Register start="+0x1C" size="2" name="UCBxADDRX" access="ReadOnly" description="eUSCI_Bx I2C Received Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDRX" description="Received Address Register" />
    </Register>
    <Register start="+0x1E" size="2" name="UCBxADDMASK" access="Read/Write" description="eUSCI_Bx I2C Address Mask Register" reset_value="0x000003ff" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="ADDMASK" description="Address Mask Register. By clearing the corresponding bit of the own address, this bit is a don't care when comparing the address on the bus to the own address. Using this method, it is possible to react on more than one slave address. When all bits of ADDMASKx are set, the address mask feature is deactivated.&#xa;Modify only when UCSWRST = 1." />
    </Register>
    <Register start="+0x20" size="2" name="UCBxI2CSA" access="Read/Write" description="eUSCI_Bx I2C Slave Address Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="10" name="I2CSA" description="I2C slave address" />
    </Register>
    <Register start="+0x2A" size="2" name="UCBxIE" access="Read/Write" description="eUSCI_Bx Interrupt Enable Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIE0" description="Receive interrupt enable 0">
        <Enum name="UCRXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIE0" description="Transmit interrupt enable 0">
        <Enum name="UCTXIE0_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIE" description="START condition interrupt enable">
        <Enum name="UCSTTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIE" description="STOP condition interrupt enable">
        <Enum name="UCSTPIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCSTPIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="UCALIE" description="Arbitration lost interrupt enable">
        <Enum name="UCALIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCALIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIE" description="Not-acknowledge interrupt enable">
        <Enum name="UCNACKIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCNACKIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIE" description="Byte counter interrupt enable">
        <Enum name="UCBCNTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBCNTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIE" description="Clock low timeout interrupt enable">
        <Enum name="UCCLTOIE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCCLTOIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIE1" description="Receive interrupt enable 1">
        <Enum name="UCRXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIE1" description="Transmit interrupt enable 1">
        <Enum name="UCTXIE1_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIE2" description="Receive interrupt enable 2">
        <Enum name="UCRXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIE2" description="Transmit interrupt enable 2">
        <Enum name="UCTXIE2_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIE3" description="Receive interrupt enable 3">
        <Enum name="UCRXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCRXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIE3" description="Transmit interrupt enable 3">
        <Enum name="UCTXIE3_0" start="0" description="Interrupt disabled" />
        <Enum name="UCTXIE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IE" description="Bit position 9 interrupt enable">
        <Enum name="UCBIT9IE_0" start="0" description="Interrupt disabled" />
        <Enum name="UCBIT9IE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="2" name="UCBxIFG" access="Read/Write" description="eUSCI_Bx Interrupt Flag Register" reset_value="0x00000002" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="UCRXIFG0" description="eUSCI_B receive interrupt flag 0">
        <Enum name="UCRXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="UCTXIFG0" description="eUSCI_B transmit interrupt flag 0">
        <Enum name="UCTXIFG0_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="UCSTTIFG" description="START condition interrupt flag">
        <Enum name="UCSTTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="UCSTPIFG" description="STOP condition interrupt flag">
        <Enum name="UCSTPIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCSTPIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="UCALIFG" description="Arbitration lost interrupt flag">
        <Enum name="UCALIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCALIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="5" size="1" name="UCNACKIFG" description="Not-acknowledge received interrupt flag">
        <Enum name="UCNACKIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCNACKIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="6" size="1" name="UCBCNTIFG" description="Byte counter interrupt flag">
        <Enum name="UCBCNTIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBCNTIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="7" size="1" name="UCCLTOIFG" description="Clock low timeout interrupt flag">
        <Enum name="UCCLTOIFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCCLTOIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="UCRXIFG1" description="eUSCI_B receive interrupt flag 1">
        <Enum name="UCRXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="9" size="1" name="UCTXIFG1" description="eUSCI_B transmit interrupt flag 1">
        <Enum name="UCTXIFG1_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="10" size="1" name="UCRXIFG2" description="eUSCI_B receive interrupt flag 2">
        <Enum name="UCRXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="11" size="1" name="UCTXIFG2" description="eUSCI_B transmit interrupt flag 2">
        <Enum name="UCTXIFG2_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="12" size="1" name="UCRXIFG3" description="eUSCI_B receive interrupt flag 3">
        <Enum name="UCRXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCRXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="13" size="1" name="UCTXIFG3" description="eUSCI_B transmit interrupt flag 3">
        <Enum name="UCTXIFG3_0" start="0" description="No interrupt pending" />
        <Enum name="UCTXIFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="14" size="1" name="UCBIT9IFG" description="Bit position 9 interrupt flag">
        <Enum name="UCBIT9IFG_0" start="0" description="No interrupt pending" />
        <Enum name="UCBIT9IFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x2E" size="2" name="UCBxIV" access="ReadOnly" description="eUSCI_Bx Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="UCIV" description="eUSCI_B interrupt vector value">
        <Enum name="UCIV_0" start="0" description="No interrupt pending" />
        <Enum name="UCIV_2" start="2" description="Interrupt Source: Arbitration lost; Interrupt Flag: UCALIFG; Interrupt Priority: Highest" />
        <Enum name="UCIV_4" start="4" description="Interrupt Source: Not acknowledgment; Interrupt Flag: UCNACKIFG" />
        <Enum name="UCIV_6" start="6" description="Interrupt Source: Start condition received; Interrupt Flag: UCSTTIFG" />
        <Enum name="UCIV_8" start="8" description="Interrupt Source: Stop condition received; Interrupt Flag: UCSTPIFG" />
        <Enum name="UCIV_10" start="10" description="Interrupt Source: Slave 3 Data received; Interrupt Flag: UCRXIFG3" />
        <Enum name="UCIV_12" start="12" description="Interrupt Source: Slave 3 Transmit buffer empty; Interrupt Flag: UCTXIFG3" />
        <Enum name="UCIV_14" start="14" description="Interrupt Source: Slave 2 Data received; Interrupt Flag: UCRXIFG2" />
        <Enum name="UCIV_16" start="16" description="Interrupt Source: Slave 2 Transmit buffer empty; Interrupt Flag: UCTXIFG2" />
        <Enum name="UCIV_18" start="18" description="Interrupt Source: Slave 1 Data received; Interrupt Flag: UCRXIFG1" />
        <Enum name="UCIV_20" start="20" description="Interrupt Source: Slave 1 Transmit buffer empty; Interrupt Flag: UCTXIFG1" />
        <Enum name="UCIV_22" start="22" description="Interrupt Source: Data received; Interrupt Flag: UCRXIFG0" />
        <Enum name="UCIV_24" start="24" description="Interrupt Source: Transmit buffer empty; Interrupt Flag: UCTXIFG0" />
        <Enum name="UCIV_26" start="26" description="Interrupt Source: Byte counter zero; Interrupt Flag: UCBCNTIFG" />
        <Enum name="UCIV_28" start="28" description="Interrupt Source: Clock low timeout; Interrupt Flag: UCCLTOIFG" />
        <Enum name="UCIV_30" start="30" description="Interrupt Source: Nineth bit position; Interrupt Flag: UCBIT9IFG; Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="REF_A" start="0x40003000" description="REF_A">
    <Register start="+0x0" size="2" name="REFCTL0" access="Read/Write" description="REF Control Register 0">
      <BitField start="0" size="1" name="REFON" description="Reference enable">
        <Enum name="REFON_0" start="0" description="Disables reference if no other reference requests are pending" />
        <Enum name="REFON_1" start="1" description="Enables reference in static mode" />
      </BitField>
      <BitField start="1" size="1" name="REFOUT" description="Reference output buffer">
        <Enum name="REFOUT_0" start="0" description="Reference output not available externally" />
        <Enum name="REFOUT_1" start="1" description="Reference output available externally. If ADC14REFBURST = 0, output is available continuously. If ADC14REFBURST = 1, output is available only during an ADC14 conversion." />
      </BitField>
      <BitField start="3" size="1" name="REFTCOFF" description="Temperature sensor disabled">
        <Enum name="REFTCOFF_0" start="0" description="Temperature sensor enabled" />
        <Enum name="REFTCOFF_1" start="1" description="Temperature sensor disabled to save power" />
      </BitField>
      <BitField start="4" size="2" name="REFVSEL" description="Reference voltage level select">
        <Enum name="REFVSEL_0" start="0" description="1.2 V available when reference requested or REFON = 1" />
        <Enum name="REFVSEL_1" start="1" description="1.45 V available when reference requested or REFON = 1" />
        <Enum name="REFVSEL_3" start="3" description="2.5 V available when reference requested or REFON = 1" />
      </BitField>
      <BitField start="6" size="1" name="REFGENOT" description="Reference generator one-time trigger">
        <Enum name="REFGENOT_0" start="0" description="No trigger" />
        <Enum name="REFGENOT_1" start="1" description="Generation of the reference voltage is started by writing 1 or by a hardware trigger" />
      </BitField>
      <BitField start="7" size="1" name="REFBGOT" description="Bandgap and bandgap buffer one-time trigger">
        <Enum name="REFBGOT_0" start="0" description="No trigger" />
        <Enum name="REFBGOT_1" start="1" description="Generation of the bandgap voltage is started by writing 1 or by a hardware trigger" />
      </BitField>
      <BitField start="8" size="1" name="REFGENACT" description="Reference generator active">
        <Enum name="REFGENACT_0" start="0" description="Reference generator not active" />
        <Enum name="REFGENACT_1" start="1" description="Reference generator active" />
      </BitField>
      <BitField start="9" size="1" name="REFBGACT" description="Reference bandgap active">
        <Enum name="REFBGACT_0" start="0" description="Reference bandgap buffer not active" />
        <Enum name="REFBGACT_1" start="1" description="Reference bandgap buffer active" />
      </BitField>
      <BitField start="10" size="1" name="REFGENBUSY" description="Reference generator busy">
        <Enum name="REFGENBUSY_0" start="0" description="Reference generator not busy" />
        <Enum name="REFGENBUSY_1" start="1" description="Reference generator busy" />
      </BitField>
      <BitField start="11" size="1" name="BGMODE" description="Bandgap mode">
        <Enum name="BGMODE_0" start="0" description="Static mode" />
        <Enum name="BGMODE_1" start="1" description="Sampled mode" />
      </BitField>
      <BitField start="12" size="1" name="REFGENRDY" description="Variable reference voltage ready status">
        <Enum name="REFGENRDY_0" start="0" description="Reference voltage output is not ready to be used" />
        <Enum name="REFGENRDY_1" start="1" description="Reference voltage output is ready to be used" />
      </BitField>
      <BitField start="13" size="1" name="REFBGRDY" description="Buffered bandgap voltage ready status">
        <Enum name="REFBGRDY_0" start="0" description="Buffered bandgap voltage is not ready to be used" />
        <Enum name="REFBGRDY_1" start="1" description="Buffered bandgap voltage is ready to be used" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="COMP_E0" start="0x40003400" description="COMP_E0">
    <Register start="+0x0" size="2" name="CExCTL0" access="Read/Write" description="Comparator Control Register 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="4" name="CEIPSEL" description="Channel input selected for the V+ terminal">
        <Enum name="CEIPSEL_0" start="0" description="Channel 0 selected" />
        <Enum name="CEIPSEL_1" start="1" description="Channel 1 selected" />
        <Enum name="CEIPSEL_2" start="2" description="Channel 2 selected" />
        <Enum name="CEIPSEL_3" start="3" description="Channel 3 selected" />
        <Enum name="CEIPSEL_4" start="4" description="Channel 4 selected" />
        <Enum name="CEIPSEL_5" start="5" description="Channel 5 selected" />
        <Enum name="CEIPSEL_6" start="6" description="Channel 6 selected" />
        <Enum name="CEIPSEL_7" start="7" description="Channel 7 selected" />
        <Enum name="CEIPSEL_8" start="8" description="Channel 8 selected" />
        <Enum name="CEIPSEL_9" start="9" description="Channel 9 selected" />
        <Enum name="CEIPSEL_10" start="10" description="Channel 10 selected" />
        <Enum name="CEIPSEL_11" start="11" description="Channel 11 selected" />
        <Enum name="CEIPSEL_12" start="12" description="Channel 12 selected" />
        <Enum name="CEIPSEL_13" start="13" description="Channel 13 selected" />
        <Enum name="CEIPSEL_14" start="14" description="Channel 14 selected" />
        <Enum name="CEIPSEL_15" start="15" description="Channel 15 selected" />
      </BitField>
      <BitField start="7" size="1" name="CEIPEN" description="Channel input enable for the V+ terminal">
        <Enum name="CEIPEN_0" start="0" description="Selected analog input channel for V+ terminal is disabled" />
        <Enum name="CEIPEN_1" start="1" description="Selected analog input channel for V+ terminal is enabled" />
      </BitField>
      <BitField start="8" size="4" name="CEIMSEL" description="Channel input selected for the - terminal">
        <Enum name="CEIMSEL_0" start="0" description="Channel 0 selected" />
        <Enum name="CEIMSEL_1" start="1" description="Channel 1 selected" />
        <Enum name="CEIMSEL_2" start="2" description="Channel 2 selected" />
        <Enum name="CEIMSEL_3" start="3" description="Channel 3 selected" />
        <Enum name="CEIMSEL_4" start="4" description="Channel 4 selected" />
        <Enum name="CEIMSEL_5" start="5" description="Channel 5 selected" />
        <Enum name="CEIMSEL_6" start="6" description="Channel 6 selected" />
        <Enum name="CEIMSEL_7" start="7" description="Channel 7 selected" />
        <Enum name="CEIMSEL_8" start="8" description="Channel 8 selected" />
        <Enum name="CEIMSEL_9" start="9" description="Channel 9 selected" />
        <Enum name="CEIMSEL_10" start="10" description="Channel 10 selected" />
        <Enum name="CEIMSEL_11" start="11" description="Channel 11 selected" />
        <Enum name="CEIMSEL_12" start="12" description="Channel 12 selected" />
        <Enum name="CEIMSEL_13" start="13" description="Channel 13 selected" />
        <Enum name="CEIMSEL_14" start="14" description="Channel 14 selected" />
        <Enum name="CEIMSEL_15" start="15" description="Channel 15 selected" />
      </BitField>
      <BitField start="15" size="1" name="CEIMEN" description="Channel input enable for the - terminal">
        <Enum name="CEIMEN_0" start="0" description="Selected analog input channel for V- terminal is disabled" />
        <Enum name="CEIMEN_1" start="1" description="Selected analog input channel for V- terminal is enabled" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="CExCTL1" access="Read/Write" description="Comparator Control Register 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="CEOUT" description="Comparator output value" />
      <BitField start="1" size="1" name="CEOUTPOL" description="Comparator output polarity">
        <Enum name="CEOUTPOL_0" start="0" description="Noninverted" />
        <Enum name="CEOUTPOL_1" start="1" description="Inverted" />
      </BitField>
      <BitField start="2" size="1" name="CEF" description="Comparator output filter">
        <Enum name="CEF_0" start="0" description="Comparator output is not filtered" />
        <Enum name="CEF_1" start="1" description="Comparator output is filtered" />
      </BitField>
      <BitField start="3" size="1" name="CEIES" description="Interrupt edge select for CEIIFG and CEIFG">
        <Enum name="CEIES_0" start="0" description="Rising edge for CEIFG, falling edge for CEIIFG" />
        <Enum name="CEIES_1" start="1" description="Falling edge for CEIFG, rising edge for CEIIFG" />
      </BitField>
      <BitField start="4" size="1" name="CESHORT" description="Input short">
        <Enum name="CESHORT_0" start="0" description="Inputs not shorted" />
        <Enum name="CESHORT_1" start="1" description="Inputs shorted" />
      </BitField>
      <BitField start="5" size="1" name="CEEX" description="Exchange" />
      <BitField start="6" size="2" name="CEFDLY" description="Filter delay">
        <Enum name="CEFDLY_0" start="0" description="Typical filter delay of TBD (450) ns" />
        <Enum name="CEFDLY_1" start="1" description="Typical filter delay of TBD (900) ns" />
        <Enum name="CEFDLY_2" start="2" description="Typical filter delay of TBD (1800) ns" />
        <Enum name="CEFDLY_3" start="3" description="Typical filter delay of TBD (3600) ns" />
      </BitField>
      <BitField start="8" size="2" name="CEPWRMD" description="Power Mode">
        <Enum name="CEPWRMD_0" start="0" description="High-speed mode" />
        <Enum name="CEPWRMD_1" start="1" description="Normal mode" />
        <Enum name="CEPWRMD_2" start="2" description="Ultra-low power mode" />
      </BitField>
      <BitField start="10" size="1" name="CEON" description="Comparator On">
        <Enum name="CEON_0" start="0" description="Off" />
        <Enum name="CEON_1" start="1" description="On" />
      </BitField>
      <BitField start="11" size="1" name="CEMRVL" description="This bit is valid of CEMRVS is set to 1">
        <Enum name="CEMRVL_0" start="0" description="VREF0 is selected if CERS = 00, 01, or 10" />
        <Enum name="CEMRVL_1" start="1" description="VREF1 is selected if CERS = 00, 01, or 10" />
      </BitField>
      <BitField start="12" size="1" name="CEMRVS" description="This bit defines if the comparator output selects between VREF0 or VREF1 if CERS = 00, 01, or 10.">
        <Enum name="CEMRVS_0" start="0" description="Comparator output state selects between VREF0 or VREF1" />
        <Enum name="CEMRVS_1" start="1" description="CEMRVL selects between VREF0 or VREF1" />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="CExCTL2" access="Read/Write" description="Comparator Control Register 2" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="CEREF0" description="Reference resistor tap 0">
        <Enum name="CEREF0_0" start="0" description="Reference resistor tap for setting 0." />
        <Enum name="CEREF0_1" start="1" description="Reference resistor tap for setting 1." />
        <Enum name="CEREF0_2" start="2" description="Reference resistor tap for setting 2." />
        <Enum name="CEREF0_3" start="3" description="Reference resistor tap for setting 3." />
        <Enum name="CEREF0_4" start="4" description="Reference resistor tap for setting 4." />
        <Enum name="CEREF0_5" start="5" description="Reference resistor tap for setting 5." />
        <Enum name="CEREF0_6" start="6" description="Reference resistor tap for setting 6." />
        <Enum name="CEREF0_7" start="7" description="Reference resistor tap for setting 7." />
        <Enum name="CEREF0_8" start="8" description="Reference resistor tap for setting 8." />
        <Enum name="CEREF0_9" start="9" description="Reference resistor tap for setting 9." />
        <Enum name="CEREF0_10" start="10" description="Reference resistor tap for setting 10." />
        <Enum name="CEREF0_11" start="11" description="Reference resistor tap for setting 11." />
        <Enum name="CEREF0_12" start="12" description="Reference resistor tap for setting 12." />
        <Enum name="CEREF0_13" start="13" description="Reference resistor tap for setting 13." />
        <Enum name="CEREF0_14" start="14" description="Reference resistor tap for setting 14." />
        <Enum name="CEREF0_15" start="15" description="Reference resistor tap for setting 15." />
        <Enum name="CEREF0_16" start="16" description="Reference resistor tap for setting 16." />
        <Enum name="CEREF0_17" start="17" description="Reference resistor tap for setting 17." />
        <Enum name="CEREF0_18" start="18" description="Reference resistor tap for setting 18." />
        <Enum name="CEREF0_19" start="19" description="Reference resistor tap for setting 19." />
        <Enum name="CEREF0_20" start="20" description="Reference resistor tap for setting 20." />
        <Enum name="CEREF0_21" start="21" description="Reference resistor tap for setting 21." />
        <Enum name="CEREF0_22" start="22" description="Reference resistor tap for setting 22." />
        <Enum name="CEREF0_23" start="23" description="Reference resistor tap for setting 23." />
        <Enum name="CEREF0_24" start="24" description="Reference resistor tap for setting 24." />
        <Enum name="CEREF0_25" start="25" description="Reference resistor tap for setting 25." />
        <Enum name="CEREF0_26" start="26" description="Reference resistor tap for setting 26." />
        <Enum name="CEREF0_27" start="27" description="Reference resistor tap for setting 27." />
        <Enum name="CEREF0_28" start="28" description="Reference resistor tap for setting 28." />
        <Enum name="CEREF0_29" start="29" description="Reference resistor tap for setting 29." />
        <Enum name="CEREF0_30" start="30" description="Reference resistor tap for setting 30." />
        <Enum name="CEREF0_31" start="31" description="Reference resistor tap for setting 31." />
      </BitField>
      <BitField start="5" size="1" name="CERSEL" description="Reference select">
        <Enum name="CERSEL_0" start="0" description="When CEEX = 0, VREF is applied to the V+ terminal; When CEEX = 1, VREF is applied to the V- terminal" />
        <Enum name="CERSEL_1" start="1" description="When CEEX = 0, VREF is applied to the V- terminal; When CEEX = 1, VREF is applied to the V+ terminal" />
      </BitField>
      <BitField start="6" size="2" name="CERS" description="Reference source">
        <Enum name="CERS_0" start="0" description="No current is drawn by the reference circuitry" />
        <Enum name="CERS_1" start="1" description="VCC applied to the resistor ladder" />
        <Enum name="CERS_2" start="2" description="Shared reference voltage applied to the resistor ladder" />
        <Enum name="CERS_3" start="3" description="Shared reference voltage supplied to V(CREF). Resistor ladder is off" />
      </BitField>
      <BitField start="8" size="5" name="CEREF1" description="Reference resistor tap 1">
        <Enum name="CEREF1_0" start="0" description="Reference resistor tap for setting 0." />
        <Enum name="CEREF1_1" start="1" description="Reference resistor tap for setting 1." />
        <Enum name="CEREF1_2" start="2" description="Reference resistor tap for setting 2." />
        <Enum name="CEREF1_3" start="3" description="Reference resistor tap for setting 3." />
        <Enum name="CEREF1_4" start="4" description="Reference resistor tap for setting 4." />
        <Enum name="CEREF1_5" start="5" description="Reference resistor tap for setting 5." />
        <Enum name="CEREF1_6" start="6" description="Reference resistor tap for setting 6." />
        <Enum name="CEREF1_7" start="7" description="Reference resistor tap for setting 7." />
        <Enum name="CEREF1_8" start="8" description="Reference resistor tap for setting 8." />
        <Enum name="CEREF1_9" start="9" description="Reference resistor tap for setting 9." />
        <Enum name="CEREF1_10" start="10" description="Reference resistor tap for setting 10." />
        <Enum name="CEREF1_11" start="11" description="Reference resistor tap for setting 11." />
        <Enum name="CEREF1_12" start="12" description="Reference resistor tap for setting 12." />
        <Enum name="CEREF1_13" start="13" description="Reference resistor tap for setting 13." />
        <Enum name="CEREF1_14" start="14" description="Reference resistor tap for setting 14." />
        <Enum name="CEREF1_15" start="15" description="Reference resistor tap for setting 15." />
        <Enum name="CEREF1_16" start="16" description="Reference resistor tap for setting 16." />
        <Enum name="CEREF1_17" start="17" description="Reference resistor tap for setting 17." />
        <Enum name="CEREF1_18" start="18" description="Reference resistor tap for setting 18." />
        <Enum name="CEREF1_19" start="19" description="Reference resistor tap for setting 19." />
        <Enum name="CEREF1_20" start="20" description="Reference resistor tap for setting 20." />
        <Enum name="CEREF1_21" start="21" description="Reference resistor tap for setting 21." />
        <Enum name="CEREF1_22" start="22" description="Reference resistor tap for setting 22." />
        <Enum name="CEREF1_23" start="23" description="Reference resistor tap for setting 23." />
        <Enum name="CEREF1_24" start="24" description="Reference resistor tap for setting 24." />
        <Enum name="CEREF1_25" start="25" description="Reference resistor tap for setting 25." />
        <Enum name="CEREF1_26" start="26" description="Reference resistor tap for setting 26." />
        <Enum name="CEREF1_27" start="27" description="Reference resistor tap for setting 27." />
        <Enum name="CEREF1_28" start="28" description="Reference resistor tap for setting 28." />
        <Enum name="CEREF1_29" start="29" description="Reference resistor tap for setting 29." />
        <Enum name="CEREF1_30" start="30" description="Reference resistor tap for setting 30." />
        <Enum name="CEREF1_31" start="31" description="Reference resistor tap for setting 31." />
      </BitField>
      <BitField start="13" size="2" name="CEREFL" description="Reference voltage level">
        <Enum name="CEREFL_0" start="0" description="Reference amplifier is disabled. No reference voltage is requested" />
        <Enum name="CEREFL_1" start="1" description="1.2 V is selected as shared reference voltage input" />
        <Enum name="CEREFL_2" start="2" description="2.0 V is selected as shared reference voltage input" />
        <Enum name="CEREFL_3" start="3" description="2.5 V is selected as shared reference voltage input" />
      </BitField>
      <BitField start="15" size="1" name="CEREFACC" description="Reference accuracy">
        <Enum name="CEREFACC_0" start="0" description="Static mode" />
        <Enum name="CEREFACC_1" start="1" description="Clocked (low power, low accuracy) mode" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="CExCTL3" access="Read/Write" description="Comparator Control Register 3" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="CEPD0" description="Port disable">
        <Enum name="CEPD0_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD0_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="1" size="1" name="CEPD1" description="Port disable">
        <Enum name="CEPD1_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD1_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="2" size="1" name="CEPD2" description="Port disable">
        <Enum name="CEPD2_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD2_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="3" size="1" name="CEPD3" description="Port disable">
        <Enum name="CEPD3_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD3_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="4" size="1" name="CEPD4" description="Port disable">
        <Enum name="CEPD4_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD4_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="5" size="1" name="CEPD5" description="Port disable">
        <Enum name="CEPD5_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD5_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="6" size="1" name="CEPD6" description="Port disable">
        <Enum name="CEPD6_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD6_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="7" size="1" name="CEPD7" description="Port disable">
        <Enum name="CEPD7_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD7_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="8" size="1" name="CEPD8" description="Port disable">
        <Enum name="CEPD8_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD8_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="9" size="1" name="CEPD9" description="Port disable">
        <Enum name="CEPD9_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD9_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="10" size="1" name="CEPD10" description="Port disable">
        <Enum name="CEPD10_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD10_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="11" size="1" name="CEPD11" description="Port disable">
        <Enum name="CEPD11_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD11_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="12" size="1" name="CEPD12" description="Port disable">
        <Enum name="CEPD12_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD12_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="13" size="1" name="CEPD13" description="Port disable">
        <Enum name="CEPD13_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD13_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="14" size="1" name="CEPD14" description="Port disable">
        <Enum name="CEPD14_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD14_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="15" size="1" name="CEPD15" description="Port disable">
        <Enum name="CEPD15_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD15_1" start="1" description="The input buffer is disabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="CExINT" access="Read/Write" description="Comparator Interrupt Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="CEIFG" description="Comparator output interrupt flag">
        <Enum name="CEIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CEIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="CEIIFG" description="Comparator output inverted interrupt flag">
        <Enum name="CEIIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CEIIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="CERDYIFG" description="Comparator ready interrupt flag">
        <Enum name="CERDYIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CERDYIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="CEIE" description="Comparator output interrupt enable">
        <Enum name="CEIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CEIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="CEIIE" description="Comparator output interrupt enable inverted polarity">
        <Enum name="CEIIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CEIIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="CERDYIE" description="Comparator ready interrupt enable">
        <Enum name="CERDYIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CERDYIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="CExIV" access="ReadOnly" description="Comparator Interrupt Vector Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CEIV" description="Comparator interrupt vector word register">
        <Enum name="CEIV_0" start="0" description="No interrupt pending" />
        <Enum name="CEIV_2" start="2" description="Interrupt Source: CEOUT interrupt; Interrupt Flag: CEIFG; Interrupt Priority: Highest" />
        <Enum name="CEIV_4" start="4" description="Interrupt Source: CEOUT interrupt inverted polarity; Interrupt Flag: CEIIFG" />
        <Enum name="CEIV_10" start="10" description="Interrupt Source: Comparator ready interrupt; Interrupt Flag: CERDYIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="COMP_E1" start="0x40003800" description="COMP_E1">
    <Register start="+0x0" size="2" name="CExCTL0" access="Read/Write" description="Comparator Control Register 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="4" name="CEIPSEL" description="Channel input selected for the V+ terminal">
        <Enum name="CEIPSEL_0" start="0" description="Channel 0 selected" />
        <Enum name="CEIPSEL_1" start="1" description="Channel 1 selected" />
        <Enum name="CEIPSEL_2" start="2" description="Channel 2 selected" />
        <Enum name="CEIPSEL_3" start="3" description="Channel 3 selected" />
        <Enum name="CEIPSEL_4" start="4" description="Channel 4 selected" />
        <Enum name="CEIPSEL_5" start="5" description="Channel 5 selected" />
        <Enum name="CEIPSEL_6" start="6" description="Channel 6 selected" />
        <Enum name="CEIPSEL_7" start="7" description="Channel 7 selected" />
        <Enum name="CEIPSEL_8" start="8" description="Channel 8 selected" />
        <Enum name="CEIPSEL_9" start="9" description="Channel 9 selected" />
        <Enum name="CEIPSEL_10" start="10" description="Channel 10 selected" />
        <Enum name="CEIPSEL_11" start="11" description="Channel 11 selected" />
        <Enum name="CEIPSEL_12" start="12" description="Channel 12 selected" />
        <Enum name="CEIPSEL_13" start="13" description="Channel 13 selected" />
        <Enum name="CEIPSEL_14" start="14" description="Channel 14 selected" />
        <Enum name="CEIPSEL_15" start="15" description="Channel 15 selected" />
      </BitField>
      <BitField start="7" size="1" name="CEIPEN" description="Channel input enable for the V+ terminal">
        <Enum name="CEIPEN_0" start="0" description="Selected analog input channel for V+ terminal is disabled" />
        <Enum name="CEIPEN_1" start="1" description="Selected analog input channel for V+ terminal is enabled" />
      </BitField>
      <BitField start="8" size="4" name="CEIMSEL" description="Channel input selected for the - terminal">
        <Enum name="CEIMSEL_0" start="0" description="Channel 0 selected" />
        <Enum name="CEIMSEL_1" start="1" description="Channel 1 selected" />
        <Enum name="CEIMSEL_2" start="2" description="Channel 2 selected" />
        <Enum name="CEIMSEL_3" start="3" description="Channel 3 selected" />
        <Enum name="CEIMSEL_4" start="4" description="Channel 4 selected" />
        <Enum name="CEIMSEL_5" start="5" description="Channel 5 selected" />
        <Enum name="CEIMSEL_6" start="6" description="Channel 6 selected" />
        <Enum name="CEIMSEL_7" start="7" description="Channel 7 selected" />
        <Enum name="CEIMSEL_8" start="8" description="Channel 8 selected" />
        <Enum name="CEIMSEL_9" start="9" description="Channel 9 selected" />
        <Enum name="CEIMSEL_10" start="10" description="Channel 10 selected" />
        <Enum name="CEIMSEL_11" start="11" description="Channel 11 selected" />
        <Enum name="CEIMSEL_12" start="12" description="Channel 12 selected" />
        <Enum name="CEIMSEL_13" start="13" description="Channel 13 selected" />
        <Enum name="CEIMSEL_14" start="14" description="Channel 14 selected" />
        <Enum name="CEIMSEL_15" start="15" description="Channel 15 selected" />
      </BitField>
      <BitField start="15" size="1" name="CEIMEN" description="Channel input enable for the - terminal">
        <Enum name="CEIMEN_0" start="0" description="Selected analog input channel for V- terminal is disabled" />
        <Enum name="CEIMEN_1" start="1" description="Selected analog input channel for V- terminal is enabled" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="CExCTL1" access="Read/Write" description="Comparator Control Register 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="CEOUT" description="Comparator output value" />
      <BitField start="1" size="1" name="CEOUTPOL" description="Comparator output polarity">
        <Enum name="CEOUTPOL_0" start="0" description="Noninverted" />
        <Enum name="CEOUTPOL_1" start="1" description="Inverted" />
      </BitField>
      <BitField start="2" size="1" name="CEF" description="Comparator output filter">
        <Enum name="CEF_0" start="0" description="Comparator output is not filtered" />
        <Enum name="CEF_1" start="1" description="Comparator output is filtered" />
      </BitField>
      <BitField start="3" size="1" name="CEIES" description="Interrupt edge select for CEIIFG and CEIFG">
        <Enum name="CEIES_0" start="0" description="Rising edge for CEIFG, falling edge for CEIIFG" />
        <Enum name="CEIES_1" start="1" description="Falling edge for CEIFG, rising edge for CEIIFG" />
      </BitField>
      <BitField start="4" size="1" name="CESHORT" description="Input short">
        <Enum name="CESHORT_0" start="0" description="Inputs not shorted" />
        <Enum name="CESHORT_1" start="1" description="Inputs shorted" />
      </BitField>
      <BitField start="5" size="1" name="CEEX" description="Exchange" />
      <BitField start="6" size="2" name="CEFDLY" description="Filter delay">
        <Enum name="CEFDLY_0" start="0" description="Typical filter delay of TBD (450) ns" />
        <Enum name="CEFDLY_1" start="1" description="Typical filter delay of TBD (900) ns" />
        <Enum name="CEFDLY_2" start="2" description="Typical filter delay of TBD (1800) ns" />
        <Enum name="CEFDLY_3" start="3" description="Typical filter delay of TBD (3600) ns" />
      </BitField>
      <BitField start="8" size="2" name="CEPWRMD" description="Power Mode">
        <Enum name="CEPWRMD_0" start="0" description="High-speed mode" />
        <Enum name="CEPWRMD_1" start="1" description="Normal mode" />
        <Enum name="CEPWRMD_2" start="2" description="Ultra-low power mode" />
      </BitField>
      <BitField start="10" size="1" name="CEON" description="Comparator On">
        <Enum name="CEON_0" start="0" description="Off" />
        <Enum name="CEON_1" start="1" description="On" />
      </BitField>
      <BitField start="11" size="1" name="CEMRVL" description="This bit is valid of CEMRVS is set to 1">
        <Enum name="CEMRVL_0" start="0" description="VREF0 is selected if CERS = 00, 01, or 10" />
        <Enum name="CEMRVL_1" start="1" description="VREF1 is selected if CERS = 00, 01, or 10" />
      </BitField>
      <BitField start="12" size="1" name="CEMRVS" description="This bit defines if the comparator output selects between VREF0 or VREF1 if CERS = 00, 01, or 10.">
        <Enum name="CEMRVS_0" start="0" description="Comparator output state selects between VREF0 or VREF1" />
        <Enum name="CEMRVS_1" start="1" description="CEMRVL selects between VREF0 or VREF1" />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="CExCTL2" access="Read/Write" description="Comparator Control Register 2" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="CEREF0" description="Reference resistor tap 0">
        <Enum name="CEREF0_0" start="0" description="Reference resistor tap for setting 0." />
        <Enum name="CEREF0_1" start="1" description="Reference resistor tap for setting 1." />
        <Enum name="CEREF0_2" start="2" description="Reference resistor tap for setting 2." />
        <Enum name="CEREF0_3" start="3" description="Reference resistor tap for setting 3." />
        <Enum name="CEREF0_4" start="4" description="Reference resistor tap for setting 4." />
        <Enum name="CEREF0_5" start="5" description="Reference resistor tap for setting 5." />
        <Enum name="CEREF0_6" start="6" description="Reference resistor tap for setting 6." />
        <Enum name="CEREF0_7" start="7" description="Reference resistor tap for setting 7." />
        <Enum name="CEREF0_8" start="8" description="Reference resistor tap for setting 8." />
        <Enum name="CEREF0_9" start="9" description="Reference resistor tap for setting 9." />
        <Enum name="CEREF0_10" start="10" description="Reference resistor tap for setting 10." />
        <Enum name="CEREF0_11" start="11" description="Reference resistor tap for setting 11." />
        <Enum name="CEREF0_12" start="12" description="Reference resistor tap for setting 12." />
        <Enum name="CEREF0_13" start="13" description="Reference resistor tap for setting 13." />
        <Enum name="CEREF0_14" start="14" description="Reference resistor tap for setting 14." />
        <Enum name="CEREF0_15" start="15" description="Reference resistor tap for setting 15." />
        <Enum name="CEREF0_16" start="16" description="Reference resistor tap for setting 16." />
        <Enum name="CEREF0_17" start="17" description="Reference resistor tap for setting 17." />
        <Enum name="CEREF0_18" start="18" description="Reference resistor tap for setting 18." />
        <Enum name="CEREF0_19" start="19" description="Reference resistor tap for setting 19." />
        <Enum name="CEREF0_20" start="20" description="Reference resistor tap for setting 20." />
        <Enum name="CEREF0_21" start="21" description="Reference resistor tap for setting 21." />
        <Enum name="CEREF0_22" start="22" description="Reference resistor tap for setting 22." />
        <Enum name="CEREF0_23" start="23" description="Reference resistor tap for setting 23." />
        <Enum name="CEREF0_24" start="24" description="Reference resistor tap for setting 24." />
        <Enum name="CEREF0_25" start="25" description="Reference resistor tap for setting 25." />
        <Enum name="CEREF0_26" start="26" description="Reference resistor tap for setting 26." />
        <Enum name="CEREF0_27" start="27" description="Reference resistor tap for setting 27." />
        <Enum name="CEREF0_28" start="28" description="Reference resistor tap for setting 28." />
        <Enum name="CEREF0_29" start="29" description="Reference resistor tap for setting 29." />
        <Enum name="CEREF0_30" start="30" description="Reference resistor tap for setting 30." />
        <Enum name="CEREF0_31" start="31" description="Reference resistor tap for setting 31." />
      </BitField>
      <BitField start="5" size="1" name="CERSEL" description="Reference select">
        <Enum name="CERSEL_0" start="0" description="When CEEX = 0, VREF is applied to the V+ terminal; When CEEX = 1, VREF is applied to the V- terminal" />
        <Enum name="CERSEL_1" start="1" description="When CEEX = 0, VREF is applied to the V- terminal; When CEEX = 1, VREF is applied to the V+ terminal" />
      </BitField>
      <BitField start="6" size="2" name="CERS" description="Reference source">
        <Enum name="CERS_0" start="0" description="No current is drawn by the reference circuitry" />
        <Enum name="CERS_1" start="1" description="VCC applied to the resistor ladder" />
        <Enum name="CERS_2" start="2" description="Shared reference voltage applied to the resistor ladder" />
        <Enum name="CERS_3" start="3" description="Shared reference voltage supplied to V(CREF). Resistor ladder is off" />
      </BitField>
      <BitField start="8" size="5" name="CEREF1" description="Reference resistor tap 1">
        <Enum name="CEREF1_0" start="0" description="Reference resistor tap for setting 0." />
        <Enum name="CEREF1_1" start="1" description="Reference resistor tap for setting 1." />
        <Enum name="CEREF1_2" start="2" description="Reference resistor tap for setting 2." />
        <Enum name="CEREF1_3" start="3" description="Reference resistor tap for setting 3." />
        <Enum name="CEREF1_4" start="4" description="Reference resistor tap for setting 4." />
        <Enum name="CEREF1_5" start="5" description="Reference resistor tap for setting 5." />
        <Enum name="CEREF1_6" start="6" description="Reference resistor tap for setting 6." />
        <Enum name="CEREF1_7" start="7" description="Reference resistor tap for setting 7." />
        <Enum name="CEREF1_8" start="8" description="Reference resistor tap for setting 8." />
        <Enum name="CEREF1_9" start="9" description="Reference resistor tap for setting 9." />
        <Enum name="CEREF1_10" start="10" description="Reference resistor tap for setting 10." />
        <Enum name="CEREF1_11" start="11" description="Reference resistor tap for setting 11." />
        <Enum name="CEREF1_12" start="12" description="Reference resistor tap for setting 12." />
        <Enum name="CEREF1_13" start="13" description="Reference resistor tap for setting 13." />
        <Enum name="CEREF1_14" start="14" description="Reference resistor tap for setting 14." />
        <Enum name="CEREF1_15" start="15" description="Reference resistor tap for setting 15." />
        <Enum name="CEREF1_16" start="16" description="Reference resistor tap for setting 16." />
        <Enum name="CEREF1_17" start="17" description="Reference resistor tap for setting 17." />
        <Enum name="CEREF1_18" start="18" description="Reference resistor tap for setting 18." />
        <Enum name="CEREF1_19" start="19" description="Reference resistor tap for setting 19." />
        <Enum name="CEREF1_20" start="20" description="Reference resistor tap for setting 20." />
        <Enum name="CEREF1_21" start="21" description="Reference resistor tap for setting 21." />
        <Enum name="CEREF1_22" start="22" description="Reference resistor tap for setting 22." />
        <Enum name="CEREF1_23" start="23" description="Reference resistor tap for setting 23." />
        <Enum name="CEREF1_24" start="24" description="Reference resistor tap for setting 24." />
        <Enum name="CEREF1_25" start="25" description="Reference resistor tap for setting 25." />
        <Enum name="CEREF1_26" start="26" description="Reference resistor tap for setting 26." />
        <Enum name="CEREF1_27" start="27" description="Reference resistor tap for setting 27." />
        <Enum name="CEREF1_28" start="28" description="Reference resistor tap for setting 28." />
        <Enum name="CEREF1_29" start="29" description="Reference resistor tap for setting 29." />
        <Enum name="CEREF1_30" start="30" description="Reference resistor tap for setting 30." />
        <Enum name="CEREF1_31" start="31" description="Reference resistor tap for setting 31." />
      </BitField>
      <BitField start="13" size="2" name="CEREFL" description="Reference voltage level">
        <Enum name="CEREFL_0" start="0" description="Reference amplifier is disabled. No reference voltage is requested" />
        <Enum name="CEREFL_1" start="1" description="1.2 V is selected as shared reference voltage input" />
        <Enum name="CEREFL_2" start="2" description="2.0 V is selected as shared reference voltage input" />
        <Enum name="CEREFL_3" start="3" description="2.5 V is selected as shared reference voltage input" />
      </BitField>
      <BitField start="15" size="1" name="CEREFACC" description="Reference accuracy">
        <Enum name="CEREFACC_0" start="0" description="Static mode" />
        <Enum name="CEREFACC_1" start="1" description="Clocked (low power, low accuracy) mode" />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="CExCTL3" access="Read/Write" description="Comparator Control Register 3" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="CEPD0" description="Port disable">
        <Enum name="CEPD0_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD0_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="1" size="1" name="CEPD1" description="Port disable">
        <Enum name="CEPD1_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD1_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="2" size="1" name="CEPD2" description="Port disable">
        <Enum name="CEPD2_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD2_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="3" size="1" name="CEPD3" description="Port disable">
        <Enum name="CEPD3_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD3_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="4" size="1" name="CEPD4" description="Port disable">
        <Enum name="CEPD4_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD4_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="5" size="1" name="CEPD5" description="Port disable">
        <Enum name="CEPD5_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD5_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="6" size="1" name="CEPD6" description="Port disable">
        <Enum name="CEPD6_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD6_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="7" size="1" name="CEPD7" description="Port disable">
        <Enum name="CEPD7_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD7_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="8" size="1" name="CEPD8" description="Port disable">
        <Enum name="CEPD8_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD8_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="9" size="1" name="CEPD9" description="Port disable">
        <Enum name="CEPD9_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD9_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="10" size="1" name="CEPD10" description="Port disable">
        <Enum name="CEPD10_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD10_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="11" size="1" name="CEPD11" description="Port disable">
        <Enum name="CEPD11_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD11_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="12" size="1" name="CEPD12" description="Port disable">
        <Enum name="CEPD12_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD12_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="13" size="1" name="CEPD13" description="Port disable">
        <Enum name="CEPD13_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD13_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="14" size="1" name="CEPD14" description="Port disable">
        <Enum name="CEPD14_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD14_1" start="1" description="The input buffer is disabled" />
      </BitField>
      <BitField start="15" size="1" name="CEPD15" description="Port disable">
        <Enum name="CEPD15_0" start="0" description="The input buffer is enabled" />
        <Enum name="CEPD15_1" start="1" description="The input buffer is disabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="CExINT" access="Read/Write" description="Comparator Interrupt Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="CEIFG" description="Comparator output interrupt flag">
        <Enum name="CEIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CEIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="CEIIFG" description="Comparator output inverted interrupt flag">
        <Enum name="CEIIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CEIIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="CERDYIFG" description="Comparator ready interrupt flag">
        <Enum name="CERDYIFG_0" start="0" description="No interrupt pending" />
        <Enum name="CERDYIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="CEIE" description="Comparator output interrupt enable">
        <Enum name="CEIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CEIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="CEIIE" description="Comparator output interrupt enable inverted polarity">
        <Enum name="CEIIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CEIIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="CERDYIE" description="Comparator ready interrupt enable">
        <Enum name="CERDYIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CERDYIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0xE" size="2" name="CExIV" access="ReadOnly" description="Comparator Interrupt Vector Word Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CEIV" description="Comparator interrupt vector word register">
        <Enum name="CEIV_0" start="0" description="No interrupt pending" />
        <Enum name="CEIV_2" start="2" description="Interrupt Source: CEOUT interrupt; Interrupt Flag: CEIFG; Interrupt Priority: Highest" />
        <Enum name="CEIV_4" start="4" description="Interrupt Source: CEOUT interrupt inverted polarity; Interrupt Flag: CEIIFG" />
        <Enum name="CEIV_10" start="10" description="Interrupt Source: Comparator ready interrupt; Interrupt Flag: CERDYIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="AES256" start="0x40003C00" description="AES256">
    <Register start="+0x0" size="2" name="AESACTL0" access="Read/Write" description="AES Accelerator Control Register 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="AESOPx" description="AES operation">
        <Enum name="AESOPx_0" start="0" description="Encryption" />
        <Enum name="AESOPx_1" start="1" description="Decryption. The provided key is the same key used for encryption" />
        <Enum name="AESOPx_2" start="2" description="Generate first round key required for decryption" />
        <Enum name="AESOPx_3" start="3" description="Decryption. The provided key is the first round key required for decryption" />
      </BitField>
      <BitField start="2" size="2" name="AESKLx" description="AES key length">
        <Enum name="AESKLx_0" start="0" description="AES128. The key size is 128 bit" />
        <Enum name="AESKLx_1" start="1" description="AES192. The key size is 192 bit." />
        <Enum name="AESKLx_2" start="2" description="AES256. The key size is 256 bit" />
      </BitField>
      <BitField start="5" size="2" name="AESCMx" description="AES cipher mode select">
        <Enum name="AESCMx_0" start="0" description="ECB" />
        <Enum name="AESCMx_1" start="1" description="CBC" />
        <Enum name="AESCMx_2" start="2" description="OFB" />
        <Enum name="AESCMx_3" start="3" description="CFB" />
      </BitField>
      <BitField start="7" size="1" name="AESSWRST" description="AES software reset">
        <Enum name="AESSWRST_0" start="0" description="No reset" />
        <Enum name="AESSWRST_1" start="1" description="Reset AES accelerator module" />
      </BitField>
      <BitField start="8" size="1" name="AESRDYIFG" description="AES ready interrupt flag">
        <Enum name="AESRDYIFG_0" start="0" description="No interrupt pending" />
        <Enum name="AESRDYIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="11" size="1" name="AESERRFG" description="AES error flag">
        <Enum name="AESERRFG_0" start="0" description="No error" />
        <Enum name="AESERRFG_1" start="1" description="Error occurred" />
      </BitField>
      <BitField start="12" size="1" name="AESRDYIE" description="AES ready interrupt enable">
        <Enum name="AESRDYIE_0" start="0" description="Interrupt disabled" />
        <Enum name="AESRDYIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="AESCMEN" description="AES cipher mode enable">
        <Enum name="AESCMEN_0" start="0" description="No DMA triggers are generated" />
        <Enum name="AESCMEN_1" start="1" description="DMA ciphermode support operation is enabled and the corresponding DMA triggers are generated" />
      </BitField>
    </Register>
    <Register start="+0x2" size="2" name="AESACTL1" access="Read/Write" description="AES Accelerator Control Register 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="AESBLKCNTx" description="Cipher Block Counter" />
    </Register>
    <Register start="+0x4" size="2" name="AESASTAT" access="Read/Write" description="AES Accelerator Status Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="AESBUSY" description="AES accelerator module busy">
        <Enum name="AESBUSY_0" start="0" description="Not busy" />
        <Enum name="AESBUSY_1" start="1" description="Busy" />
      </BitField>
      <BitField start="1" size="1" name="AESKEYWR" description="All 16 bytes written to AESAKEY">
        <Enum name="AESKEYWR_0" start="0" description="Not all bytes written" />
        <Enum name="AESKEYWR_1" start="1" description="All bytes written" />
      </BitField>
      <BitField start="2" size="1" name="AESDINWR" description="All 16 bytes written to AESADIN, AESAXDIN or AESAXIN">
        <Enum name="AESDINWR_0" start="0" description="Not all bytes written" />
        <Enum name="AESDINWR_1" start="1" description="All bytes written" />
      </BitField>
      <BitField start="3" size="1" name="AESDOUTRD" description="All 16 bytes read from AESADOUT">
        <Enum name="AESDOUTRD_0" start="0" description="Not all bytes read" />
        <Enum name="AESDOUTRD_1" start="1" description="All bytes read" />
      </BitField>
      <BitField start="4" size="4" name="AESKEYCNTx" description="Bytes written via AESAKEY for AESKLx=00, half-words written via AESAKEY" />
      <BitField start="8" size="4" name="AESDINCNTx" description="Bytes written via AESADIN, AESAXDIN or AESAXIN" />
      <BitField start="12" size="4" name="AESDOUTCNTx" description="Bytes read via AESADOUT" />
    </Register>
    <Register start="+0x6" size="2" name="AESAKEY" access="WriteOnly" description="AES Accelerator Key Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="AESKEY0x" description="AES key byte n when AESAKEY is written as half-word" />
      <BitField start="8" size="8" name="AESKEY1x" description="AES key byte n+1 when AESAKEY is written as half-word" />
    </Register>
    <Register start="+0x8" size="2" name="AESADIN" access="WriteOnly" description="AES Accelerator Data In Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="AESDIN0x" description="AES data in byte n when AESADIN is written as half-word" />
      <BitField start="8" size="8" name="AESDIN1x" description="AES data in byte n+1 when AESADIN is written as half-word" />
    </Register>
    <Register start="+0xA" size="2" name="AESADOUT" access="WriteOnly" description="AES Accelerator Data Out Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="AESDOUT0x" description="AES data out byte n when AESADOUT is read as half-word" />
      <BitField start="8" size="8" name="AESDOUT1x" description="AES data out byte n+1 when AESADOUT is read as half-word" />
    </Register>
    <Register start="+0xC" size="2" name="AESAXDIN" access="WriteOnly" description="AES Accelerator XORed Data In Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="AESXDIN0x" description="AES data in byte n when AESAXDIN is written as half-word" />
      <BitField start="8" size="8" name="AESXDIN1x" description="AES data in byte n+1 when AESAXDIN is written as half-word" />
    </Register>
    <Register start="+0xE" size="2" name="AESAXIN" access="WriteOnly" description="AES Accelerator XORed Data In Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="AESXIN0x" description="AES data in byte n when AESAXIN is written as half-word" />
      <BitField start="8" size="8" name="AESXIN1x" description="AES data in byte n+1 when AESAXIN is written as half-word" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CRC32" start="0x40004000" description="CRC32">
    <Register start="+0x0" size="2" name="CRC32DI" access="Read/Write" description="Data Input for CRC32 Signature Computation" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC32DI" description="Data input register" />
    </Register>
    <Register start="+0x4" size="2" name="CRC32DIRB" access="Read/Write" description="Data In Reverse for CRC32 Computation" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC32DIRB" description="Data input register reversed" />
    </Register>
    <Register start="+0x8" size="2" name="CRC32INIRES_LO" access="Read/Write" description="CRC32 Initialization and Result, lower 16 bits" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC32INIRES_LO" description="CRC32 initialization and result, lower 16 bits" />
    </Register>
    <Register start="+0xA" size="2" name="CRC32INIRES_HI" access="Read/Write" description="CRC32 Initialization and Result, upper 16 bits" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC32INIRES_HI" description="CRC32 initialization and result, upper 16 bits" />
    </Register>
    <Register start="+0xC" size="2" name="CRC32RESR_LO" access="Read/Write" description="CRC32 Result Reverse, lower 16 bits" reset_value="0x0000ffff" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC32RESR_LO" description="CRC32 reverse result, lower 16 bits" />
    </Register>
    <Register start="+0xE" size="2" name="CRC32RESR_HI" access="Read/Write" description="CRC32 Result Reverse, Upper 16 bits" reset_value="0x0000ffff" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC32RESR_HI" description="CRC32 reverse result, upper 16 bits" />
    </Register>
    <Register start="+0x10" size="2" name="CRC16DI" access="Read/Write" description="Data Input for CRC16 computation" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC16DI" description="CRC16 data in" />
    </Register>
    <Register start="+0x14" size="2" name="CRC16DIRB" access="Read/Write" description="CRC16 Data In Reverse" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC16DIRB" description="CRC16 data in reverse byte" />
    </Register>
    <Register start="+0x18" size="2" name="CRC16INIRES" access="Read/Write" description="CRC16 Initialization and Result register" reset_value="0x0000ffff" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC16INIRES" description="CRC16 initialization and result" />
    </Register>
    <Register start="+0x1E" size="2" name="CRC16RESR" access="Read/Write" description="CRC16 Result Reverse" reset_value="0x0000ffff" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="CRC16RESR" description="CRC16 reverse result" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC_C" start="0x40004400" description="RTC_C">
    <Register start="+0x0" size="2" name="RTCCTL0" access="Read/Write" description="RTCCTL0 Register" reset_value="0x00009608" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="RTCRDYIFG" description="Real-time clock ready interrupt flag">
        <Enum name="RTCRDYIFG_0" start="0" description="RTC cannot be read safely" />
        <Enum name="RTCRDYIFG_1" start="1" description="RTC can be read safely" />
      </BitField>
      <BitField start="1" size="1" name="RTCAIFG" description="Real-time clock alarm interrupt flag">
        <Enum name="RTCAIFG_0" start="0" description="No time event occurred" />
        <Enum name="RTCAIFG_1" start="1" description="Time event occurred" />
      </BitField>
      <BitField start="2" size="1" name="RTCTEVIFG" description="Real-time clock time event interrupt flag">
        <Enum name="RTCTEVIFG_0" start="0" description="No time event occurred" />
        <Enum name="RTCTEVIFG_1" start="1" description="Time event occurred" />
      </BitField>
      <BitField start="3" size="1" name="RTCOFIFG" description="32-kHz crystal oscillator fault interrupt flag">
        <Enum name="RTCOFIFG_0" start="0" description="No interrupt pending" />
        <Enum name="RTCOFIFG_1" start="1" description="Interrupt pending. A 32-kHz crystal oscillator fault occurred after last reset." />
      </BitField>
      <BitField start="4" size="1" name="RTCRDYIE" description="Real-time clock ready interrupt enable">
        <Enum name="RTCRDYIE_0" start="0" description="Interrupt not enabled" />
        <Enum name="RTCRDYIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="RTCAIE" description="Real-time clock alarm interrupt enable">
        <Enum name="RTCAIE_0" start="0" description="Interrupt not enabled" />
        <Enum name="RTCAIE_1" start="1" description="Interrupt enabled (LPM3/LPM3.5 wake-up enabled)" />
      </BitField>
      <BitField start="6" size="1" name="RTCTEVIE" description="Real-time clock time event interrupt enable">
        <Enum name="RTCTEVIE_0" start="0" description="Interrupt not enabled" />
        <Enum name="RTCTEVIE_1" start="1" description="Interrupt enabled (LPM3/LPM3.5 wake-up enabled)" />
      </BitField>
      <BitField start="7" size="1" name="RTCOFIE" description="32-kHz crystal oscillator fault interrupt enable">
        <Enum name="RTCOFIE_0" start="0" description="Interrupt not enabled" />
        <Enum name="RTCOFIE_1" start="1" description="Interrupt enabled (LPM3/LPM3.5 wake-up enabled)" />
      </BitField>
      <BitField start="8" size="8" name="RTCKEY" description="Real-time clock key" />
    </Register>
    <Register start="+0x2" size="2" name="RTCCTL13" access="Read/Write" description="RTCCTL13 Register" reset_value="0x00000070" reset_mask="0x0000ffff">
      <BitField start="0" size="2" name="RTCTEV" description="Real-time clock time event">
        <Enum name="RTCTEV_0" start="0" description="Minute changed" />
        <Enum name="RTCTEV_1" start="1" description="Hour changed" />
        <Enum name="RTCTEV_2" start="2" description="Every day at midnight (00:00)" />
        <Enum name="RTCTEV_3" start="3" description="Every day at noon (12:00)" />
      </BitField>
      <BitField start="2" size="2" name="RTCSSEL" description="Real-time clock source select">
        <Enum name="RTCSSEL_0" start="0" description="BCLK" />
      </BitField>
      <BitField start="4" size="1" name="RTCRDY" description="Real-time clock ready">
        <Enum name="RTCRDY_0" start="0" description="RTC time values in transition" />
        <Enum name="RTCRDY_1" start="1" description="RTC time values safe for reading. This bit indicates when the real-time clock time values are safe for reading." />
      </BitField>
      <BitField start="5" size="1" name="RTCMODE">
        <Enum name="RTCMODE_1" start="1" description="Calendar mode. Always reads a value of 1." />
      </BitField>
      <BitField start="6" size="1" name="RTCHOLD" description="Real-time clock hold">
        <Enum name="RTCHOLD_0" start="0" description="Real-time clock is operational" />
        <Enum name="RTCHOLD_1" start="1" description="When set, the calendar is stopped as well as the prescale counters, RT0PS and RT1PS are don't care" />
      </BitField>
      <BitField start="7" size="1" name="RTCBCD" description="Real-time clock BCD select">
        <Enum name="RTCBCD_0" start="0" description="Binary (hexadecimal) code selected" />
        <Enum name="RTCBCD_1" start="1" description="Binary coded decimal (BCD) code selected" />
      </BitField>
      <BitField start="8" size="2" name="RTCCALF" description="Real-time clock calibration frequency">
        <Enum name="RTCCALF_0" start="0" description="No frequency output to RTCCLK pin" />
        <Enum name="RTCCALF_1" start="1" description="512 Hz" />
        <Enum name="RTCCALF_2" start="2" description="256 Hz" />
        <Enum name="RTCCALF_3" start="3" description="1 Hz" />
      </BitField>
    </Register>
    <Register start="+0x4" size="2" name="RTCOCAL" access="Read/Write" description="RTCOCAL Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="RTCOCAL" description="Real-time clock offset error calibration" />
      <BitField start="15" size="1" name="RTCOCALS" description="Real-time clock offset error calibration sign">
        <Enum name="RTCOCALS_0" start="0" description="Down calibration. Frequency adjusted down." />
        <Enum name="RTCOCALS_1" start="1" description="Up calibration. Frequency adjusted up." />
      </BitField>
    </Register>
    <Register start="+0x6" size="2" name="RTCTCMP" access="Read/Write" description="RTCTCMP Register" reset_value="0x00004000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="RTCTCMP" description="Real-time clock temperature compensation" />
      <BitField start="13" size="1" name="RTCTCOK" description="Real-time clock temperature compensation write OK">
        <Enum name="RTCTCOK_0" start="0" description="Write to RTCTCMPx is unsuccessful" />
        <Enum name="RTCTCOK_1" start="1" description="Write to RTCTCMPx is successful" />
      </BitField>
      <BitField start="14" size="1" name="RTCTCRDY" description="Real-time clock temperature compensation ready" />
      <BitField start="15" size="1" name="RTCTCMPS" description="Real-time clock temperature compensation sign">
        <Enum name="RTCTCMPS_0" start="0" description="Down calibration. Frequency adjusted down" />
        <Enum name="RTCTCMPS_1" start="1" description="Up calibration. Frequency adjusted up" />
      </BitField>
    </Register>
    <Register start="+0x8" size="2" name="RTCPS0CTL" access="Read/Write" description="Real-Time Clock Prescale Timer 0 Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="RT0PSIFG" description="Prescale timer 0 interrupt flag">
        <Enum name="RT0PSIFG_0" start="0" description="No time event occurred" />
        <Enum name="RT0PSIFG_1" start="1" description="Time event occurred" />
      </BitField>
      <BitField start="1" size="1" name="RT0PSIE" description="Prescale timer 0 interrupt enable">
        <Enum name="RT0PSIE_0" start="0" description="Interrupt not enabled" />
        <Enum name="RT0PSIE_1" start="1" description="Interrupt enabled (LPM3/LPM3.5 wake-up enabled)" />
      </BitField>
      <BitField start="2" size="3" name="RT0IP" description="Prescale timer 0 interrupt interval">
        <Enum name="RT0IP_0" start="0" description="Divide by 2" />
        <Enum name="RT0IP_1" start="1" description="Divide by 4" />
        <Enum name="RT0IP_2" start="2" description="Divide by 8" />
        <Enum name="RT0IP_3" start="3" description="Divide by 16" />
        <Enum name="RT0IP_4" start="4" description="Divide by 32" />
        <Enum name="RT0IP_5" start="5" description="Divide by 64" />
        <Enum name="RT0IP_6" start="6" description="Divide by 128" />
        <Enum name="RT0IP_7" start="7" description="Divide by 256" />
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="RTCPS1CTL" access="Read/Write" description="Real-Time Clock Prescale Timer 1 Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="RT1PSIFG" description="Prescale timer 1 interrupt flag">
        <Enum name="RT1PSIFG_0" start="0" description="No time event occurred" />
        <Enum name="RT1PSIFG_1" start="1" description="Time event occurred" />
      </BitField>
      <BitField start="1" size="1" name="RT1PSIE" description="Prescale timer 1 interrupt enable">
        <Enum name="RT1PSIE_0" start="0" description="Interrupt not enabled" />
        <Enum name="RT1PSIE_1" start="1" description="Interrupt enabled (LPM3/LPM3.5 wake-up enabled)" />
      </BitField>
      <BitField start="2" size="3" name="RT1IP" description="Prescale timer 1 interrupt interval">
        <Enum name="RT1IP_0" start="0" description="Divide by 2" />
        <Enum name="RT1IP_1" start="1" description="Divide by 4" />
        <Enum name="RT1IP_2" start="2" description="Divide by 8" />
        <Enum name="RT1IP_3" start="3" description="Divide by 16" />
        <Enum name="RT1IP_4" start="4" description="Divide by 32" />
        <Enum name="RT1IP_5" start="5" description="Divide by 64" />
        <Enum name="RT1IP_6" start="6" description="Divide by 128" />
        <Enum name="RT1IP_7" start="7" description="Divide by 256" />
      </BitField>
    </Register>
    <Register start="+0xC" size="2" name="RTCPS" access="Read/Write" description="Real-Time Clock Prescale Timer Counter Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="RT0PS" description="Prescale timer 0 counter value" />
      <BitField start="8" size="8" name="RT1PS" description="Prescale timer 1 counter value" />
    </Register>
    <Register start="+0xE" size="2" name="RTCIV" access="ReadOnly" description="Real-Time Clock Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="RTCIV" description="Real-time clock interrupt vector value">
        <Enum name="RTCIV_0" start="0" description="No interrupt pending" />
        <Enum name="RTCIV_2" start="2" description="Interrupt Source: RTC oscillator failure; Interrupt Flag: RTCOFIFG; Interrupt Priority: Highest" />
        <Enum name="RTCIV_4" start="4" description="Interrupt Source: RTC ready; Interrupt Flag: RTCRDYIFG" />
        <Enum name="RTCIV_6" start="6" description="Interrupt Source: RTC interval timer; Interrupt Flag: RTCTEVIFG" />
        <Enum name="RTCIV_8" start="8" description="Interrupt Source: RTC user alarm; Interrupt Flag: RTCAIFG" />
        <Enum name="RTCIV_10" start="10" description="Interrupt Source: RTC prescaler 0; Interrupt Flag: RT0PSIFG" />
        <Enum name="RTCIV_12" start="12" description="Interrupt Source: RTC prescaler 1; Interrupt Flag: RT1PSIFG" />
      </BitField>
    </Register>
    <Register start="+0x10" size="2" name="RTCTIM0" access="Read/Write" description="RTCTIM0 Register  Hexadecimal Format" reset_value="0x00000000" reset_mask="0x0000c0c0">
      <BitField start="0" size="6" name="Seconds" description="Seconds (0 to 59)" />
      <BitField start="8" size="6" name="Minutes" description="Minutes (0 to 59)" />
    </Register>
    <Register start="+0x12" size="2" name="RTCTIM1" access="Read/Write" description="Real-Time Clock Hour, Day of Week" reset_value="0x00000000" reset_mask="0x0000f8e0">
      <BitField start="0" size="5" name="Hours" description="Hours (0 to 23)" />
      <BitField start="8" size="3" name="DayofWeek" description="Day of week (0 to 6)" />
    </Register>
    <Register start="+0x14" size="2" name="RTCDATE" access="Read/Write" description="RTCDATE - Hexadecimal Format" reset_value="0x00000000" reset_mask="0x0000f0e0">
      <BitField start="0" size="5" name="Day" description="Day of month (1 to 28, 29, 30, 31)" />
      <BitField start="8" size="4" name="Month" description="Month (1 to 12)" />
    </Register>
    <Register start="+0x16" size="2" name="RTCYEAR" access="Read/Write" description="RTCYEAR Register  Hexadecimal Format" reset_value="0x00000000" reset_mask="0x0000f000">
      <BitField start="0" size="8" name="YearLowByte" description="Year  low byte. Valid values for Year are 0 to 4095." />
      <BitField start="8" size="4" name="YearHighByte" description="Year  high byte. Valid values for Year are 0 to 4095." />
    </Register>
    <Register start="+0x18" size="2" name="RTCAMINHR" access="Read/Write" description="RTCMINHR - Hexadecimal Format" reset_value="0x00000000" reset_mask="0x00006040">
      <BitField start="0" size="6" name="Minutes" description="Minutes (0 to 59)" />
      <BitField start="7" size="1" name="MINAE" description="Alarm enable" />
      <BitField start="8" size="5" name="Hours" description="Hours (0 to 23)" />
      <BitField start="15" size="1" name="HOURAE" description="Alarm enable" />
    </Register>
    <Register start="+0x1A" size="2" name="RTCADOWDAY" access="Read/Write" description="RTCADOWDAY - Hexadecimal Format" reset_value="0x00000000" reset_mask="0x00006078">
      <BitField start="0" size="3" name="DayofWeek" description="Day of week (0 to 6)" />
      <BitField start="7" size="1" name="DOWAE" description="Alarm enable" />
      <BitField start="8" size="5" name="DayofMonth" description="Day of month (1 to 28, 29, 30, 31)" />
      <BitField start="15" size="1" name="DAYAE" description="Alarm enable" />
    </Register>
    <Register start="+0x1C" size="2" name="RTCBIN2BCD" access="Read/Write" description="Binary-to-BCD Conversion Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="BIN2BCD" description="bin to bcd conversion" />
    </Register>
    <Register start="+0x1E" size="2" name="RTCBCD2BIN" access="Read/Write" description="BCD-to-Binary Conversion Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="BCD2BIN" description="bcd to bin conversion" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="WDT_A" start="0x40004800" description="WDT_A">
    <Register start="+0xC" size="2" name="WDTCTL" access="Read/Write" description="Watchdog Timer Control Register" reset_value="0x00006904" reset_mask="0x0000ffff">
      <BitField start="0" size="3" name="WDTIS" description="Watchdog timer interval select">
        <Enum name="WDTIS_0" start="0" description="Watchdog clock source / (2^(31)) (18:12:16 at 32.768 kHz)" />
        <Enum name="WDTIS_1" start="1" description="Watchdog clock source /(2^(27)) (01:08:16 at 32.768 kHz)" />
        <Enum name="WDTIS_2" start="2" description="Watchdog clock source /(2^(23)) (00:04:16 at 32.768 kHz)" />
        <Enum name="WDTIS_3" start="3" description="Watchdog clock source /(2^(19)) (00:00:16 at 32.768 kHz)" />
        <Enum name="WDTIS_4" start="4" description="Watchdog clock source /(2^(15)) (1 s at 32.768 kHz)" />
        <Enum name="WDTIS_5" start="5" description="Watchdog clock source / (2^(13)) (250 ms at 32.768 kHz)" />
        <Enum name="WDTIS_6" start="6" description="Watchdog clock source / (2^(9)) (15.625 ms at 32.768 kHz)" />
        <Enum name="WDTIS_7" start="7" description="Watchdog clock source / (2^(6)) (1.95 ms at 32.768 kHz)" />
      </BitField>
      <BitField start="3" size="1" name="WDTCNTCL" description="Watchdog timer counter clear">
        <Enum name="WDTCNTCL_0" start="0" description="No action" />
        <Enum name="WDTCNTCL_1" start="1" description="WDTCNT = 0000h" />
      </BitField>
      <BitField start="4" size="1" name="WDTTMSEL" description="Watchdog timer mode select">
        <Enum name="WDTTMSEL_0" start="0" description="Watchdog mode" />
        <Enum name="WDTTMSEL_1" start="1" description="Interval timer mode" />
      </BitField>
      <BitField start="5" size="2" name="WDTSSEL" description="Watchdog timer clock source select">
        <Enum name="WDTSSEL_0" start="0" description="SMCLK" />
        <Enum name="WDTSSEL_1" start="1" description="ACLK" />
        <Enum name="WDTSSEL_2" start="2" description="VLOCLK" />
        <Enum name="WDTSSEL_3" start="3" description="BCLK" />
      </BitField>
      <BitField start="7" size="1" name="WDTHOLD" description="Watchdog timer hold">
        <Enum name="WDTHOLD_0" start="0" description="Watchdog timer is not stopped" />
        <Enum name="WDTHOLD_1" start="1" description="Watchdog timer is stopped" />
      </BitField>
      <BitField start="8" size="8" name="WDTPW" description="Watchdog timer password" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DIO" start="0x40004C00" description="DIO">
    <Register start="+0x0" size="2" name="PAIN" access="ReadOnly" description="Port A Input" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P1IN" description="Port 1 Input" />
      <BitField start="8" size="8" name="P2IN" description="Port 2 Input" />
    </Register>
    <Register start="+0x2" size="2" name="PAOUT" access="Read/Write" description="Port A Output" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="8" size="8" name="P2OUT" description="Port 2 Output" />
      <BitField start="0" size="8" name="P1OUT" description="Port 1 Output" />
    </Register>
    <Register start="+0x4" size="2" name="PADIR" access="Read/Write" description="Port A Direction" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1DIR" description="Port 1 Direction" />
      <BitField start="8" size="8" name="P2DIR" description="Port 2 Direction" />
    </Register>
    <Register start="+0x6" size="2" name="PAREN" access="Read/Write" description="Port A Resistor Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1REN" description="Port 1 Resistor Enable" />
      <BitField start="8" size="8" name="P2REN" description="Port 2 Resistor Enable" />
    </Register>
    <Register start="+0x8" size="2" name="PADS" access="Read/Write" description="Port A Drive Strength">
      <BitField start="0" size="8" name="P1DS" description="Port 1 Drive Strength" />
      <BitField start="8" size="8" name="P2DS" description="Port 2 Drive Strength" />
    </Register>
    <Register start="+0xA" size="2" name="PASEL0" access="Read/Write" description="Port A Select 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1SEL0" description="Port 1 Select 0" />
      <BitField start="8" size="8" name="P2SEL0" description="Port 2 Select 0" />
    </Register>
    <Register start="+0xC" size="2" name="PASEL1" access="Read/Write" description="Port A Select 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1SEL1" description="Port 1 Select 1" />
      <BitField start="8" size="8" name="P2SEL1" description="Port 2 Select 1" />
    </Register>
    <Register start="+0xE" size="2" name="P1IV" access="ReadOnly" description="Port 1 Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="P1IV" description="Port 1 interrupt vector value">
        <Enum name="P1IV_0" start="0" description="No interrupt pending" />
        <Enum name="P1IV_2" start="2" description="Interrupt Source: Port 1.0 interrupt; Interrupt Flag: P1IFG0; Interrupt Priority: Highest" />
        <Enum name="P1IV_4" start="4" description="Interrupt Source: Port 1.1 interrupt; Interrupt Flag: P1IFG1" />
        <Enum name="P1IV_6" start="6" description="Interrupt Source: Port 1.2 interrupt; Interrupt Flag: P1IFG2" />
        <Enum name="P1IV_8" start="8" description="Interrupt Source: Port 1.3 interrupt; Interrupt Flag: P1IFG3" />
        <Enum name="P1IV_10" start="10" description="Interrupt Source: Port 1.4 interrupt; Interrupt Flag: P1IFG4" />
        <Enum name="P1IV_12" start="12" description="Interrupt Source: Port 1.5 interrupt; Interrupt Flag: P1IFG5" />
        <Enum name="P1IV_14" start="14" description="Interrupt Source: Port 1.6 interrupt; Interrupt Flag: P1IFG6" />
        <Enum name="P1IV_16" start="16" description="Interrupt Source: Port 1.7 interrupt; Interrupt Flag: P1IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x16" size="2" name="PASELC" access="Read/Write" description="Port A Complement Select" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1SELC" description="Port 1 Complement Select" />
      <BitField start="8" size="8" name="P2SELC" description="Port 2 Complement Select" />
    </Register>
    <Register start="+0x18" size="2" name="PAIES" access="Read/Write" description="Port A Interrupt Edge Select" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P1IES" description="Port 1 Interrupt Edge Select" />
      <BitField start="8" size="8" name="P2IES" description="Port 2 Interrupt Edge Select" />
    </Register>
    <Register start="+0x1A" size="2" name="PAIE" access="Read/Write" description="Port A Interrupt Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1IE" description="Port 1 Interrupt Enable" />
      <BitField start="8" size="8" name="P2IE" description="Port 2 Interrupt Enable" />
    </Register>
    <Register start="+0x1C" size="2" name="PAIFG" access="Read/Write" description="Port A Interrupt Flag" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P1IFG" description="Port 1 Interrupt Flag" />
      <BitField start="8" size="8" name="P2IFG" description="Port 2 Interrupt Flag" />
    </Register>
    <Register start="+0x1E" size="2" name="P2IV" access="ReadOnly" description="Port 2 Interrupt Vector Register">
      <BitField start="0" size="5" name="P2IV" description="Port 2 interrupt vector value">
        <Enum name="P2IV_0" start="0" description="No interrupt pending" />
        <Enum name="P2IV_2" start="2" description="Interrupt Source: Port 2.0 interrupt; Interrupt Flag: P2IFG0; Interrupt Priority: Highest" />
        <Enum name="P2IV_4" start="4" description="Interrupt Source: Port 2.1 interrupt; Interrupt Flag: P2IFG1" />
        <Enum name="P2IV_6" start="6" description="Interrupt Source: Port 2.2 interrupt; Interrupt Flag: P2IFG2" />
        <Enum name="P2IV_8" start="8" description="Interrupt Source: Port 2.3 interrupt; Interrupt Flag: P2IFG3" />
        <Enum name="P2IV_10" start="10" description="Interrupt Source: Port 2.4 interrupt; Interrupt Flag: P2IFG4" />
        <Enum name="P2IV_12" start="12" description="Interrupt Source: Port 2.5 interrupt; Interrupt Flag: P2IFG5" />
        <Enum name="P2IV_14" start="14" description="Interrupt Source: Port 2.6 interrupt; Interrupt Flag: P2IFG6" />
        <Enum name="P2IV_16" start="16" description="Interrupt Source: Port 2.7 interrupt; Interrupt Flag: P2IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x20" size="2" name="PBIN" access="ReadOnly" description="Port B Input" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P3IN" description="Port 3 Input" />
      <BitField start="8" size="8" name="P4IN" description="Port 4 Input" />
    </Register>
    <Register start="+0x22" size="2" name="PBOUT" access="Read/Write" description="Port B Output" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P3OUT" description="Port 3 Output" />
      <BitField start="8" size="8" name="P4OUT" description="Port 4 Output" />
    </Register>
    <Register start="+0x24" size="2" name="PBDIR" access="Read/Write" description="Port B Direction" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P3DIR" description="Port 3 Direction" />
      <BitField start="8" size="8" name="P4DIR" description="Port 4 Direction" />
    </Register>
    <Register start="+0x26" size="2" name="PBREN" access="Read/Write" description="Port B Resistor Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P3REN" description="Port 3 Resistor Enable" />
      <BitField start="8" size="8" name="P4REN" description="Port 4 Resistor Enable" />
    </Register>
    <Register start="+0x28" size="2" name="PBDS" access="Read/Write" description="Port B Drive Strength">
      <BitField start="0" size="8" name="P3DS" description="Port 3 Drive Strength" />
      <BitField start="8" size="8" name="P4DS" description="Port 4 Drive Strength" />
    </Register>
    <Register start="+0x2A" size="2" name="PBSEL0" access="Read/Write" description="Port B Select 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="8" size="8" name="P4SEL0" description="Port 4 Select 0" />
      <BitField start="0" size="8" name="P3SEL0" description="Port 3 Select 0" />
    </Register>
    <Register start="+0x2C" size="2" name="PBSEL1" access="Read/Write" description="Port B Select 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P3SEL1" description="Port 3 Select 1" />
      <BitField start="8" size="8" name="P4SEL1" description="Port 4 Select 1" />
    </Register>
    <Register start="+0x2E" size="2" name="P3IV" access="ReadOnly" description="Port 3 Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="P3IV" description="Port 3 interrupt vector value">
        <Enum name="P3IV_0" start="0" description="No interrupt pending" />
        <Enum name="P3IV_2" start="2" description="Interrupt Source: Port 3.0 interrupt; Interrupt Flag: P3IFG0; Interrupt Priority: Highest" />
        <Enum name="P3IV_4" start="4" description="Interrupt Source: Port 3.1 interrupt; Interrupt Flag: P3IFG1" />
        <Enum name="P3IV_6" start="6" description="Interrupt Source: Port 3.2 interrupt; Interrupt Flag: P3IFG2" />
        <Enum name="P3IV_8" start="8" description="Interrupt Source: Port 3.3 interrupt; Interrupt Flag: P3IFG3" />
        <Enum name="P3IV_10" start="10" description="Interrupt Source: Port 3.4 interrupt; Interrupt Flag: P3IFG4" />
        <Enum name="P3IV_12" start="12" description="Interrupt Source: Port 3.5 interrupt; Interrupt Flag: P3IFG5" />
        <Enum name="P3IV_14" start="14" description="Interrupt Source: Port 3.6 interrupt; Interrupt Flag: P3IFG6" />
        <Enum name="P3IV_16" start="16" description="Interrupt Source: Port 3.7 interrupt; Interrupt Flag: P3IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x36" size="2" name="PBSELC" access="Read/Write" description="Port B Complement Select" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P3SELC" description="Port 3 Complement Select" />
      <BitField start="8" size="8" name="P4SELC" description="Port 4 Complement Select" />
    </Register>
    <Register start="+0x38" size="2" name="PBIES" access="Read/Write" description="Port B Interrupt Edge Select" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P3IES" description="Port 3 Interrupt Edge Select" />
      <BitField start="8" size="8" name="P4IES" description="Port 4 Interrupt Edge Select" />
    </Register>
    <Register start="+0x3A" size="2" name="PBIE" access="Read/Write" description="Port B Interrupt Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P3IE" description="Port 3 Interrupt Enable" />
      <BitField start="8" size="8" name="P4IE" description="Port 4 Interrupt Enable" />
    </Register>
    <Register start="+0x3C" size="2" name="PBIFG" access="Read/Write" description="Port B Interrupt Flag" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P3IFG" description="Port 3 Interrupt Flag" />
      <BitField start="8" size="8" name="P4IFG" description="Port 4 Interrupt Flag" />
    </Register>
    <Register start="+0x3E" size="2" name="P4IV" access="ReadOnly" description="Port 4 Interrupt Vector Register">
      <BitField start="0" size="5" name="P4IV" description="Port 4 interrupt vector value">
        <Enum name="P4IV_0" start="0" description="No interrupt pending" />
        <Enum name="P4IV_2" start="2" description="Interrupt Source: Port 4.0 interrupt; Interrupt Flag: P4IFG0; Interrupt Priority: Highest" />
        <Enum name="P4IV_4" start="4" description="Interrupt Source: Port 4.1 interrupt; Interrupt Flag: P4IFG1" />
        <Enum name="P4IV_6" start="6" description="Interrupt Source: Port 4.2 interrupt; Interrupt Flag: P4IFG2" />
        <Enum name="P4IV_8" start="8" description="Interrupt Source: Port 4.3 interrupt; Interrupt Flag: P4IFG3" />
        <Enum name="P4IV_10" start="10" description="Interrupt Source: Port 4.4 interrupt; Interrupt Flag: P4IFG4" />
        <Enum name="P4IV_12" start="12" description="Interrupt Source: Port 4.5 interrupt; Interrupt Flag: P4IFG5" />
        <Enum name="P4IV_14" start="14" description="Interrupt Source: Port 4.6 interrupt; Interrupt Flag: P4IFG6" />
        <Enum name="P4IV_16" start="16" description="Interrupt Source: Port 4.7 interrupt; Interrupt Flag: P4IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x40" size="2" name="PCIN" access="ReadOnly" description="Port C Input" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P5IN" description="Port 5 Input" />
      <BitField start="8" size="8" name="P6IN" description="Port 6 Input" />
    </Register>
    <Register start="+0x42" size="2" name="PCOUT" access="Read/Write" description="Port C Output" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P5OUT" description="Port 5 Output" />
      <BitField start="8" size="8" name="P6OUT" description="Port 6 Output" />
    </Register>
    <Register start="+0x44" size="2" name="PCDIR" access="Read/Write" description="Port C Direction" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5DIR" description="Port 5 Direction" />
      <BitField start="8" size="8" name="P6DIR" description="Port 6 Direction" />
    </Register>
    <Register start="+0x46" size="2" name="PCREN" access="Read/Write" description="Port C Resistor Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5REN" description="Port 5 Resistor Enable" />
      <BitField start="8" size="8" name="P6REN" description="Port 6 Resistor Enable" />
    </Register>
    <Register start="+0x48" size="2" name="PCDS" access="Read/Write" description="Port C Drive Strength">
      <BitField start="0" size="8" name="P5DS" description="Port 5 Drive Strength" />
      <BitField start="8" size="8" name="P6DS" description="Port 6 Drive Strength" />
    </Register>
    <Register start="+0x4A" size="2" name="PCSEL0" access="Read/Write" description="Port C Select 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5SEL0" description="Port 5 Select 0" />
      <BitField start="8" size="8" name="P6SEL0" description="Port 6 Select 0" />
    </Register>
    <Register start="+0x4C" size="2" name="PCSEL1" access="Read/Write" description="Port C Select 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5SEL1" description="Port 5 Select 1" />
      <BitField start="8" size="8" name="P6SEL1" description="Port 6 Select 1" />
    </Register>
    <Register start="+0x4E" size="2" name="P5IV" access="ReadOnly" description="Port 5 Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="P5IV" description="Port 5 interrupt vector value">
        <Enum name="P5IV_0" start="0" description="No interrupt pending" />
        <Enum name="P5IV_2" start="2" description="Interrupt Source: Port 5.0 interrupt; Interrupt Flag: P5IFG0; Interrupt Priority: Highest" />
        <Enum name="P5IV_4" start="4" description="Interrupt Source: Port 5.1 interrupt; Interrupt Flag: P5IFG1" />
        <Enum name="P5IV_6" start="6" description="Interrupt Source: Port 5.2 interrupt; Interrupt Flag: P5IFG2" />
        <Enum name="P5IV_8" start="8" description="Interrupt Source: Port 5.3 interrupt; Interrupt Flag: P5IFG3" />
        <Enum name="P5IV_10" start="10" description="Interrupt Source: Port 5.4 interrupt; Interrupt Flag: P5IFG4" />
        <Enum name="P5IV_12" start="12" description="Interrupt Source: Port 5.5 interrupt; Interrupt Flag: P5IFG5" />
        <Enum name="P5IV_14" start="14" description="Interrupt Source: Port 5.6 interrupt; Interrupt Flag: P5IFG6" />
        <Enum name="P5IV_16" start="16" description="Interrupt Source: Port 5.7 interrupt; Interrupt Flag: P5IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x56" size="2" name="PCSELC" access="Read/Write" description="Port C Complement Select" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5SELC" description="Port 5 Complement Select" />
      <BitField start="8" size="8" name="P6SELC" description="Port 6 Complement Select" />
    </Register>
    <Register start="+0x58" size="2" name="PCIES" access="Read/Write" description="Port C Interrupt Edge Select" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P5IES" description="Port 5 Interrupt Edge Select" />
      <BitField start="8" size="8" name="P6IES" description="Port 6 Interrupt Edge Select" />
    </Register>
    <Register start="+0x5A" size="2" name="PCIE" access="Read/Write" description="Port C Interrupt Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5IE" description="Port 5 Interrupt Enable" />
      <BitField start="8" size="8" name="P6IE" description="Port 6 Interrupt Enable" />
    </Register>
    <Register start="+0x5C" size="2" name="PCIFG" access="Read/Write" description="Port C Interrupt Flag" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P5IFG" description="Port 5 Interrupt Flag" />
      <BitField start="8" size="8" name="P6IFG" description="Port 6 Interrupt Flag" />
    </Register>
    <Register start="+0x5E" size="2" name="P6IV" access="ReadOnly" description="Port 6 Interrupt Vector Register">
      <BitField start="0" size="5" name="P6IV" description="Port 6 interrupt vector value">
        <Enum name="P6IV_0" start="0" description="No interrupt pending" />
        <Enum name="P6IV_2" start="2" description="Interrupt Source: Port 6.0 interrupt; Interrupt Flag: P6IFG0; Interrupt Priority: Highest" />
        <Enum name="P6IV_4" start="4" description="Interrupt Source: Port 6.1 interrupt; Interrupt Flag: P6IFG1" />
        <Enum name="P6IV_6" start="6" description="Interrupt Source: Port 6.2 interrupt; Interrupt Flag: P6IFG2" />
        <Enum name="P6IV_8" start="8" description="Interrupt Source: Port 6.3 interrupt; Interrupt Flag: P6IFG3" />
        <Enum name="P6IV_10" start="10" description="Interrupt Source: Port 6.4 interrupt; Interrupt Flag: P6IFG4" />
        <Enum name="P6IV_12" start="12" description="Interrupt Source: Port 6.5 interrupt; Interrupt Flag: P6IFG5" />
        <Enum name="P6IV_14" start="14" description="Interrupt Source: Port 6.6 interrupt; Interrupt Flag: P6IFG6" />
        <Enum name="P6IV_16" start="16" description="Interrupt Source: Port 6.7 interrupt; Interrupt Flag: P6IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x60" size="2" name="PDIN" access="ReadOnly" description="Port D Input" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P7IN" description="Port 7 Input" />
      <BitField start="8" size="8" name="P8IN" description="Port 8 Input" />
    </Register>
    <Register start="+0x62" size="2" name="PDOUT" access="Read/Write" description="Port D Output" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P7OUT" description="Port 7 Output" />
      <BitField start="8" size="8" name="P8OUT" description="Port 8 Output" />
    </Register>
    <Register start="+0x64" size="2" name="PDDIR" access="Read/Write" description="Port D Direction" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7DIR" description="Port 7 Direction" />
      <BitField start="8" size="8" name="P8DIR" description="Port 8 Direction" />
    </Register>
    <Register start="+0x66" size="2" name="PDREN" access="Read/Write" description="Port D Resistor Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7REN" description="Port 7 Resistor Enable" />
      <BitField start="8" size="8" name="P8REN" description="Port 8 Resistor Enable" />
    </Register>
    <Register start="+0x68" size="2" name="PDDS" access="Read/Write" description="Port D Drive Strength">
      <BitField start="0" size="8" name="P7DS" description="Port 7 Drive Strength" />
      <BitField start="8" size="8" name="P8DS" description="Port 8 Drive Strength" />
    </Register>
    <Register start="+0x6A" size="2" name="PDSEL0" access="Read/Write" description="Port D Select 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7SEL0" description="Port 7 Select 0" />
      <BitField start="8" size="8" name="P8SEL0" description="Port 8 Select 0" />
    </Register>
    <Register start="+0x6C" size="2" name="PDSEL1" access="Read/Write" description="Port D Select 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7SEL1" description="Port 7 Select 1" />
      <BitField start="8" size="8" name="P8SEL1" description="Port 8 Select 1" />
    </Register>
    <Register start="+0x6E" size="2" name="P7IV" access="ReadOnly" description="Port 7 Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="P7IV" description="Port 7 interrupt vector value">
        <Enum name="P7IV_0" start="0" description="No interrupt pending" />
        <Enum name="P7IV_2" start="2" description="Interrupt Source: Port 7.0 interrupt; Interrupt Flag: P7IFG0; Interrupt Priority: Highest" />
        <Enum name="P7IV_4" start="4" description="Interrupt Source: Port 7.1 interrupt; Interrupt Flag: P7IFG1" />
        <Enum name="P7IV_6" start="6" description="Interrupt Source: Port 7.2 interrupt; Interrupt Flag: P7IFG2" />
        <Enum name="P7IV_8" start="8" description="Interrupt Source: Port 7.3 interrupt; Interrupt Flag: P7IFG3" />
        <Enum name="P7IV_10" start="10" description="Interrupt Source: Port 7.4 interrupt; Interrupt Flag: P7IFG4" />
        <Enum name="P7IV_12" start="12" description="Interrupt Source: Port 7.5 interrupt; Interrupt Flag: P7IFG5" />
        <Enum name="P7IV_14" start="14" description="Interrupt Source: Port 7.6 interrupt; Interrupt Flag: P7IFG6" />
        <Enum name="P7IV_16" start="16" description="Interrupt Source: Port 7.7 interrupt; Interrupt Flag: P7IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x76" size="2" name="PDSELC" access="Read/Write" description="Port D Complement Select" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7SELC" description="Port 7 Complement Select" />
      <BitField start="8" size="8" name="P8SELC" description="Port 8 Complement Select" />
    </Register>
    <Register start="+0x78" size="2" name="PDIES" access="Read/Write" description="Port D Interrupt Edge Select" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P7IES" description="Port 7 Interrupt Edge Select" />
      <BitField start="8" size="8" name="P8IES" description="Port 8 Interrupt Edge Select" />
    </Register>
    <Register start="+0x7A" size="2" name="PDIE" access="Read/Write" description="Port D Interrupt Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7IE" description="Port 7 Interrupt Enable" />
      <BitField start="8" size="8" name="P8IE" description="Port 8 Interrupt Enable" />
    </Register>
    <Register start="+0x7C" size="2" name="PDIFG" access="Read/Write" description="Port D Interrupt Flag" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P7IFG" description="Port 7 Interrupt Flag" />
      <BitField start="8" size="8" name="P8IFG" description="Port 8 Interrupt Flag" />
    </Register>
    <Register start="+0x7E" size="2" name="P8IV" access="ReadOnly" description="Port 8 Interrupt Vector Register">
      <BitField start="0" size="5" name="P8IV" description="Port 8 interrupt vector value">
        <Enum name="P8IV_0" start="0" description="No interrupt pending" />
        <Enum name="P8IV_2" start="2" description="Interrupt Source: Port 8.0 interrupt; Interrupt Flag: P8IFG0; Interrupt Priority: Highest" />
        <Enum name="P8IV_4" start="4" description="Interrupt Source: Port 8.1 interrupt; Interrupt Flag: P8IFG1" />
        <Enum name="P8IV_6" start="6" description="Interrupt Source: Port 8.2 interrupt; Interrupt Flag: P8IFG2" />
        <Enum name="P8IV_8" start="8" description="Interrupt Source: Port 8.3 interrupt; Interrupt Flag: P8IFG3" />
        <Enum name="P8IV_10" start="10" description="Interrupt Source: Port 8.4 interrupt; Interrupt Flag: P8IFG4" />
        <Enum name="P8IV_12" start="12" description="Interrupt Source: Port 8.5 interrupt; Interrupt Flag: P8IFG5" />
        <Enum name="P8IV_14" start="14" description="Interrupt Source: Port 8.6 interrupt; Interrupt Flag: P8IFG6" />
        <Enum name="P8IV_16" start="16" description="Interrupt Source: Port 8.7 interrupt; Interrupt Flag: P8IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x80" size="2" name="PEIN" access="ReadOnly" description="Port E Input" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P9IN" description="Port 9 Input" />
      <BitField start="8" size="8" name="P10IN" description="Port 10 Input" />
    </Register>
    <Register start="+0x82" size="2" name="PEOUT" access="Read/Write" description="Port E Output" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P9OUT" description="Port 9 Output" />
      <BitField start="8" size="8" name="P10OUT" description="Port 10 Output" />
    </Register>
    <Register start="+0x84" size="2" name="PEDIR" access="Read/Write" description="Port E Direction" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9DIR" description="Port 9 Direction" />
      <BitField start="8" size="8" name="P10DIR" description="Port 10 Direction" />
    </Register>
    <Register start="+0x86" size="2" name="PEREN" access="Read/Write" description="Port E Resistor Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9REN" description="Port 9 Resistor Enable" />
      <BitField start="8" size="8" name="P10REN" description="Port 10 Resistor Enable" />
    </Register>
    <Register start="+0x88" size="2" name="PEDS" access="Read/Write" description="Port E Drive Strength">
      <BitField start="0" size="8" name="P9DS" description="Port 9 Drive Strength" />
      <BitField start="8" size="8" name="P10DS" description="Port 10 Drive Strength" />
    </Register>
    <Register start="+0x8A" size="2" name="PESEL0" access="Read/Write" description="Port E Select 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9SEL0" description="Port 9 Select 0" />
      <BitField start="8" size="8" name="P10SEL0" description="Port 10 Select 0" />
    </Register>
    <Register start="+0x8C" size="2" name="PESEL1" access="Read/Write" description="Port E Select 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9SEL1" description="Port 9 Select 1" />
      <BitField start="8" size="8" name="P10SEL1" description="Port 10 Select 1" />
    </Register>
    <Register start="+0x8E" size="2" name="P9IV" access="ReadOnly" description="Port 9 Interrupt Vector Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="5" name="P9IV" description="Port 9 interrupt vector value">
        <Enum name="P9IV_0" start="0" description="No interrupt pending" />
        <Enum name="P9IV_2" start="2" description="Interrupt Source: Port 9.0 interrupt; Interrupt Flag: P9IFG0; Interrupt Priority: Highest" />
        <Enum name="P9IV_4" start="4" description="Interrupt Source: Port 9.1 interrupt; Interrupt Flag: P9IFG1" />
        <Enum name="P9IV_6" start="6" description="Interrupt Source: Port 9.2 interrupt; Interrupt Flag: P9IFG2" />
        <Enum name="P9IV_8" start="8" description="Interrupt Source: Port 9.3 interrupt; Interrupt Flag: P9IFG3" />
        <Enum name="P9IV_10" start="10" description="Interrupt Source: Port 9.4 interrupt; Interrupt Flag: P9IFG4" />
        <Enum name="P9IV_12" start="12" description="Interrupt Source: Port 9.5 interrupt; Interrupt Flag: P9IFG5" />
        <Enum name="P9IV_14" start="14" description="Interrupt Source: Port 9.6 interrupt; Interrupt Flag: P9IFG6" />
        <Enum name="P9IV_16" start="16" description="Interrupt Source: Port 9.7 interrupt; Interrupt Flag: P9IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x96" size="2" name="PESELC" access="Read/Write" description="Port E Complement Select" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9SELC" description="Port 9 Complement Select" />
      <BitField start="8" size="8" name="P10SELC" description="Port 10 Complement Select" />
    </Register>
    <Register start="+0x98" size="2" name="PEIES" access="Read/Write" description="Port E Interrupt Edge Select" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="8" name="P9IES" description="Port 9 Interrupt Edge Select" />
      <BitField start="8" size="8" name="P10IES" description="Port 10 Interrupt Edge Select" />
    </Register>
    <Register start="+0x9A" size="2" name="PEIE" access="Read/Write" description="Port E Interrupt Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9IE" description="Port 9 Interrupt Enable" />
      <BitField start="8" size="8" name="P10IE" description="Port 10 Interrupt Enable" />
    </Register>
    <Register start="+0x9C" size="2" name="PEIFG" access="Read/Write" description="Port E Interrupt Flag" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="8" name="P9IFG" description="Port 9 Interrupt Flag" />
      <BitField start="8" size="8" name="P10IFG" description="Port 10 Interrupt Flag" />
    </Register>
    <Register start="+0x9E" size="2" name="P10IV" access="ReadOnly" description="Port 10 Interrupt Vector Register">
      <BitField start="0" size="5" name="P10IV" description="Port 10 interrupt vector value">
        <Enum name="P10IV_0" start="0" description="No interrupt pending" />
        <Enum name="P10IV_2" start="2" description="Interrupt Source: Port 10.0 interrupt; Interrupt Flag: P10IFG0; Interrupt Priority: Highest" />
        <Enum name="P10IV_4" start="4" description="Interrupt Source: Port 10.1 interrupt; Interrupt Flag: P10IFG1" />
        <Enum name="P10IV_6" start="6" description="Interrupt Source: Port 10.2 interrupt; Interrupt Flag: P10IFG2" />
        <Enum name="P10IV_8" start="8" description="Interrupt Source: Port 10.3 interrupt; Interrupt Flag: P10IFG3" />
        <Enum name="P10IV_10" start="10" description="Interrupt Source: Port 10.4 interrupt; Interrupt Flag: P10IFG4" />
        <Enum name="P10IV_12" start="12" description="Interrupt Source: Port 10.5 interrupt; Interrupt Flag: P10IFG5" />
        <Enum name="P10IV_14" start="14" description="Interrupt Source: Port 10.6 interrupt; Interrupt Flag: P10IFG6" />
        <Enum name="P10IV_16" start="16" description="Interrupt Source: Port 10.7 interrupt; Interrupt Flag: P10IFG7; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
    <Register start="+0x120" size="2" name="PJIN" access="ReadOnly" description="Port J Input" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="PJIN" description="Port J Input" />
    </Register>
    <Register start="+0x122" size="2" name="PJOUT" access="Read/Write" description="Port J Output" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="PJOUT" description="Port J Output" />
    </Register>
    <Register start="+0x124" size="2" name="PJDIR" access="Read/Write" description="Port J Direction" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="PJDIR" description="Port J Direction" />
    </Register>
    <Register start="+0x126" size="2" name="PJREN" access="Read/Write" description="Port J Resistor Enable" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="PJREN" description="Port J Resistor Enable" />
    </Register>
    <Register start="+0x128" size="2" name="PJDS" access="Read/Write" description="Port J Drive Strength">
      <BitField start="0" size="16" name="PJDS" description="Port J Drive Strength" />
    </Register>
    <Register start="+0x12A" size="2" name="PJSEL0" access="Read/Write" description="Port J Select 0" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="PJSEL0" description="Port J Select 0" />
    </Register>
    <Register start="+0x12C" size="2" name="PJSEL1" access="Read/Write" description="Port J Select 1" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="PJSEL1" description="Port J Select 1" />
    </Register>
    <Register start="+0x136" size="2" name="PJSELC" access="Read/Write" description="Port J Complement Select" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="PJSELC" description="Port J Complement Select" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMAP" start="0x40005000" description="PMAP">
    <Register start="+0x0" size="2" name="PMAPKEYID" access="Read/Write" description="Port Mapping Key Register" reset_value="0x000096a5" reset_mask="0x0000ffff">
      <BitField start="0" size="16" name="PMAPKEY" description="Port mapping controller write access key" />
    </Register>
    <Register start="+0x2" size="2" name="PMAPCTL" access="Read/Write" description="Port Mapping Control Register" reset_value="0x00000001" reset_mask="0x0000ffff">
      <BitField start="0" size="1" name="PMAPLOCKED" description="Port mapping lock bit">
        <Enum name="PMAPLOCKED_0" start="0" description="Access to mapping registers is granted" />
        <Enum name="PMAPLOCKED_1" start="1" description="Access to mapping registers is locked" />
      </BitField>
      <BitField start="1" size="1" name="PMAPRECFG" description="Port mapping reconfiguration control bit">
        <Enum name="PMAPRECFG_0" start="0" description="Configuration allowed only once" />
        <Enum name="PMAPRECFG_1" start="1" description="Allow reconfiguration of port mapping" />
      </BitField>
    </Register>
    <Register start="+0x8" size="2" name="P1MAP01" access="Read/Write" description="Port mapping register, P1.0 and P1.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0xA" size="2" name="P1MAP23" access="Read/Write" description="Port mapping register, P1.2 and P1.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0xC" size="2" name="P1MAP45" access="Read/Write" description="Port mapping register, P1.4 and P1.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0xE" size="2" name="P1MAP67" access="Read/Write" description="Port mapping register, P1.6 and P1.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x10" size="2" name="P2MAP01" access="Read/Write" description="Port mapping register, P2.0 and P2.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x12" size="2" name="P2MAP23" access="Read/Write" description="Port mapping register, P2.2 and P2.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x14" size="2" name="P2MAP45" access="Read/Write" description="Port mapping register, P2.4 and P2.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x16" size="2" name="P2MAP67" access="Read/Write" description="Port mapping register, P2.6 and P2.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x18" size="2" name="P3MAP01" access="Read/Write" description="Port mapping register, P3.0 and P3.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x1A" size="2" name="P3MAP23" access="Read/Write" description="Port mapping register, P3.2 and P3.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x1C" size="2" name="P3MAP45" access="Read/Write" description="Port mapping register, P3.4 and P3.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x1E" size="2" name="P3MAP67" access="Read/Write" description="Port mapping register, P3.6 and P3.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x20" size="2" name="P4MAP01" access="Read/Write" description="Port mapping register, P4.0 and P4.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x22" size="2" name="P4MAP23" access="Read/Write" description="Port mapping register, P4.2 and P4.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x24" size="2" name="P4MAP45" access="Read/Write" description="Port mapping register, P4.4 and P4.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x26" size="2" name="P4MAP67" access="Read/Write" description="Port mapping register, P4.6 and P4.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x28" size="2" name="P5MAP01" access="Read/Write" description="Port mapping register, P5.0 and P5.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x2A" size="2" name="P5MAP23" access="Read/Write" description="Port mapping register, P5.2 and P5.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x2C" size="2" name="P5MAP45" access="Read/Write" description="Port mapping register, P5.4 and P5.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x2E" size="2" name="P5MAP67" access="Read/Write" description="Port mapping register, P5.6 and P5.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x30" size="2" name="P6MAP01" access="Read/Write" description="Port mapping register, P6.0 and P6.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x32" size="2" name="P6MAP23" access="Read/Write" description="Port mapping register, P6.2 and P6.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x34" size="2" name="P6MAP45" access="Read/Write" description="Port mapping register, P6.4 and P6.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x36" size="2" name="P6MAP67" access="Read/Write" description="Port mapping register, P6.6 and P6.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x38" size="2" name="P7MAP01" access="Read/Write" description="Port mapping register, P7.0 and P7.1">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x3A" size="2" name="P7MAP23" access="Read/Write" description="Port mapping register, P7.2 and P7.3">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x3C" size="2" name="P7MAP45" access="Read/Write" description="Port mapping register, P7.4 and P7.5">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
    <Register start="+0x3E" size="2" name="P7MAP67" access="Read/Write" description="Port mapping register, P7.6 and P7.7">
      <BitField start="0" size="16" name="PMAPx" description="Selects secondary port function" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAPTIO0" start="0x40005400" description="CAPTIO0">
    <Register start="+0xE" size="2" name="CAPTIOxCTL" access="Read/Write" description="Capacitive Touch IO x Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="1" size="3" name="CAPTIOPISELx" description="Capacitive Touch IO pin select">
        <Enum name="CAPTIOPISELx_0" start="0" description="Px.0" />
        <Enum name="CAPTIOPISELx_1" start="1" description="Px.1" />
        <Enum name="CAPTIOPISELx_2" start="2" description="Px.2" />
        <Enum name="CAPTIOPISELx_3" start="3" description="Px.3" />
        <Enum name="CAPTIOPISELx_4" start="4" description="Px.4" />
        <Enum name="CAPTIOPISELx_5" start="5" description="Px.5" />
        <Enum name="CAPTIOPISELx_6" start="6" description="Px.6" />
        <Enum name="CAPTIOPISELx_7" start="7" description="Px.7" />
      </BitField>
      <BitField start="4" size="4" name="CAPTIOPOSELx" description="Capacitive Touch IO port select">
        <Enum name="CAPTIOPOSELx_0" start="0" description="Px = PJ" />
        <Enum name="CAPTIOPOSELx_1" start="1" description="Px = P1" />
        <Enum name="CAPTIOPOSELx_2" start="2" description="Px = P2" />
        <Enum name="CAPTIOPOSELx_3" start="3" description="Px = P3" />
        <Enum name="CAPTIOPOSELx_4" start="4" description="Px = P4" />
        <Enum name="CAPTIOPOSELx_5" start="5" description="Px = P5" />
        <Enum name="CAPTIOPOSELx_6" start="6" description="Px = P6" />
        <Enum name="CAPTIOPOSELx_7" start="7" description="Px = P7" />
        <Enum name="CAPTIOPOSELx_8" start="8" description="Px = P8" />
        <Enum name="CAPTIOPOSELx_9" start="9" description="Px = P9" />
        <Enum name="CAPTIOPOSELx_10" start="10" description="Px = P10" />
        <Enum name="CAPTIOPOSELx_11" start="11" description="Px = P11" />
        <Enum name="CAPTIOPOSELx_12" start="12" description="Px = P12" />
        <Enum name="CAPTIOPOSELx_13" start="13" description="Px = P13" />
        <Enum name="CAPTIOPOSELx_14" start="14" description="Px = P14" />
        <Enum name="CAPTIOPOSELx_15" start="15" description="Px = P15" />
      </BitField>
      <BitField start="8" size="1" name="CAPTIOEN" description="Capacitive Touch IO enable">
        <Enum name="CAPTIOEN_0" start="0" description="All Capacitive Touch IOs are disabled. Signal towards timers is 0." />
        <Enum name="CAPTIOEN_1" start="1" description="Selected Capacitive Touch IO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="CAPTIOSTATE" description="Capacitive Touch IO state">
        <Enum name="CAPTIOSTATE_0" start="0" description="Curent state 0 or Capacitive Touch IO is disabled" />
        <Enum name="CAPTIOSTATE_1" start="1" description="Current state 1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CAPTIO1" start="0x40005800" description="CAPTIO1">
    <Register start="+0xE" size="2" name="CAPTIOxCTL" access="Read/Write" description="Capacitive Touch IO x Control Register" reset_value="0x00000000" reset_mask="0x0000ffff">
      <BitField start="1" size="3" name="CAPTIOPISELx" description="Capacitive Touch IO pin select">
        <Enum name="CAPTIOPISELx_0" start="0" description="Px.0" />
        <Enum name="CAPTIOPISELx_1" start="1" description="Px.1" />
        <Enum name="CAPTIOPISELx_2" start="2" description="Px.2" />
        <Enum name="CAPTIOPISELx_3" start="3" description="Px.3" />
        <Enum name="CAPTIOPISELx_4" start="4" description="Px.4" />
        <Enum name="CAPTIOPISELx_5" start="5" description="Px.5" />
        <Enum name="CAPTIOPISELx_6" start="6" description="Px.6" />
        <Enum name="CAPTIOPISELx_7" start="7" description="Px.7" />
      </BitField>
      <BitField start="4" size="4" name="CAPTIOPOSELx" description="Capacitive Touch IO port select">
        <Enum name="CAPTIOPOSELx_0" start="0" description="Px = PJ" />
        <Enum name="CAPTIOPOSELx_1" start="1" description="Px = P1" />
        <Enum name="CAPTIOPOSELx_2" start="2" description="Px = P2" />
        <Enum name="CAPTIOPOSELx_3" start="3" description="Px = P3" />
        <Enum name="CAPTIOPOSELx_4" start="4" description="Px = P4" />
        <Enum name="CAPTIOPOSELx_5" start="5" description="Px = P5" />
        <Enum name="CAPTIOPOSELx_6" start="6" description="Px = P6" />
        <Enum name="CAPTIOPOSELx_7" start="7" description="Px = P7" />
        <Enum name="CAPTIOPOSELx_8" start="8" description="Px = P8" />
        <Enum name="CAPTIOPOSELx_9" start="9" description="Px = P9" />
        <Enum name="CAPTIOPOSELx_10" start="10" description="Px = P10" />
        <Enum name="CAPTIOPOSELx_11" start="11" description="Px = P11" />
        <Enum name="CAPTIOPOSELx_12" start="12" description="Px = P12" />
        <Enum name="CAPTIOPOSELx_13" start="13" description="Px = P13" />
        <Enum name="CAPTIOPOSELx_14" start="14" description="Px = P14" />
        <Enum name="CAPTIOPOSELx_15" start="15" description="Px = P15" />
      </BitField>
      <BitField start="8" size="1" name="CAPTIOEN" description="Capacitive Touch IO enable">
        <Enum name="CAPTIOEN_0" start="0" description="All Capacitive Touch IOs are disabled. Signal towards timers is 0." />
        <Enum name="CAPTIOEN_1" start="1" description="Selected Capacitive Touch IO is enabled" />
      </BitField>
      <BitField start="9" size="1" name="CAPTIOSTATE" description="Capacitive Touch IO state">
        <Enum name="CAPTIOSTATE_0" start="0" description="Curent state 0 or Capacitive Touch IO is disabled" />
        <Enum name="CAPTIOSTATE_1" start="1" description="Current state 1" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TIMER32" start="0x4000C000" description="TIMER32">
    <Register start="+0x0" size="4" name="T32LOAD1" access="Read/Write" description="Timer 1 Load Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="LOAD" description="The value from which the Timer 1 counter decrements" />
    </Register>
    <Register start="+0x4" size="4" name="T32VALUE1" access="ReadOnly" description="Timer 1 Current Value Register" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="VALUE" description="Current value" />
    </Register>
    <Register start="+0x8" size="4" name="T32CONTROL1" access="Read/Write" description="Timer 1 Timer Control Register" reset_value="0x00000020" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ONESHOT" description="Selects one-shot or wrapping counter mode">
        <Enum name="ONESHOT_0" start="0" description="wrapping mode" />
        <Enum name="ONESHOT_1" start="1" description="one-shot mode" />
      </BitField>
      <BitField start="1" size="1" name="SIZE" description="Selects 16 or 32 bit counter operation">
        <Enum name="SIZE_0" start="0" description="16-bit counter" />
        <Enum name="SIZE_1" start="1" description="32-bit counter" />
      </BitField>
      <BitField start="2" size="2" name="PRESCALE" description="Prescale bits">
        <Enum name="PRESCALE_0" start="0" description="0 stages of prescale, clock is divided by 1" />
        <Enum name="PRESCALE_1" start="1" description="4 stages of prescale, clock is divided by 16" />
        <Enum name="PRESCALE_2" start="2" description="8 stages of prescale, clock is divided by 256" />
      </BitField>
      <BitField start="5" size="1" name="IE" description="Interrupt enable bit">
        <Enum name="IE_0" start="0" description="Timer interrupt disabled" />
        <Enum name="IE_1" start="1" description="Timer interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="MODE" description="Mode bit">
        <Enum name="MODE_0" start="0" description="Timer is in free-running mode" />
        <Enum name="MODE_1" start="1" description="Timer is in periodic mode" />
      </BitField>
      <BitField start="7" size="1" name="ENABLE" description="Enable bit">
        <Enum name="ENABLE_0" start="0" description="Timer disabled" />
        <Enum name="ENABLE_1" start="1" description="Timer enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="T32INTCLR1" access="WriteOnly" description="Timer 1 Interrupt Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="INTCLR" description="Write clears interrupt output" />
    </Register>
    <Register start="+0x10" size="4" name="T32RIS1" access="ReadOnly" description="Timer 1 Raw Interrupt Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RAW_IFG" description="Raw interrupt status" />
    </Register>
    <Register start="+0x14" size="4" name="T32MIS1" access="ReadOnly" description="Timer 1 Interrupt Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="IFG" description="Enabled interrupt status" />
    </Register>
    <Register start="+0x18" size="4" name="T32BGLOAD1" access="Read/Write" description="Timer 1 Background Load Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="BGLOAD" description="Value from which the counter decrements" />
    </Register>
    <Register start="+0x20" size="4" name="T32LOAD2" access="Read/Write" description="Timer 2 Load Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="LOAD" description="The value from which the Timer 2 counter decrements" />
    </Register>
    <Register start="+0x24" size="4" name="T32VALUE2" access="ReadOnly" description="Timer 2 Current Value Register" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="VALUE" description="Current value of the decrementing counter" />
    </Register>
    <Register start="+0x28" size="4" name="T32CONTROL2" access="Read/Write" description="Timer 2 Timer Control Register" reset_value="0x00000020" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ONESHOT" description="Selects one-shot or wrapping counter mode">
        <Enum name="ONESHOT_0" start="0" description="wrapping mode" />
        <Enum name="ONESHOT_1" start="1" description="one-shot mode" />
      </BitField>
      <BitField start="1" size="1" name="SIZE" description="Selects 16 or 32 bit counter operation">
        <Enum name="SIZE_0" start="0" description="16-bit counter" />
        <Enum name="SIZE_1" start="1" description="32-bit counter" />
      </BitField>
      <BitField start="2" size="2" name="PRESCALE" description="Prescale bits">
        <Enum name="PRESCALE_0" start="0" description="0 stages of prescale, clock is divided by 1" />
        <Enum name="PRESCALE_1" start="1" description="4 stages of prescale, clock is divided by 16" />
        <Enum name="PRESCALE_2" start="2" description="8 stages of prescale, clock is divided by 256" />
      </BitField>
      <BitField start="5" size="1" name="IE" description="Interrupt enable bit">
        <Enum name="IE_0" start="0" description="Timer interrupt disabled" />
        <Enum name="IE_1" start="1" description="Timer interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="MODE" description="Mode bit">
        <Enum name="MODE_0" start="0" description="Timer is in free-running mode" />
        <Enum name="MODE_1" start="1" description="Timer is in periodic mode" />
      </BitField>
      <BitField start="7" size="1" name="ENABLE" description="Enable bit">
        <Enum name="ENABLE_0" start="0" description="Timer disabled" />
        <Enum name="ENABLE_1" start="1" description="Timer enabled" />
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="T32INTCLR2" access="WriteOnly" description="Timer 2 Interrupt Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="INTCLR" description="Write clears the interrupt output" />
    </Register>
    <Register start="+0x30" size="4" name="T32RIS2" access="ReadOnly" description="Timer 2 Raw Interrupt Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RAW_IFG" description="Raw interrupt status" />
    </Register>
    <Register start="+0x34" size="4" name="T32MIS2" access="ReadOnly" description="Timer 2 Interrupt Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="IFG" description="Enabled interrupt status" />
    </Register>
    <Register start="+0x38" size="4" name="T32BGLOAD2" access="Read/Write" description="Timer 2 Background Load Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="BGLOAD" description="Value from which the counter decrements" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x4000E000" description="DMA">
    <Register start="+0x0" size="4" name="DMA_DEVICE_CFG" access="ReadOnly" description="Device Configuration Status" reset_value="0x00000000" reset_mask="0xffff0000">
      <BitField start="0" size="8" name="NUM_DMA_CHANNELS" description="Number of DMA channels available" />
      <BitField start="8" size="8" name="NUM_SRC_PER_CHANNEL" description="Number of DMA sources per channel" />
    </Register>
    <Register start="+0x4" size="4" name="DMA_SW_CHTRIG" access="Read/Write" description="Software Channel Trigger Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CH0" description="Write 1, triggers DMA_CHANNEL0" />
      <BitField start="1" size="1" name="CH1" description="Write 1, triggers DMA_CHANNEL1" />
      <BitField start="2" size="1" name="CH2" description="Write 1, triggers DMA_CHANNEL2" />
      <BitField start="3" size="1" name="CH3" description="Write 1, triggers DMA_CHANNEL3" />
      <BitField start="4" size="1" name="CH4" description="Write 1, triggers DMA_CHANNEL4" />
      <BitField start="5" size="1" name="CH5" description="Write 1, triggers DMA_CHANNEL5" />
      <BitField start="6" size="1" name="CH6" description="Write 1, triggers DMA_CHANNEL6" />
      <BitField start="7" size="1" name="CH7" description="Write 1, triggers DMA_CHANNEL7" />
      <BitField start="8" size="1" name="CH8" description="Write 1, triggers DMA_CHANNEL8" />
      <BitField start="9" size="1" name="CH9" description="Write 1, triggers DMA_CHANNEL9" />
      <BitField start="10" size="1" name="CH10" description="Write 1, triggers DMA_CHANNEL10" />
      <BitField start="11" size="1" name="CH11" description="Write 1, triggers DMA_CHANNEL11" />
      <BitField start="12" size="1" name="CH12" description="Write 1, triggers DMA_CHANNEL12" />
      <BitField start="13" size="1" name="CH13" description="Write 1, triggers DMA_CHANNEL13" />
      <BitField start="14" size="1" name="CH14" description="Write 1, triggers DMA_CHANNEL14" />
      <BitField start="15" size="1" name="CH15" description="Write 1, triggers DMA_CHANNEL15" />
      <BitField start="16" size="1" name="CH16" description="Write 1, triggers DMA_CHANNEL16" />
      <BitField start="17" size="1" name="CH17" description="Write 1, triggers DMA_CHANNEL17" />
      <BitField start="18" size="1" name="CH18" description="Write 1, triggers DMA_CHANNEL18" />
      <BitField start="19" size="1" name="CH19" description="Write 1, triggers DMA_CHANNEL19" />
      <BitField start="20" size="1" name="CH20" description="Write 1, triggers DMA_CHANNEL20" />
      <BitField start="21" size="1" name="CH21" description="Write 1, triggers DMA_CHANNEL21" />
      <BitField start="22" size="1" name="CH22" description="Write 1, triggers DMA_CHANNEL22" />
      <BitField start="23" size="1" name="CH23" description="Write 1, triggers DMA_CHANNEL23" />
      <BitField start="24" size="1" name="CH24" description="Write 1, triggers DMA_CHANNEL24" />
      <BitField start="25" size="1" name="CH25" description="Write 1, triggers DMA_CHANNEL25" />
      <BitField start="26" size="1" name="CH26" description="Write 1, triggers DMA_CHANNEL26" />
      <BitField start="27" size="1" name="CH27" description="Write 1, triggers DMA_CHANNEL27" />
      <BitField start="28" size="1" name="CH28" description="Write 1, triggers DMA_CHANNEL28" />
      <BitField start="29" size="1" name="CH29" description="Write 1, triggers DMA_CHANNEL29" />
      <BitField start="30" size="1" name="CH30" description="Write 1, triggers DMA_CHANNEL30" />
      <BitField start="31" size="1" name="CH31" description="Write 1, triggers DMA_CHANNEL31" />
    </Register>
    <Register start="+0x10+0" size="4" name="DMA_CH_SRCCFG[0]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+4" size="4" name="DMA_CH_SRCCFG[1]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+8" size="4" name="DMA_CH_SRCCFG[2]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+12" size="4" name="DMA_CH_SRCCFG[3]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+16" size="4" name="DMA_CH_SRCCFG[4]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+20" size="4" name="DMA_CH_SRCCFG[5]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+24" size="4" name="DMA_CH_SRCCFG[6]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+28" size="4" name="DMA_CH_SRCCFG[7]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+32" size="4" name="DMA_CH_SRCCFG[8]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+36" size="4" name="DMA_CH_SRCCFG[9]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+40" size="4" name="DMA_CH_SRCCFG[10]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+44" size="4" name="DMA_CH_SRCCFG[11]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+48" size="4" name="DMA_CH_SRCCFG[12]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+52" size="4" name="DMA_CH_SRCCFG[13]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+56" size="4" name="DMA_CH_SRCCFG[14]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+60" size="4" name="DMA_CH_SRCCFG[15]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+64" size="4" name="DMA_CH_SRCCFG[16]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+68" size="4" name="DMA_CH_SRCCFG[17]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+72" size="4" name="DMA_CH_SRCCFG[18]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+76" size="4" name="DMA_CH_SRCCFG[19]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+80" size="4" name="DMA_CH_SRCCFG[20]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+84" size="4" name="DMA_CH_SRCCFG[21]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+88" size="4" name="DMA_CH_SRCCFG[22]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+92" size="4" name="DMA_CH_SRCCFG[23]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+96" size="4" name="DMA_CH_SRCCFG[24]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+100" size="4" name="DMA_CH_SRCCFG[25]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+104" size="4" name="DMA_CH_SRCCFG[26]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+108" size="4" name="DMA_CH_SRCCFG[27]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+112" size="4" name="DMA_CH_SRCCFG[28]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+116" size="4" name="DMA_CH_SRCCFG[29]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+120" size="4" name="DMA_CH_SRCCFG[30]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x10+124" size="4" name="DMA_CH_SRCCFG[31]" access="Read/Write" description="Channel n Source Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="8" name="DMA_SRC" description="Device level DMA source mapping to channel input" />
    </Register>
    <Register start="+0x100" size="4" name="DMA_INT1_SRCCFG" access="Read/Write" description="Interrupt 1 Source Channel Configuration" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="INT_SRC" description="Controls which channel's completion event is mapped as a source of this Interrupt" />
      <BitField start="5" size="1" name="EN" description="Enables DMA_INT1 mapping" />
    </Register>
    <Register start="+0x104" size="4" name="DMA_INT2_SRCCFG" access="Read/Write" description="Interrupt 2 Source Channel Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="INT_SRC" description="Controls which channel's completion event is mapped as a source of this Interrupt" />
      <BitField start="5" size="1" name="EN" description="Enables DMA_INT2 mapping" />
    </Register>
    <Register start="+0x108" size="4" name="DMA_INT3_SRCCFG" access="Read/Write" description="Interrupt 3 Source Channel Configuration Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="INT_SRC" description="Controls which channel's completion event is mapped as a source of this Interrupt" />
      <BitField start="5" size="1" name="EN" description="Enables DMA_INT3 mapping" />
    </Register>
    <Register start="+0x110" size="4" name="DMA_INT0_SRCFLG" access="ReadOnly" description="Interrupt 0 Source Channel Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CH0" description="Channel 0 was the source of DMA_INT0" />
      <BitField start="1" size="1" name="CH1" description="Channel 1 was the source of DMA_INT0" />
      <BitField start="2" size="1" name="CH2" description="Channel 2 was the source of DMA_INT0" />
      <BitField start="3" size="1" name="CH3" description="Channel 3 was the source of DMA_INT0" />
      <BitField start="4" size="1" name="CH4" description="Channel 4 was the source of DMA_INT0" />
      <BitField start="5" size="1" name="CH5" description="Channel 5 was the source of DMA_INT0" />
      <BitField start="6" size="1" name="CH6" description="Channel 6 was the source of DMA_INT0" />
      <BitField start="7" size="1" name="CH7" description="Channel 7 was the source of DMA_INT0" />
      <BitField start="8" size="1" name="CH8" description="Channel 8 was the source of DMA_INT0" />
      <BitField start="9" size="1" name="CH9" description="Channel 9 was the source of DMA_INT0" />
      <BitField start="10" size="1" name="CH10" description="Channel 10 was the source of DMA_INT0" />
      <BitField start="11" size="1" name="CH11" description="Channel 11 was the source of DMA_INT0" />
      <BitField start="12" size="1" name="CH12" description="Channel 12 was the source of DMA_INT0" />
      <BitField start="13" size="1" name="CH13" description="Channel 13 was the source of DMA_INT0" />
      <BitField start="14" size="1" name="CH14" description="Channel 14 was the source of DMA_INT0" />
      <BitField start="15" size="1" name="CH15" description="Channel 15 was the source of DMA_INT0" />
      <BitField start="16" size="1" name="CH16" description="Channel 16 was the source of DMA_INT0" />
      <BitField start="17" size="1" name="CH17" description="Channel 17 was the source of DMA_INT0" />
      <BitField start="18" size="1" name="CH18" description="Channel 18 was the source of DMA_INT0" />
      <BitField start="19" size="1" name="CH19" description="Channel 19 was the source of DMA_INT0" />
      <BitField start="20" size="1" name="CH20" description="Channel 20 was the source of DMA_INT0" />
      <BitField start="21" size="1" name="CH21" description="Channel 21 was the source of DMA_INT0" />
      <BitField start="22" size="1" name="CH22" description="Channel 22 was the source of DMA_INT0" />
      <BitField start="23" size="1" name="CH23" description="Channel 23 was the source of DMA_INT0" />
      <BitField start="24" size="1" name="CH24" description="Channel 24 was the source of DMA_INT0" />
      <BitField start="25" size="1" name="CH25" description="Channel 25 was the source of DMA_INT0" />
      <BitField start="26" size="1" name="CH26" description="Channel 26 was the source of DMA_INT0" />
      <BitField start="27" size="1" name="CH27" description="Channel 27 was the source of DMA_INT0" />
      <BitField start="28" size="1" name="CH28" description="Channel 28 was the source of DMA_INT0" />
      <BitField start="29" size="1" name="CH29" description="Channel 29 was the source of DMA_INT0" />
      <BitField start="30" size="1" name="CH30" description="Channel 30 was the source of DMA_INT0" />
      <BitField start="31" size="1" name="CH31" description="Channel 31 was the source of DMA_INT0" />
    </Register>
    <Register start="+0x114" size="4" name="DMA_INT0_CLRFLG" access="WriteOnly" description="Interrupt 0 Source Channel Clear Flag Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="1" name="CH0" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="1" size="1" name="CH1" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="2" size="1" name="CH2" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="3" size="1" name="CH3" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="4" size="1" name="CH4" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="5" size="1" name="CH5" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="6" size="1" name="CH6" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="7" size="1" name="CH7" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="8" size="1" name="CH8" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="9" size="1" name="CH9" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="10" size="1" name="CH10" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="11" size="1" name="CH11" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="12" size="1" name="CH12" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="13" size="1" name="CH13" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="14" size="1" name="CH14" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="15" size="1" name="CH15" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="16" size="1" name="CH16" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="17" size="1" name="CH17" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="18" size="1" name="CH18" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="19" size="1" name="CH19" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="20" size="1" name="CH20" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="21" size="1" name="CH21" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="22" size="1" name="CH22" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="23" size="1" name="CH23" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="24" size="1" name="CH24" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="25" size="1" name="CH25" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="26" size="1" name="CH26" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="27" size="1" name="CH27" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="28" size="1" name="CH28" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="29" size="1" name="CH29" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="30" size="1" name="CH30" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
      <BitField start="31" size="1" name="CH31" description="Clear corresponding DMA_INT0_SRCFLG_REG" />
    </Register>
    <Register start="+0x1000" size="4" name="DMA_STAT" access="ReadOnly" description="Status Register" reset_value="0x00000000" reset_mask="0x0f00ffff">
      <BitField start="0" size="1" name="MASTEN" description="Enable status of the controller">
        <Enum name="MASTEN_0" start="0" description="Controller disabled" />
        <Enum name="MASTEN_1" start="1" description="Controller enabled" />
      </BitField>
      <BitField start="4" size="4" name="STATE" description="Current state of the control state machine.&#xa;State can be one of the following:">
        <Enum name="STATE_0" start="0" description="idle" />
        <Enum name="STATE_1" start="1" description="reading channel controller data" />
        <Enum name="STATE_2" start="2" description="reading source data end pointer" />
        <Enum name="STATE_3" start="3" description="reading destination data end pointer" />
        <Enum name="STATE_4" start="4" description="reading source data" />
        <Enum name="STATE_5" start="5" description="writing destination data" />
        <Enum name="STATE_6" start="6" description="waiting for DMA request to clear" />
        <Enum name="STATE_7" start="7" description="writing channel controller data" />
        <Enum name="STATE_8" start="8" description="stalled" />
        <Enum name="STATE_9" start="9" description="done" />
        <Enum name="STATE_10" start="10" description="peripheral scatter-gather transition" />
      </BitField>
      <BitField start="16" size="5" name="DMACHANS" description="Number of available DMA channels minus one.">
        <Enum name="DMACHANS_0" start="0" description="Controller configured to use 1 DMA channel" />
        <Enum name="DMACHANS_1" start="1" description="Controller configured to use 2 DMA channels" />
        <Enum name="DMACHANS_30" start="30" description="Controller configured to use 31 DMA channels" />
        <Enum name="DMACHANS_31" start="31" description="Controller configured to use 32 DMA channels" />
      </BitField>
      <BitField start="28" size="4" name="TESTSTAT" description="To reduce the gate count the controller can be configured to exclude the integration test logic.&#xa;The values 2h to Fh are Reserved.">
        <Enum name="TESTSTAT_0" start="0" description="Controller does not include the integration test logic" />
        <Enum name="TESTSTAT_1" start="1" description="Controller includes the integration test logic" />
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="DMA_CFG" access="WriteOnly" description="Configuration Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="1" name="MASTEN" description="Enable status of the controller">
        <Enum name="MASTEN_0" start="0" description="Controller disabled" />
        <Enum name="MASTEN_1" start="1" description="Controller enabled" />
      </BitField>
      <BitField start="5" size="3" name="CHPROTCTRL" description="Sets the AHB-Lite protection by controlling the HPROT[3:1] signal&#xa;levels as follows:&#xa;Bit [7] Controls HPROT[3] to indicate if a cacheable access is occurring.&#xa;Bit [6] Controls HPROT[2] to indicate if a bufferable access is occurring.&#xa;Bit [5] Controls HPROT[1] to indicate if a privileged access is occurring.&#xa;Note: When bit [n] = 1 then the corresponding HPROT is HIGH.&#xa;When bit [n] = 0 then the corresponding HPROT is LOW." />
    </Register>
    <Register start="+0x1008" size="4" name="DMA_CTLBASE" access="Read/Write" description="Channel Control Data Base Pointer Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="5" size="27" name="ADDR" description="Pointer to the base address of the primary data structure." />
    </Register>
    <Register start="+0x100C" size="4" name="DMA_ALTBASE" access="ReadOnly" description="Channel Alternate Control Data Base Pointer Register" reset_value="0x00000000" reset_mask="0xffffff00">
      <BitField start="0" size="32" name="ADDR" description="Base address of the alternate data structure" />
    </Register>
    <Register start="+0x1010" size="4" name="DMA_WAITSTAT" access="ReadOnly" description="Channel Wait on Request Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="WAITREQ" description="Channel wait on request status.">
        <Enum name="WAITREQ_0" start="0" description="dma_waitonreq[C] is LOW." />
        <Enum name="WAITREQ_1" start="1" description="dma_waitonreq[C] is HIGH." />
      </BitField>
    </Register>
    <Register start="+0x1014" size="4" name="DMA_SWREQ" access="WriteOnly" description="Channel Software Request Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="CHNL_SW_REQ" description="Set the appropriate bit to generate a software DMA request on the&#xa;corresponding DMA channel.&#xa;Writing to a bit where a DMA channel is not implemented does not&#xa;create a DMA request for that channel.">
        <Enum name="CHNL_SW_REQ_0" start="0" description="Does not create a DMA request for the channel" />
        <Enum name="CHNL_SW_REQ_1" start="1" description="Creates a DMA request for the channel" />
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="DMA_USEBURSTSET" access="Read/Write" description="Channel Useburst Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="SET" description="Returns the useburst status, or disables dma_sreq from generating DMA requests.">
        <Enum name="SET_0_READ" start="0" description="DMA channel C responds to requests that it receives on dma_req[C] or dma_sreq[C].&#xa;The controller performs 2R, or single, bus transfers." />
        <Enum name="SET_1_READ" start="1" description="DMA channel C does not respond to requests that it receives on dma_sreq[C].&#xa;The controller only responds to dma_req[C] requests and performs 2R transfers." />
      </BitField>
    </Register>
    <Register start="+0x101C" size="4" name="DMA_USEBURSTCLR" access="WriteOnly" description="Channel Useburst Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="CLR" description="Set the appropriate bit to enable dma_sreq to generate requests.">
        <Enum name="CLR_0" start="0" description="No effect.&#xa;Use the DMA_USEBURST_SET Register to disable dma_sreq from generating requests." />
        <Enum name="CLR_1" start="1" description="Enables dma_sreq[C] to generate DMA requests.&#xa;Writing to a bit where a DMA channel is not implemented has no effect." />
      </BitField>
    </Register>
    <Register start="+0x1020" size="4" name="DMA_REQMASKSET" access="Read/Write" description="Channel Request Mask Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="SET" description="Returns the request mask status of dma_req and dma_sreq, or&#xa;disables the corresponding channel from generating DMA requests.">
        <Enum name="SET_0_READ" start="0" description="External requests are enabled for channel C." />
        <Enum name="SET_1_READ" start="1" description="External requests are disabled for channel C." />
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="DMA_REQMASKCLR" access="WriteOnly" description="Channel Request Mask Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="CLR" description="Set the appropriate bit to enable DMA requests for the channel&#xa;corresponding to dma_req and dma_sreq.">
        <Enum name="CLR_0" start="0" description="No effect.&#xa;Use the DMA_REQMASKSET Register to disable dma_req and&#xa;dma_sreq from generating requests." />
        <Enum name="CLR_1" start="1" description="Enables dma_req[C] or dma_sreq[C] to generate DMA requests.&#xa;Writing to a bit where a DMA channel is not implemented has no effect." />
      </BitField>
    </Register>
    <Register start="+0x1028" size="4" name="DMA_ENASET" access="Read/Write" description="Channel Enable Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="SET" description="Returns the enable status of the channels, or enables the&#xa;corresponding channels.">
        <Enum name="SET_0_READ" start="0" description="Channel C is disabled." />
        <Enum name="SET_1_READ" start="1" description="Channel C is enabled." />
      </BitField>
    </Register>
    <Register start="+0x102C" size="4" name="DMA_ENACLR" access="WriteOnly" description="Channel Enable Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="CLR" description="Set the appropriate bit to disable the corresponding DMA channel.&#xa;Note: The controller disables a channel, by setting the appropriate&#xa;bit, when:&#xa;a) it completes the DMA cycle&#xa;b) it reads a channel_cfg memory location which has cycle_ctrl =&#xa;b000&#xa;c) an ERROR occurs on the AHB-Lite bus.">
        <Enum name="CLR_0" start="0" description="No effect.&#xa;Use the DMA_ENASET Register to enable DMA channels." />
        <Enum name="CLR_1" start="1" description="Disables channel C.&#xa;Writing to a bit where a DMA channel is not implemented has no effect." />
      </BitField>
    </Register>
    <Register start="+0x1030" size="4" name="DMA_ALTSET" access="Read/Write" description="Channel Primary-Alternate Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="SET" description="Channel Primary-Alternate Set Register">
        <Enum name="SET_0_READ" start="0" description="DMA channel C is using the primary data structure." />
        <Enum name="SET_1_READ" start="1" description="DMA channel C is using the alternate data structure." />
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="DMA_ALTCLR" access="WriteOnly" description="Channel Primary-Alternate Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="CLR" description="Channel Primary-Alternate Clear Register">
        <Enum name="CLR_0" start="0" description="No effect.&#xa;Use the DMA_ALTSET Register to select the alternate data structure." />
        <Enum name="CLR_1" start="1" description="Selects the primary data structure for channel C.&#xa;Writing to a bit where a DMA channel is not implemented has no effect." />
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="DMA_PRIOSET" access="Read/Write" description="Channel Priority Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="SET" description="Returns the channel priority mask status, or sets the channel priority&#xa;to high.">
        <Enum name="SET_0_READ" start="0" description="DMA channel C is using the default priority level." />
        <Enum name="SET_1_READ" start="1" description="DMA channel C is using a high priority level." />
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="DMA_PRIOCLR" access="WriteOnly" description="Channel Priority Clear Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="32" name="CLR" description="Set the appropriate bit to select the default priority level for the&#xa;specified DMA channel.">
        <Enum name="CLR_0" start="0" description="No effect.&#xa;Use the DMA_PRIOSET Register to set channel C to the high priority level." />
        <Enum name="CLR_1" start="1" description="Channel C uses the default priority level.&#xa;Writing to a bit where a DMA channel is not implemented has no effect." />
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="DMA_ERRCLR" access="Read/Write" description="Bus Error Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ERRCLR" description="Returns the status of dma_err, or sets the signal LOW.&#xa;&#xa;For test purposes, use the ERRSET register to set dma_err HIGH.&#xa;Note: If you deassert dma_err at the same time as an ERROR&#xa;occurs on the AHB-Lite bus, then the ERROR condition takes&#xa;precedence and dma_err remains asserted.">
        <Enum name="ERRCLR_0_READ" start="0" description="dma_err is LOW" />
        <Enum name="ERRCLR_1_READ" start="1" description="dma_err is HIGH." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PCM" start="0x40010000" description="PCM">
    <Register start="+0x0" size="4" name="PCMCTL0" access="Read/Write" description="Control 0 Register" reset_value="0xa5960000" reset_mask="0xffffffff">
      <BitField start="0" size="4" name="AMR" description="Active Mode Request">
        <Enum name="AMR_0" start="0" description="LDO based Active Mode at Core voltage setting 0." />
        <Enum name="AMR_1" start="1" description="LDO based Active Mode at Core voltage setting 1." />
        <Enum name="AMR_4" start="4" description="DC-DC based Active Mode at Core voltage setting 0." />
        <Enum name="AMR_5" start="5" description="DC-DC based Active Mode at Core voltage setting 1." />
        <Enum name="AMR_8" start="8" description="Low-Frequency Active Mode at Core voltage setting 0." />
        <Enum name="AMR_9" start="9" description="Low-Frequency Active Mode at Core voltage setting 1." />
      </BitField>
      <BitField start="4" size="4" name="LPMR" description="Low Power Mode Request">
        <Enum name="LPMR_0" start="0" description="LPM3. Core voltage setting is similar to the mode from which LPM3 is entered." />
        <Enum name="LPMR_10" start="10" description="LPM3.5. Core voltage setting 0." />
        <Enum name="LPMR_12" start="12" description="LPM4.5" />
      </BitField>
      <BitField start="8" size="6" name="CPM" description="Current Power Mode">
        <Enum name="CPM_0" start="0" description="LDO based Active Mode at Core voltage setting 0." />
        <Enum name="CPM_1" start="1" description="LDO based Active Mode at Core voltage setting 1." />
        <Enum name="CPM_4" start="4" description="DC-DC based Active Mode at Core voltage setting 0." />
        <Enum name="CPM_5" start="5" description="DC-DC based Active Mode at Core voltage setting 1." />
        <Enum name="CPM_8" start="8" description="Low-Frequency Active Mode at Core voltage setting 0." />
        <Enum name="CPM_9" start="9" description="Low-Frequency Active Mode at Core voltage setting 1." />
        <Enum name="CPM_16" start="16" description="LDO based LPM0 at Core voltage setting 0." />
        <Enum name="CPM_17" start="17" description="LDO based LPM0 at Core voltage setting 1." />
        <Enum name="CPM_20" start="20" description="DC-DC based LPM0 at Core voltage setting 0." />
        <Enum name="CPM_21" start="21" description="DC-DC based LPM0 at Core voltage setting 1." />
        <Enum name="CPM_24" start="24" description="Low-Frequency LPM0 at Core voltage setting 0." />
        <Enum name="CPM_25" start="25" description="Low-Frequency LPM0 at Core voltage setting 1." />
        <Enum name="CPM_32" start="32" description="LPM3" />
      </BitField>
      <BitField start="16" size="16" name="PCMKEY" description="PCM key" />
    </Register>
    <Register start="+0x4" size="4" name="PCMCTL1" access="Read/Write" description="Control 1 Register" reset_value="0xa5960000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="LOCKLPM5" description="Lock LPM5">
        <Enum name="LOCKLPM5_0" start="0" description="LPMx.5 configuration defaults to reset condition" />
        <Enum name="LOCKLPM5_1" start="1" description="LPMx.5 configuration remains locked during LPMx.5 entry and exit" />
      </BitField>
      <BitField start="1" size="1" name="LOCKBKUP" description="Lock Backup">
        <Enum name="LOCKBKUP_0" start="0" description="Backup domain configuration defaults to reset condition" />
        <Enum name="LOCKBKUP_1" start="1" description="Backup domain configuration remains locked during LPM3.5 entry and exit" />
      </BitField>
      <BitField start="2" size="1" name="FORCE_LPM_ENTRY" description="Force LPM entry">
        <Enum name="FORCE_LPM_ENTRY_0" start="0" description="PCM aborts LPM3/LPMx.5 transition if the active clock configuration does not meet the LPM3/LPMx.5 entry criteria. PCM generates the LPM_INVALID_CLK flag on abort to LPM3/LPMx.5 entry." />
        <Enum name="FORCE_LPM_ENTRY_1" start="1" description="PCM enters LPM3/LPMx.5 after shuting off the clocks forcefully. Application needs to ensure RTC and WDT are clocked using BCLK tree to keep these modules alive in LPM3/LPM3.5. In LPM4.5 all clocks are forcefully shutoff and the core voltage is turned off." />
      </BitField>
      <BitField start="8" size="1" name="PMR_BUSY" description="Power mode request busy flag" />
      <BitField start="16" size="16" name="PCMKEY" description="PCM key" />
    </Register>
    <Register start="+0x8" size="4" name="PCMIE" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="LPM_INVALID_TR_IE" description="LPM invalid transition interrupt enable">
        <Enum name="LPM_INVALID_TR_IE_0" start="0" description="Disabled" />
        <Enum name="LPM_INVALID_TR_IE_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="1" size="1" name="LPM_INVALID_CLK_IE" description="LPM invalid clock interrupt enable">
        <Enum name="LPM_INVALID_CLK_IE_0" start="0" description="Disabled" />
        <Enum name="LPM_INVALID_CLK_IE_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="2" size="1" name="AM_INVALID_TR_IE" description="Active mode invalid transition interrupt enable">
        <Enum name="AM_INVALID_TR_IE_0" start="0" description="Disabled" />
        <Enum name="AM_INVALID_TR_IE_1" start="1" description="Enabled" />
      </BitField>
      <BitField start="6" size="1" name="DCDC_ERROR_IE" description="DC-DC error interrupt enable">
        <Enum name="DCDC_ERROR_IE_0" start="0" description="Disabled" />
        <Enum name="DCDC_ERROR_IE_1" start="1" description="Enabled" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="PCMIFG" access="ReadOnly" description="Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="LPM_INVALID_TR_IFG" description="LPM invalid transition flag" />
      <BitField start="1" size="1" name="LPM_INVALID_CLK_IFG" description="LPM invalid clock flag" />
      <BitField start="2" size="1" name="AM_INVALID_TR_IFG" description="Active mode invalid transition flag" />
      <BitField start="6" size="1" name="DCDC_ERROR_IFG" description="DC-DC error flag" />
    </Register>
    <Register start="+0x10" size="4" name="PCMCLRIFG" access="WriteOnly" description="Clear Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR_LPM_INVALID_TR_IFG" description="Clear LPM invalid transition flag" />
      <BitField start="1" size="1" name="CLR_LPM_INVALID_CLK_IFG" description="Clear LPM invalid clock flag" />
      <BitField start="2" size="1" name="CLR_AM_INVALID_TR_IFG" description="Clear active mode invalid transition flag" />
      <BitField start="6" size="1" name="CLR_DCDC_ERROR_IFG" description="Clear DC-DC error flag" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CS" start="0x40010400" description="CS">
    <Register start="+0x0" size="4" name="CSKEY" access="Read/Write" description="Key Register" reset_value="0x0000a596">
      <BitField start="0" size="16" name="CSKEY" description="Write xxxx_695Ah to unlock" />
    </Register>
    <Register start="+0x4" size="4" name="CSCTL0" access="Read/Write" description="Control 0 Register" reset_value="0x00010000">
      <BitField start="0" size="10" name="DCOTUNE" description="DCO frequency tuning select" />
      <BitField start="16" size="3" name="DCORSEL" description="DCO frequency range select">
        <Enum name="DCORSEL_0" start="0" description="Nominal DCO Frequency Range (MHz): 1 to 2" />
        <Enum name="DCORSEL_1" start="1" description="Nominal DCO Frequency Range (MHz): 2 to 4" />
        <Enum name="DCORSEL_2" start="2" description="Nominal DCO Frequency Range (MHz): 4 to 8" />
        <Enum name="DCORSEL_3" start="3" description="Nominal DCO Frequency Range (MHz): 8 to 16" />
        <Enum name="DCORSEL_4" start="4" description="Nominal DCO Frequency Range (MHz): 16 to 32" />
        <Enum name="DCORSEL_5" start="5" description="Nominal DCO Frequency Range (MHz): 32 to 64" />
      </BitField>
      <BitField start="22" size="1" name="DCORES" description="Enables the DCO external resistor mode">
        <Enum name="DCORES_0" start="0" description="Internal resistor mode" />
        <Enum name="DCORES_1" start="1" description="External resistor mode" />
      </BitField>
      <BitField start="23" size="1" name="DCOEN" description="Enables the DCO oscillator">
        <Enum name="DCOEN_0" start="0" description="DCO is on if it is used as a source for MCLK, HSMCLK , or SMCLK and clock is requested, otherwise it is disabled." />
        <Enum name="DCOEN_1" start="1" description="DCO is on" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="CSCTL1" access="Read/Write" description="Control 1 Register" reset_value="0x00000033">
      <BitField start="0" size="3" name="SELM" description="Selects the MCLK source">
        <Enum name="SELM_0" start="0" description="when LFXT available, otherwise REFOCLK" />
        <Enum name="SELM_1" start="1" />
        <Enum name="SELM_2" start="2" />
        <Enum name="SELM_3" start="3" />
        <Enum name="SELM_4" start="4" />
        <Enum name="SELM_5" start="5" description="when HFXT available, otherwise DCOCLK" />
        <Enum name="SELM_6" start="6" description="when HFXT2 available, otherwise DCOCLK" />
        <Enum name="SELM_7" start="7" description="for future use. Defaults to DCOCLK. Not recommended for use&#xa;to ensure future compatibilities." />
      </BitField>
      <BitField start="4" size="3" name="SELS" description="Selects the SMCLK and HSMCLK source">
        <Enum name="SELS_0" start="0" description="when LFXT available, otherwise REFOCLK" />
        <Enum name="SELS_1" start="1" />
        <Enum name="SELS_2" start="2" />
        <Enum name="SELS_3" start="3" />
        <Enum name="SELS_4" start="4" />
        <Enum name="SELS_5" start="5" description="when HFXT available, otherwise DCOCLK" />
        <Enum name="SELS_6" start="6" description="when HFXT2 available, otherwise DCOCLK" />
        <Enum name="SELS_7" start="7" description="for furture use. Defaults to DCOCLK. Do not use to ensure future compatibilities." />
      </BitField>
      <BitField start="8" size="3" name="SELA" description="Selects the ACLK source">
        <Enum name="SELA_0" start="0" description="when LFXT available, otherwise REFOCLK" />
        <Enum name="SELA_1" start="1" />
        <Enum name="SELA_2" start="2" />
        <Enum name="SELA_3" start="3" description="for future use. Defaults to REFOCLK. Not recommended&#xa;for use to ensure future compatibilities." />
        <Enum name="SELA_4" start="4" description="for future use. Defaults to REFOCLK. Not recommended&#xa;for use to ensure future compatibilities." />
        <Enum name="SELA_5" start="5" description="for future use. Defaults to REFOCLK. Not recommended&#xa;for use to ensure future compatibilities." />
        <Enum name="SELA_6" start="6" description="for future use. Defaults to REFOCLK. Not recommended&#xa;for use to ensure future compatibilities." />
        <Enum name="SELA_7" start="7" description="for future use. Defaults to REFOCLK. Not recommended&#xa;for use to ensure future compatibilities." />
      </BitField>
      <BitField start="12" size="1" name="SELB" description="Selects the BCLK source">
        <Enum name="SELB_0" start="0" description="LFXTCLK" />
        <Enum name="SELB_1" start="1" description="REFOCLK" />
      </BitField>
      <BitField start="16" size="3" name="DIVM" description="MCLK source divider">
        <Enum name="DIVM_0" start="0" description="f(MCLK)/1" />
        <Enum name="DIVM_1" start="1" description="f(MCLK)/2" />
        <Enum name="DIVM_2" start="2" description="f(MCLK)/4" />
        <Enum name="DIVM_3" start="3" description="f(MCLK)/8" />
        <Enum name="DIVM_4" start="4" description="f(MCLK)/16" />
        <Enum name="DIVM_5" start="5" description="f(MCLK)/32" />
        <Enum name="DIVM_6" start="6" description="f(MCLK)/64" />
        <Enum name="DIVM_7" start="7" description="f(MCLK)/128" />
      </BitField>
      <BitField start="20" size="3" name="DIVHS" description="HSMCLK source divider">
        <Enum name="DIVHS_0" start="0" description="f(HSMCLK)/1" />
        <Enum name="DIVHS_1" start="1" description="f(HSMCLK)/2" />
        <Enum name="DIVHS_2" start="2" description="f(HSMCLK)/4" />
        <Enum name="DIVHS_3" start="3" description="f(HSMCLK)/8" />
        <Enum name="DIVHS_4" start="4" description="f(HSMCLK)/16" />
        <Enum name="DIVHS_5" start="5" description="f(HSMCLK)/32" />
        <Enum name="DIVHS_6" start="6" description="f(HSMCLK)/64" />
        <Enum name="DIVHS_7" start="7" description="f(HSMCLK)/128" />
      </BitField>
      <BitField start="24" size="3" name="DIVA" description="ACLK source divider">
        <Enum name="DIVA_0" start="0" description="f(ACLK)/1" />
        <Enum name="DIVA_1" start="1" description="f(ACLK)/2" />
        <Enum name="DIVA_2" start="2" description="f(ACLK)/4" />
        <Enum name="DIVA_3" start="3" description="f(ACLK)/8" />
        <Enum name="DIVA_4" start="4" description="f(ACLK)/16" />
        <Enum name="DIVA_5" start="5" description="f(ACLK)/32" />
        <Enum name="DIVA_6" start="6" description="f(ACLK)/64" />
        <Enum name="DIVA_7" start="7" description="f(ACLK)/128" />
      </BitField>
      <BitField start="28" size="3" name="DIVS" description="SMCLK source divider">
        <Enum name="DIVS_0" start="0" description="f(SMCLK)/1" />
        <Enum name="DIVS_1" start="1" description="f(SMCLK)/2" />
        <Enum name="DIVS_2" start="2" description="f(SMCLK)/4" />
        <Enum name="DIVS_3" start="3" description="f(SMCLK)/8" />
        <Enum name="DIVS_4" start="4" description="f(SMCLK)/16" />
        <Enum name="DIVS_5" start="5" description="f(SMCLK)/32" />
        <Enum name="DIVS_6" start="6" description="f(SMCLK)/64" />
        <Enum name="DIVS_7" start="7" description="f(SMCLK)/128" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="CSCTL2" access="Read/Write" description="Control 2 Register" reset_value="0x00010003">
      <BitField start="0" size="2" name="LFXTDRIVE" description="LFXT oscillator current can be adjusted to its drive needs">
        <Enum name="LFXTDRIVE_0" start="0" description="Lowest drive strength and current consumption LFXT oscillator." />
        <Enum name="LFXTDRIVE_1" start="1" description="Increased drive strength LFXT oscillator." />
        <Enum name="LFXTDRIVE_2" start="2" description="Increased drive strength LFXT oscillator." />
        <Enum name="LFXTDRIVE_3" start="3" description="Maximum drive strength and maximum current consumption LFXT oscillator." />
      </BitField>
      <BitField start="7" size="1" name="LFXTAGCOFF" description="Disables the automatic gain control of the LFXT crystal">
        <Enum name="LFXTAGCOFF_0" start="0" description="AGC enabled." />
        <Enum name="LFXTAGCOFF_1" start="1" description="AGC disabled." />
      </BitField>
      <BitField start="8" size="1" name="LFXT_EN" description="Turns on the LFXT oscillator regardless if used as a clock resource">
        <Enum name="LFXT_EN_0" start="0" description="LFXT is on if it is used as a source for ACLK, MCLK, HSMCLK , or SMCLK&#xa;and is selected via the port selection and not in bypass mode of operation." />
        <Enum name="LFXT_EN_1" start="1" description="LFXT is on if LFXT is selected via the port selection and LFXT is not in&#xa;bypass mode of operation." />
      </BitField>
      <BitField start="9" size="1" name="LFXTBYPASS" description="LFXT bypass select">
        <Enum name="LFXTBYPASS_0" start="0" description="LFXT sourced by external crystal." />
        <Enum name="LFXTBYPASS_1" start="1" description="LFXT sourced by external square wave." />
      </BitField>
      <BitField start="16" size="1" name="HFXTDRIVE" description="HFXT oscillator drive selection">
        <Enum name="HFXTDRIVE_0" start="0" description="To be used for HFXTFREQ setting 000b" />
        <Enum name="HFXTDRIVE_1" start="1" description="To be used for HFXTFREQ settings 001b to 110b" />
      </BitField>
      <BitField start="20" size="3" name="HFXTFREQ" description="HFXT frequency selection">
        <Enum name="HFXTFREQ_0" start="0" description="1 MHz to 4 MHz" />
        <Enum name="HFXTFREQ_1" start="1" description="&gt;4 MHz to 8 MHz" />
        <Enum name="HFXTFREQ_2" start="2" description="&gt;8 MHz to 16 MHz" />
        <Enum name="HFXTFREQ_3" start="3" description="&gt;16 MHz to 24 MHz" />
        <Enum name="HFXTFREQ_4" start="4" description="&gt;24 MHz to 32 MHz" />
        <Enum name="HFXTFREQ_5" start="5" description="&gt;32 MHz to 40 MHz" />
        <Enum name="HFXTFREQ_6" start="6" description="&gt;40 MHz to 48 MHz" />
      </BitField>
      <BitField start="24" size="1" name="HFXT_EN" description="Turns on the HFXT oscillator regardless if used as a clock resource">
        <Enum name="HFXT_EN_0" start="0" description="HFXT is on if it is used as a source for MCLK, HSMCLK , or SMCLK and is selected via the port selection and not in bypass mode of operation." />
        <Enum name="HFXT_EN_1" start="1" description="HFXT is on if HFXT is selected via the port selection and HFXT is not in bypass mode of operation." />
      </BitField>
      <BitField start="25" size="1" name="HFXTBYPASS" description="HFXT bypass select">
        <Enum name="HFXTBYPASS_0" start="0" description="HFXT sourced by external crystal." />
        <Enum name="HFXTBYPASS_1" start="1" description="HFXT sourced by external square wave." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="CSCTL3" access="Read/Write" description="Control 3 Register" reset_value="0x00000bbb" reset_mask="0xffffffff">
      <BitField start="0" size="2" name="FCNTLF" description="Start flag counter for LFXT">
        <Enum name="FCNTLF_0" start="0" description="4096 cycles" />
        <Enum name="FCNTLF_1" start="1" description="8192 cycles" />
        <Enum name="FCNTLF_2" start="2" description="16384 cycles" />
        <Enum name="FCNTLF_3" start="3" description="32768 cycles" />
      </BitField>
      <BitField start="2" size="1" name="RFCNTLF" description="Reset start fault counter for LFXT">
        <Enum name="RFCNTLF_0" start="0" description="Not applicable. Always reads as zero due to self clearing." />
        <Enum name="RFCNTLF_1" start="1" description="Restarts the counter immediately." />
      </BitField>
      <BitField start="3" size="1" name="FCNTLF_EN" description="Enable start fault counter for LFXT">
        <Enum name="FCNTLF_EN_0" start="0" description="Startup fault counter disabled. Counter is cleared." />
        <Enum name="FCNTLF_EN_1" start="1" description="Startup fault counter enabled." />
      </BitField>
      <BitField start="4" size="2" name="FCNTHF" description="Start flag counter for HFXT">
        <Enum name="FCNTHF_0" start="0" description="2048 cycles" />
        <Enum name="FCNTHF_1" start="1" description="4096 cycles" />
        <Enum name="FCNTHF_2" start="2" description="8192 cycles" />
        <Enum name="FCNTHF_3" start="3" description="16384 cycles" />
      </BitField>
      <BitField start="6" size="1" name="RFCNTHF" description="Reset start fault counter for HFXT">
        <Enum name="RFCNTHF_0" start="0" description="Not applicable. Always reads as zero due to self clearing." />
        <Enum name="RFCNTHF_1" start="1" description="Restarts the counter immediately." />
      </BitField>
      <BitField start="7" size="1" name="FCNTHF_EN" description="Enable start fault counter for HFXT">
        <Enum name="FCNTHF_EN_0" start="0" description="Startup fault counter disabled. Counter is cleared." />
        <Enum name="FCNTHF_EN_1" start="1" description="Startup fault counter enabled." />
      </BitField>
      <BitField start="8" size="2" name="FCNTHF2" description="Start flag counter for HFXT2">
        <Enum name="FCNTHF2_0" start="0" description="2048 cycles" />
        <Enum name="FCNTHF2_1" start="1" description="4096 cycles" />
        <Enum name="FCNTHF2_2" start="2" description="8192 cycles" />
        <Enum name="FCNTHF2_3" start="3" description="16384 cycles" />
      </BitField>
      <BitField start="10" size="1" name="RFCNTHF2" description="Reset start fault counter for HFXT2">
        <Enum name="RFCNTHF2_0" start="0" description="Not applicable. Always reads as zero due to self clearing." />
        <Enum name="RFCNTHF2_1" start="1" description="Restarts the counter immediately." />
      </BitField>
      <BitField start="11" size="1" name="FCNTHF2_EN" description="Enable start fault counter for HFXT2">
        <Enum name="FCNTHF2_EN_0" start="0" description="Startup fault counter disabled. Counter is cleared." />
        <Enum name="FCNTHF2_EN_1" start="1" description="Startup fault counter enabled." />
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="CSCLKEN" access="Read/Write" description="Clock Enable Register" reset_value="0x0000000f" reset_mask="0xffff847f">
      <BitField start="0" size="1" name="ACLK_EN" description="ACLK system clock conditional request enable">
        <Enum name="ACLK_EN_0" start="0" description="ACLK disabled regardless of conditional clock requests" />
        <Enum name="ACLK_EN_1" start="1" description="ACLK enabled based on any conditional clock requests" />
      </BitField>
      <BitField start="1" size="1" name="MCLK_EN" description="MCLK system clock conditional request enable">
        <Enum name="MCLK_EN_0" start="0" description="MCLK disabled regardless of conditional clock requests" />
        <Enum name="MCLK_EN_1" start="1" description="MCLK enabled based on any conditional clock requests" />
      </BitField>
      <BitField start="2" size="1" name="HSMCLK_EN" description="HSMCLK system clock conditional request enable">
        <Enum name="HSMCLK_EN_0" start="0" description="HSMCLK disabled regardless of conditional clock requests" />
        <Enum name="HSMCLK_EN_1" start="1" description="HSMCLK enabled based on any conditional clock requests" />
      </BitField>
      <BitField start="3" size="1" name="SMCLK_EN" description="SMCLK system clock conditional request enable">
        <Enum name="SMCLK_EN_0" start="0" description="SMCLK disabled regardless of conditional clock requests." />
        <Enum name="SMCLK_EN_1" start="1" description="SMCLK enabled based on any conditional clock requests" />
      </BitField>
      <BitField start="8" size="1" name="VLO_EN" description="Turns on the VLO oscillator">
        <Enum name="VLO_EN_0" start="0" description="VLO is on only if it is used as a source for ACLK, MCLK, HSMCLK or SMCLK." />
        <Enum name="VLO_EN_1" start="1" description="VLO is on" />
      </BitField>
      <BitField start="9" size="1" name="REFO_EN" description="Turns on the REFO oscillator">
        <Enum name="REFO_EN_0" start="0" description="REFO is on only if it is used as a source for ACLK, MCLK, HSMCLK or SMCLK" />
        <Enum name="REFO_EN_1" start="1" description="REFO is on" />
      </BitField>
      <BitField start="10" size="1" name="MODOSC_EN" description="Turns on the MODOSC oscillator">
        <Enum name="MODOSC_EN_0" start="0" description="MODOSC is on only if it is used as a source for ACLK, MCLK, HSMCLK or SMCLK" />
        <Enum name="MODOSC_EN_1" start="1" description="MODOSC is on" />
      </BitField>
      <BitField start="15" size="1" name="REFOFSEL" description="Selects REFO nominal frequency">
        <Enum name="REFOFSEL_0" start="0" description="32 kHz" />
        <Enum name="REFOFSEL_1" start="1" description="128 kHz" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="CSSTAT" access="ReadOnly" description="Status Register" reset_value="0x00000003" reset_mask="0xffff01ff">
      <BitField start="0" size="1" name="DCO_ON" description="DCO status">
        <Enum name="DCO_ON_0" start="0" description="Inactive" />
        <Enum name="DCO_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="1" size="1" name="DCOBIAS_ON" description="DCO bias status">
        <Enum name="DCOBIAS_ON_0" start="0" description="Inactive" />
        <Enum name="DCOBIAS_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="2" size="1" name="HFXT_ON" description="HFXT status">
        <Enum name="HFXT_ON_0" start="0" description="Inactive" />
        <Enum name="HFXT_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="3" size="1" name="HFXT2_ON" description="HFXT2 status">
        <Enum name="HFXT2_ON_0" start="0" description="Inactive" />
        <Enum name="HFXT2_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="4" size="1" name="MODOSC_ON" description="MODOSC status">
        <Enum name="MODOSC_ON_0" start="0" description="Inactive" />
        <Enum name="MODOSC_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="5" size="1" name="VLO_ON" description="VLO status">
        <Enum name="VLO_ON_0" start="0" description="Inactive" />
        <Enum name="VLO_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="6" size="1" name="LFXT_ON" description="LFXT status">
        <Enum name="LFXT_ON_0" start="0" description="Inactive" />
        <Enum name="LFXT_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="7" size="1" name="REFO_ON" description="REFO status">
        <Enum name="REFO_ON_0" start="0" description="Inactive" />
        <Enum name="REFO_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="16" size="1" name="ACLK_ON" description="ACLK system clock status">
        <Enum name="ACLK_ON_0" start="0" description="Inactive" />
        <Enum name="ACLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="17" size="1" name="MCLK_ON" description="MCLK system clock status">
        <Enum name="MCLK_ON_0" start="0" description="Inactive" />
        <Enum name="MCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="18" size="1" name="HSMCLK_ON" description="HSMCLK system clock status">
        <Enum name="HSMCLK_ON_0" start="0" description="Inactive" />
        <Enum name="HSMCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="19" size="1" name="SMCLK_ON" description="SMCLK system clock status">
        <Enum name="SMCLK_ON_0" start="0" description="Inactive" />
        <Enum name="SMCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="20" size="1" name="MODCLK_ON" description="MODCLK system clock status">
        <Enum name="MODCLK_ON_0" start="0" description="Inactive" />
        <Enum name="MODCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="21" size="1" name="VLOCLK_ON" description="VLOCLK system clock status">
        <Enum name="VLOCLK_ON_0" start="0" description="Inactive" />
        <Enum name="VLOCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="22" size="1" name="LFXTCLK_ON" description="LFXTCLK system clock status">
        <Enum name="LFXTCLK_ON_0" start="0" description="Inactive" />
        <Enum name="LFXTCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="23" size="1" name="REFOCLK_ON" description="REFOCLK system clock status">
        <Enum name="REFOCLK_ON_0" start="0" description="Inactive" />
        <Enum name="REFOCLK_ON_1" start="1" description="Active" />
      </BitField>
      <BitField start="24" size="1" name="ACLK_READY" description="ACLK Ready status">
        <Enum name="ACLK_READY_0" start="0" description="Not ready" />
        <Enum name="ACLK_READY_1" start="1" description="Ready" />
      </BitField>
      <BitField start="25" size="1" name="MCLK_READY" description="MCLK Ready status">
        <Enum name="MCLK_READY_0" start="0" description="Not ready" />
        <Enum name="MCLK_READY_1" start="1" description="Ready" />
      </BitField>
      <BitField start="26" size="1" name="HSMCLK_READY" description="HSMCLK Ready status">
        <Enum name="HSMCLK_READY_0" start="0" description="Not ready" />
        <Enum name="HSMCLK_READY_1" start="1" description="Ready" />
      </BitField>
      <BitField start="27" size="1" name="SMCLK_READY" description="SMCLK Ready status">
        <Enum name="SMCLK_READY_0" start="0" description="Not ready" />
        <Enum name="SMCLK_READY_1" start="1" description="Ready" />
      </BitField>
      <BitField start="28" size="1" name="BCLK_READY" description="BCLK Ready status">
        <Enum name="BCLK_READY_0" start="0" description="Not ready" />
        <Enum name="BCLK_READY_1" start="1" description="Ready" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="CSIE" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="LFXTIE" description="LFXT oscillator fault flag interrupt enable">
        <Enum name="LFXTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="LFXTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="HFXTIE" description="HFXT oscillator fault flag interrupt enable">
        <Enum name="HFXTIE_0" start="0" description="Interrupt disabled" />
        <Enum name="HFXTIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="HFXT2IE" description="HFXT2 oscillator fault flag interrupt enable">
        <Enum name="HFXT2IE_0" start="0" description="Interrupt disabled" />
        <Enum name="HFXT2IE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="DCOR_OPNIE" description="DCO external resistor open circuit fault flag interrupt enable.">
        <Enum name="DCOR_OPNIE_0" start="0" description="Interrupt disabled" />
        <Enum name="DCOR_OPNIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="FCNTLFIE" description="Start fault counter interrupt enable LFXT">
        <Enum name="FCNTLFIE_0" start="0" description="Interrupt disabled" />
        <Enum name="FCNTLFIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="FCNTHFIE" description="Start fault counter interrupt enable HFXT">
        <Enum name="FCNTHFIE_0" start="0" description="Interrupt disabled" />
        <Enum name="FCNTHFIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="FCNTHF2IE" description="Start fault counter interrupt enable HFXT2">
        <Enum name="FCNTHF2IE_0" start="0" description="Interrupt disabled" />
        <Enum name="FCNTHF2IE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="PLLOOLIE" description="PLL out-of-lock interrupt enable">
        <Enum name="PLLOOLIE_0" start="0" description="Interrupt disabled" />
        <Enum name="PLLOOLIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="PLLLOSIE" description="PLL loss-of-signal interrupt enable">
        <Enum name="PLLLOSIE_0" start="0" description="Interrupt disabled" />
        <Enum name="PLLLOSIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="PLLOORIE" description="PLL out-of-range interrupt enable">
        <Enum name="PLLOORIE_0" start="0" description="Interrupt disabled" />
        <Enum name="PLLOORIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="CALIE" description="REFCNT period counter interrupt enable">
        <Enum name="CALIE_0" start="0" description="Interrupt disabled" />
        <Enum name="CALIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="CSIFG" access="ReadOnly" description="Interrupt Flag Register" reset_value="0x00000001" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="LFXTIFG" description="LFXT oscillator fault flag">
        <Enum name="LFXTIFG_0" start="0" description="No fault condition occurred after the last reset" />
        <Enum name="LFXTIFG_1" start="1" description="LFXT fault. A LFXT fault occurred after the last reset" />
      </BitField>
      <BitField start="1" size="1" name="HFXTIFG" description="HFXT oscillator fault flag">
        <Enum name="HFXTIFG_0" start="0" description="No fault condition occurred after the last reset" />
        <Enum name="HFXTIFG_1" start="1" description="HFXT fault. A HFXT fault occurred after the last reset" />
      </BitField>
      <BitField start="2" size="1" name="HFXT2IFG" description="HFXT2 oscillator fault flag">
        <Enum name="HFXT2IFG_0" start="0" description="No fault condition occurred after the last reset" />
        <Enum name="HFXT2IFG_1" start="1" description="HFXT2 fault. A HFXT2 fault occurred after the last reset" />
      </BitField>
      <BitField start="5" size="1" name="DCOR_SHTIFG" description="DCO external resistor short circuit fault flag.">
        <Enum name="DCOR_SHTIFG_0" start="0" description="DCO external resistor present" />
        <Enum name="DCOR_SHTIFG_1" start="1" description="DCO external resistor short circuit fault" />
      </BitField>
      <BitField start="6" size="1" name="DCOR_OPNIFG" description="DCO external resistor open circuit fault flag.">
        <Enum name="DCOR_OPNIFG_0" start="0" description="DCO external resistor present" />
        <Enum name="DCOR_OPNIFG_1" start="1" description="DCO external resistor open circuit fault" />
      </BitField>
      <BitField start="8" size="1" name="FCNTLFIFG" description="Start fault counter interrupt flag LFXT">
        <Enum name="FCNTLFIFG_0" start="0" description="Start counter not expired" />
        <Enum name="FCNTLFIFG_1" start="1" description="Start counter expired" />
      </BitField>
      <BitField start="9" size="1" name="FCNTHFIFG" description="Start fault counter interrupt flag HFXT">
        <Enum name="FCNTHFIFG_0" start="0" description="Start counter not expired" />
        <Enum name="FCNTHFIFG_1" start="1" description="Start counter expired" />
      </BitField>
      <BitField start="11" size="1" name="FCNTHF2IFG" description="Start fault counter interrupt flag HFXT2">
        <Enum name="FCNTHF2IFG_0" start="0" description="Start counter not expired" />
        <Enum name="FCNTHF2IFG_1" start="1" description="Start counter expired" />
      </BitField>
      <BitField start="12" size="1" name="PLLOOLIFG" description="PLL out-of-lock interrupt flag">
        <Enum name="PLLOOLIFG_0" start="0" description="No interrupt pending" />
        <Enum name="PLLOOLIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="13" size="1" name="PLLLOSIFG" description="PLL loss-of-signal interrupt flag">
        <Enum name="PLLLOSIFG_0" start="0" description="No interrupt pending" />
        <Enum name="PLLLOSIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="14" size="1" name="PLLOORIFG" description="PLL out-of-range interrupt flag">
        <Enum name="PLLOORIFG_0" start="0" description="No interrupt pending" />
        <Enum name="PLLOORIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="15" size="1" name="CALIFG" description="REFCNT period counter expired">
        <Enum name="CALIFG_0" start="0" description="REFCNT period counter not expired" />
        <Enum name="CALIFG_1" start="1" description="REFCNT period counter expired" />
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="CSCLRIFG" access="WriteOnly" description="Clear Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR_LFXTIFG" description="Clear LFXT oscillator fault interrupt flag">
        <Enum name="CLR_LFXTIFG_0" start="0" description="No effect" />
        <Enum name="CLR_LFXTIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="1" size="1" name="CLR_HFXTIFG" description="Clear HFXT oscillator fault interrupt flag">
        <Enum name="CLR_HFXTIFG_0" start="0" description="No effect" />
        <Enum name="CLR_HFXTIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="2" size="1" name="CLR_HFXT2IFG" description="Clear HFXT2 oscillator fault interrupt flag">
        <Enum name="CLR_HFXT2IFG_0" start="0" description="No effect" />
        <Enum name="CLR_HFXT2IFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="6" size="1" name="CLR_DCOR_OPNIFG" description="Clear DCO external resistor open circuit fault interrupt flag.">
        <Enum name="CLR_DCOR_OPNIFG_0" start="0" description="No effect" />
        <Enum name="CLR_DCOR_OPNIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="15" size="1" name="CLR_CALIFG" description="REFCNT period counter clear interrupt flag">
        <Enum name="CLR_CALIFG_0" start="0" description="No effect" />
        <Enum name="CLR_CALIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="8" size="1" name="CLR_FCNTLFIFG" description="Start fault counter clear interrupt flag LFXT">
        <Enum name="CLR_FCNTLFIFG_0" start="0" description="No effect" />
        <Enum name="CLR_FCNTLFIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="9" size="1" name="CLR_FCNTHFIFG" description="Start fault counter clear interrupt flag HFXT">
        <Enum name="CLR_FCNTHFIFG_0" start="0" description="No effect" />
        <Enum name="CLR_FCNTHFIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="10" size="1" name="CLR_FCNTHF2IFG" description="Start fault counter clear interrupt flag HFXT2">
        <Enum name="CLR_FCNTHF2IFG_0" start="0" description="No effect" />
        <Enum name="CLR_FCNTHF2IFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="12" size="1" name="CLR_PLLOOLIFG" description="PLL out-of-lock clear interrupt flag">
        <Enum name="CLR_PLLOOLIFG_0" start="0" description="No effect" />
        <Enum name="CLR_PLLOOLIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="13" size="1" name="CLR_PLLLOSIFG" description="PLL loss-of-signal clear interrupt flag">
        <Enum name="CLR_PLLLOSIFG_0" start="0" description="No effect" />
        <Enum name="CLR_PLLLOSIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
      <BitField start="14" size="1" name="CLR_PLLOORIFG" description="PLL out-of-range clear interrupt flag">
        <Enum name="CLR_PLLOORIFG_0" start="0" description="No effect" />
        <Enum name="CLR_PLLOORIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="CSSETIFG" access="WriteOnly" description="Set Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SET_LFXTIFG" description="Set LFXT oscillator fault interrupt flag">
        <Enum name="SET_LFXTIFG_0" start="0" description="No effect" />
        <Enum name="SET_LFXTIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="1" size="1" name="SET_HFXTIFG" description="Set HFXT oscillator fault interrupt flag">
        <Enum name="SET_HFXTIFG_0" start="0" description="No effect" />
        <Enum name="SET_HFXTIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="2" size="1" name="SET_HFXT2IFG" description="Set HFXT2 oscillator fault interrupt flag">
        <Enum name="SET_HFXT2IFG_0" start="0" description="No effect" />
        <Enum name="SET_HFXT2IFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="6" size="1" name="SET_DCOR_OPNIFG" description="Set DCO external resistor open circuit fault interrupt flag.">
        <Enum name="SET_DCOR_OPNIFG_0" start="0" description="No effect" />
        <Enum name="SET_DCOR_OPNIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="15" size="1" name="SET_CALIFG" description="REFCNT period counter set interrupt flag">
        <Enum name="SET_CALIFG_0" start="0" description="No effect" />
        <Enum name="SET_CALIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="9" size="1" name="SET_FCNTHFIFG" description="Start fault counter set interrupt flag HFXT">
        <Enum name="SET_FCNTHFIFG_0" start="0" description="No effect" />
        <Enum name="SET_FCNTHFIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="10" size="1" name="SET_FCNTHF2IFG" description="Start fault counter set interrupt flag HFXT2">
        <Enum name="SET_FCNTHF2IFG_0" start="0" description="No effect" />
        <Enum name="SET_FCNTHF2IFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="8" size="1" name="SET_FCNTLFIFG" description="Start fault counter set interrupt flag LFXT">
        <Enum name="SET_FCNTLFIFG_0" start="0" description="No effect" />
        <Enum name="SET_FCNTLFIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="12" size="1" name="SET_PLLOOLIFG" description="PLL out-of-lock set interrupt flag">
        <Enum name="SET_PLLOOLIFG_0" start="0" description="No effect" />
        <Enum name="SET_PLLOOLIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="13" size="1" name="SET_PLLLOSIFG" description="PLL loss-of-signal set interrupt flag">
        <Enum name="SET_PLLLOSIFG_0" start="0" description="No effect" />
        <Enum name="SET_PLLLOSIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
      <BitField start="14" size="1" name="SET_PLLOORIFG" description="PLL out-of-range set interrupt flag">
        <Enum name="SET_PLLOORIFG_0" start="0" description="No effect" />
        <Enum name="SET_PLLOORIFG_1" start="1" description="Set pending interrupt flag" />
      </BitField>
    </Register>
    <Register start="+0x60" size="4" name="CSDCOERCAL0" access="Read/Write" description="DCO External Resistor Cailbration 0 Register" reset_value="0x01000000">
      <BitField start="0" size="2" name="DCO_TCCAL" description="DCO Temperature compensation calibration" />
      <BitField start="16" size="10" name="DCO_FCAL_RSEL04" description="DCO frequency calibration for DCO frequency range (DCORSEL) 0 to 4." />
    </Register>
    <Register start="+0x64" size="4" name="CSDCOERCAL1" access="Read/Write" description="DCO External Resistor Calibration 1 Register" reset_value="0x00000100" reset_mask="0xffffffff">
      <BitField start="0" size="10" name="DCO_FCAL_RSEL5" description="DCO frequency calibration for DCO frequency range (DCORSEL) 5." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PSS" start="0x40010800" description="PSS">
    <Register start="+0x0" size="4" name="PSSKEY" access="Read/Write" description="Key Register" reset_value="0x0000a596" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="PSSKEY" description="PSS control key" />
    </Register>
    <Register start="+0x4" size="4" name="PSSCTL0" access="Read/Write" description="Control 0 Register" reset_value="0x00002000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SVSMHOFF" description="SVSM high-side off">
        <Enum name="SVSMHOFF_0" start="0" description="The SVSMH is on" />
        <Enum name="SVSMHOFF_1" start="1" description="The SVSMH is off" />
      </BitField>
      <BitField start="1" size="1" name="SVSMHLP" description="SVSM high-side low power normal performance mode">
        <Enum name="SVSMHLP_0" start="0" description="Full performance mode. See the device-specific data sheet for response times." />
        <Enum name="SVSMHLP_1" start="1" description="Low power normal performance mode in LPM3, LPM4, and LPMx.5, full performance in all other modes. See the device-specific data sheet for response times." />
      </BitField>
      <BitField start="2" size="1" name="SVSMHS" description="Supply supervisor or monitor selection for the high-side">
        <Enum name="SVSMHS_0" start="0" description="Configure as SVSH" />
        <Enum name="SVSMHS_1" start="1" description="Configure as SVMH" />
      </BitField>
      <BitField start="3" size="3" name="SVSMHTH" description="SVSM high-side reset voltage level" />
      <BitField start="6" size="1" name="SVMHOE" description="SVSM high-side output enable">
        <Enum name="SVMHOE_0" start="0" description="SVSMHIFG bit is not output" />
        <Enum name="SVMHOE_1" start="1" description="SVSMHIFG bit is output to the device SVMHOUT pin. The device-specific port logic must be configured accordingly" />
      </BitField>
      <BitField start="7" size="1" name="SVMHOUTPOLAL" description="SVMHOUT pin polarity active low">
        <Enum name="SVMHOUTPOLAL_0" start="0" description="SVMHOUT is active high. An error condition is signaled by a 1 at the SVMHOUT pin" />
        <Enum name="SVMHOUTPOLAL_1" start="1" description="SVMHOUT is active low. An error condition is signaled by a 0 at the SVMHOUT pin" />
      </BitField>
      <BitField start="10" size="1" name="DCDC_FORCE" description="Force DC-DC regulator operation">
        <Enum name="DCDC_FORCE_0" start="0" description="DC-DC regulator operation not forced. Automatic fail-safe mechanism switches the core voltage regulator from DC-DC to LDO when the supply voltage falls below the minimum supply voltage necessary for DC-DC operation." />
        <Enum name="DCDC_FORCE_1" start="1" description="DC-DC regulator operation forced. Automatic fail-safe mechanism is disabled and device continues to operate out of DC-DC regulator." />
      </BitField>
      <BitField start="12" size="2" name="VCORETRAN" description="Controls core voltage level transition time">
        <Enum name="VCORETRAN_0" start="0" description="32 s / 100 mV" />
        <Enum name="VCORETRAN_1" start="1" description="64 s / 100 mV" />
        <Enum name="VCORETRAN_2" start="2" description="128 s / 100 mV (default)" />
        <Enum name="VCORETRAN_3" start="3" description="256 s / 100 mV" />
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="PSSIE" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="SVSMHIE" description="High-side SVSM interrupt enable">
        <Enum name="SVSMHIE_0" start="0" description="Interrupt disabled" />
        <Enum name="SVSMHIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="PSSIFG" access="ReadOnly" description="Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="SVSMHIFG" description="High-side SVSM interrupt flag">
        <Enum name="SVSMHIFG_0" start="0" description="No interrupt pending" />
        <Enum name="SVSMHIFG_1" start="1" description="Interrupt due to SVSMH" />
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="PSSCLRIFG" access="Read/Write" description="Clear Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="CLRSVSMHIFG" description="SVSMH clear interrupt flag">
        <Enum name="CLRSVSMHIFG_0" start="0" description="No effect" />
        <Enum name="CLRSVSMHIFG_1" start="1" description="Clear pending interrupt flag" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FLCTL" start="0x40011000" description="FLCTL">
    <Register start="+0x0" size="4" name="FLCTL_POWER_STAT" access="ReadOnly" description="Power Status Register" reset_value="0x00000080" reset_mask="0xffffffff">
      <BitField start="0" size="3" name="PSTAT" description="Flash power status">
        <Enum name="PSTAT_0" start="0" description="Flash IP in power-down mode" />
        <Enum name="PSTAT_1" start="1" description="Flash IP Vdd domain power-up in progress" />
        <Enum name="PSTAT_2" start="2" description="PSS LDO_GOOD, IREF_OK and VREF_OK check in progress" />
        <Enum name="PSTAT_3" start="3" description="Flash IP SAFE_LV check in progress" />
        <Enum name="PSTAT_4" start="4" description="Flash IP Active" />
        <Enum name="PSTAT_5" start="5" description="Flash IP Active in Low-Frequency Active and Low-Frequency LPM0 modes." />
        <Enum name="PSTAT_6" start="6" description="Flash IP in Standby mode" />
        <Enum name="PSTAT_7" start="7" description="Flash IP in Current mirror boost state" />
      </BitField>
      <BitField start="3" size="1" name="LDOSTAT" description="PSS FLDO GOOD status">
        <Enum name="LDOSTAT_0" start="0" description="FLDO not GOOD" />
        <Enum name="LDOSTAT_1" start="1" description="FLDO GOOD" />
      </BitField>
      <BitField start="4" size="1" name="VREFSTAT" description="PSS VREF stable status">
        <Enum name="VREFSTAT_0" start="0" description="Flash LDO not stable" />
        <Enum name="VREFSTAT_1" start="1" description="Flash LDO stable" />
      </BitField>
      <BitField start="5" size="1" name="IREFSTAT" description="PSS IREF stable status">
        <Enum name="IREFSTAT_0" start="0" description="IREF not stable" />
        <Enum name="IREFSTAT_1" start="1" description="IREF stable" />
      </BitField>
      <BitField start="6" size="1" name="TRIMSTAT" description="PSS trim done status">
        <Enum name="TRIMSTAT_0" start="0" description="PSS trim not complete" />
        <Enum name="TRIMSTAT_1" start="1" description="PSS trim complete" />
      </BitField>
      <BitField start="7" size="1" name="RD_2T" description="Indicates if Flash is being accessed in 2T mode">
        <Enum name="RD_2T_0" start="0" description="Flash reads are in 1T mode" />
        <Enum name="RD_2T_1" start="1" description="Flash reads are in 2T mode" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FLCTL_BANK0_RDCTL" access="Read/Write" description="Bank0 Read Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="4" name="RD_MODE" description="Flash read mode control setting for Bank 0">
        <Enum name="RD_MODE_0" start="0" description="Normal read mode" />
        <Enum name="RD_MODE_1" start="1" description="Read Margin 0" />
        <Enum name="RD_MODE_2" start="2" description="Read Margin 1" />
        <Enum name="RD_MODE_3" start="3" description="Program Verify" />
        <Enum name="RD_MODE_4" start="4" description="Erase Verify" />
        <Enum name="RD_MODE_5" start="5" description="Leakage Verify" />
        <Enum name="RD_MODE_9" start="9" description="Read Margin 0B" />
        <Enum name="RD_MODE_10" start="10" description="Read Margin 1B" />
      </BitField>
      <BitField start="4" size="1" name="BUFI" description="Enables read buffering feature for instruction fetches to this Bank" />
      <BitField start="5" size="1" name="BUFD" description="Enables read buffering feature for data reads to this Bank" />
      <BitField start="12" size="4" name="WAIT" description="Number of wait states for read">
        <Enum name="WAIT_0" start="0" description="0 wait states" />
        <Enum name="WAIT_1" start="1" description="1 wait states" />
        <Enum name="WAIT_2" start="2" description="2 wait states" />
        <Enum name="WAIT_3" start="3" description="3 wait states" />
        <Enum name="WAIT_4" start="4" description="4 wait states" />
        <Enum name="WAIT_5" start="5" description="5 wait states" />
        <Enum name="WAIT_6" start="6" description="6 wait states" />
        <Enum name="WAIT_7" start="7" description="7 wait states" />
        <Enum name="WAIT_8" start="8" description="8 wait states" />
        <Enum name="WAIT_9" start="9" description="9 wait states" />
        <Enum name="WAIT_10" start="10" description="10 wait states" />
        <Enum name="WAIT_11" start="11" description="11 wait states" />
        <Enum name="WAIT_12" start="12" description="12 wait states" />
        <Enum name="WAIT_13" start="13" description="13 wait states" />
        <Enum name="WAIT_14" start="14" description="14 wait states" />
        <Enum name="WAIT_15" start="15" description="15 wait states" />
      </BitField>
      <BitField start="16" size="4" name="RD_MODE_STATUS" description="Read mode">
        <Enum name="RD_MODE_STATUS_0" start="0" description="Normal read mode" />
        <Enum name="RD_MODE_STATUS_1" start="1" description="Read Margin 0" />
        <Enum name="RD_MODE_STATUS_2" start="2" description="Read Margin 1" />
        <Enum name="RD_MODE_STATUS_3" start="3" description="Program Verify" />
        <Enum name="RD_MODE_STATUS_4" start="4" description="Erase Verify" />
        <Enum name="RD_MODE_STATUS_5" start="5" description="Leakage Verify" />
        <Enum name="RD_MODE_STATUS_9" start="9" description="Read Margin 0B" />
        <Enum name="RD_MODE_STATUS_10" start="10" description="Read Margin 1B" />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FLCTL_BANK1_RDCTL" access="Read/Write" description="Bank1 Read Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="4" name="RD_MODE" description="Flash read mode control setting for Bank 0">
        <Enum name="RD_MODE_0" start="0" description="Normal read mode" />
        <Enum name="RD_MODE_1" start="1" description="Read Margin 0" />
        <Enum name="RD_MODE_2" start="2" description="Read Margin 1" />
        <Enum name="RD_MODE_3" start="3" description="Program Verify" />
        <Enum name="RD_MODE_4" start="4" description="Erase Verify" />
        <Enum name="RD_MODE_5" start="5" description="Leakage Verify" />
        <Enum name="RD_MODE_9" start="9" description="Read Margin 0B" />
        <Enum name="RD_MODE_10" start="10" description="Read Margin 1B" />
      </BitField>
      <BitField start="4" size="1" name="BUFI" description="Enables read buffering feature for instruction fetches to this Bank" />
      <BitField start="5" size="1" name="BUFD" description="Enables read buffering feature for data reads to this Bank" />
      <BitField start="16" size="4" name="RD_MODE_STATUS" description="Read mode">
        <Enum name="RD_MODE_STATUS_0" start="0" description="Normal read mode" />
        <Enum name="RD_MODE_STATUS_1" start="1" description="Read Margin 0" />
        <Enum name="RD_MODE_STATUS_2" start="2" description="Read Margin 1" />
        <Enum name="RD_MODE_STATUS_3" start="3" description="Program Verify" />
        <Enum name="RD_MODE_STATUS_4" start="4" description="Erase Verify" />
        <Enum name="RD_MODE_STATUS_5" start="5" description="Leakage Verify" />
        <Enum name="RD_MODE_STATUS_9" start="9" description="Read Margin 0B" />
        <Enum name="RD_MODE_STATUS_10" start="10" description="Read Margin 1B" />
      </BitField>
      <BitField start="12" size="4" name="WAIT" description="Number of wait states for read">
        <Enum name="WAIT_0" start="0" description="0 wait states" />
        <Enum name="WAIT_1" start="1" description="1 wait states" />
        <Enum name="WAIT_2" start="2" description="2 wait states" />
        <Enum name="WAIT_3" start="3" description="3 wait states" />
        <Enum name="WAIT_4" start="4" description="4 wait states" />
        <Enum name="WAIT_5" start="5" description="5 wait states" />
        <Enum name="WAIT_6" start="6" description="6 wait states" />
        <Enum name="WAIT_7" start="7" description="7 wait states" />
        <Enum name="WAIT_8" start="8" description="8 wait states" />
        <Enum name="WAIT_9" start="9" description="9 wait states" />
        <Enum name="WAIT_10" start="10" description="10 wait states" />
        <Enum name="WAIT_11" start="11" description="11 wait states" />
        <Enum name="WAIT_12" start="12" description="12 wait states" />
        <Enum name="WAIT_13" start="13" description="13 wait states" />
        <Enum name="WAIT_14" start="14" description="14 wait states" />
        <Enum name="WAIT_15" start="15" description="15 wait states" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FLCTL_RDBRST_CTLSTAT" access="Read/Write" description="Read Burst/Compare Control and Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="START" description="Start of burst/compare operation" />
      <BitField start="1" size="2" name="MEM_TYPE" description="Type of memory that burst is carried out on">
        <Enum name="MEM_TYPE_0" start="0" description="Main Memory" />
        <Enum name="MEM_TYPE_1" start="1" description="Information Memory" />
        <Enum name="MEM_TYPE_3" start="3" description="Engineering Memory" />
      </BitField>
      <BitField start="3" size="1" name="STOP_FAIL" description="Terminate burst/compare operation" />
      <BitField start="4" size="1" name="DATA_CMP" description="Data pattern used for comparison against memory read data">
        <Enum name="DATA_CMP_0" start="0" description="0000_0000_0000_0000_0000_0000_0000_0000" />
        <Enum name="DATA_CMP_1" start="1" description="FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF" />
      </BitField>
      <BitField start="6" size="1" name="TEST_EN" description="Enable comparison against test data compare registers" />
      <BitField start="16" size="2" name="BRST_STAT" description="Status of Burst/Compare operation">
        <Enum name="BRST_STAT_0" start="0" description="Idle" />
        <Enum name="BRST_STAT_1" start="1" description="Burst/Compare START bit written, but operation pending" />
        <Enum name="BRST_STAT_2" start="2" description="Burst/Compare in progress" />
        <Enum name="BRST_STAT_3" start="3" description="Burst complete (status of completed burst remains in this state unless explicitly cleared by SW)" />
      </BitField>
      <BitField start="18" size="1" name="CMP_ERR" description="Burst/Compare Operation encountered atleast one data" />
      <BitField start="19" size="1" name="ADDR_ERR" description="Burst/Compare Operation was terminated due to access to" />
      <BitField start="23" size="1" name="CLR_STAT" description="Clear status bits 19-16 of this register" />
    </Register>
    <Register start="+0x24" size="4" name="FLCTL_RDBRST_STARTADDR" access="Read/Write" description="Read Burst/Compare Start Address Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="21" name="START_ADDRESS" description="Start Address of Burst Operation" />
    </Register>
    <Register start="+0x28" size="4" name="FLCTL_RDBRST_LEN" access="Read/Write" description="Read Burst/Compare Length Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="21" name="BURST_LENGTH" description="Length of Burst Operation" />
    </Register>
    <Register start="+0x3C" size="4" name="FLCTL_RDBRST_FAILADDR" access="Read/Write" description="Read Burst/Compare Fail Address Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="21" name="FAIL_ADDRESS" description="Reflects address of last failed compare" />
    </Register>
    <Register start="+0x40" size="4" name="FLCTL_RDBRST_FAILCNT" access="Read/Write" description="Read Burst/Compare Fail Count Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="17" name="FAIL_COUNT" description="Number of failures encountered in burst operation" />
    </Register>
    <Register start="+0x50" size="4" name="FLCTL_PRG_CTLSTAT" access="Read/Write" description="Program Control and Status Register" reset_value="0x0000000c" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ENABLE" description="Master control for all word program operations">
        <Enum name="ENABLE_0" start="0" description="Word program operation disabled" />
        <Enum name="ENABLE_1" start="1" description="Word program operation enabled" />
      </BitField>
      <BitField start="1" size="1" name="MODE" description="Write mode">
        <Enum name="MODE_0" start="0" description="Write immediate mode. Starts program operation immediately on each write to the Flash" />
        <Enum name="MODE_1" start="1" description="Full word write mode. Flash controller collates data over multiple writes to compose the full 128bit word before initiating the program operation" />
      </BitField>
      <BitField start="2" size="1" name="VER_PRE" description="Controls automatic pre program verify operations">
        <Enum name="VER_PRE_0" start="0" description="No pre program verification" />
        <Enum name="VER_PRE_1" start="1" description="Pre verify feature automatically invoked for each write operation (irrespective of the mode)" />
      </BitField>
      <BitField start="3" size="1" name="VER_PST" description="Controls automatic post program verify operations">
        <Enum name="VER_PST_0" start="0" description="No post program verification" />
        <Enum name="VER_PST_1" start="1" description="Post verify feature automatically invoked for each write operation (irrespective of the mode)" />
      </BitField>
      <BitField start="16" size="2" name="STATUS" description="Status of program operations in the Flash memory">
        <Enum name="STATUS_0" start="0" description="Idle (no program operation currently active)" />
        <Enum name="STATUS_1" start="1" description="Single word program operation triggered, but pending" />
        <Enum name="STATUS_2" start="2" description="Single word program in progress" />
      </BitField>
      <BitField start="18" size="1" name="BNK_ACT" description="Bank active">
        <Enum name="BNK_ACT_0" start="0" description="Word in Bank0 being programmed" />
        <Enum name="BNK_ACT_1" start="1" description="Word in Bank1 being programmed" />
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="FLCTL_PRGBRST_CTLSTAT" access="Read/Write" description="Program Burst Control and Status Register" reset_value="0x000000c0" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="START" description="Trigger start of burst program operation" />
      <BitField start="1" size="2" name="TYPE" description="Type of memory that burst program is carried out on">
        <Enum name="TYPE_0" start="0" description="Main Memory" />
        <Enum name="TYPE_1" start="1" description="Information Memory" />
        <Enum name="TYPE_3" start="3" description="Engineering Memory" />
      </BitField>
      <BitField start="3" size="3" name="LEN" description="Length of burst">
        <Enum name="LEN_0" start="0" description="No burst operation" />
        <Enum name="LEN_1" start="1" description="1 word burst of 128 bits, starting with address in the FLCTL_PRGBRST_STARTADDR Register" />
        <Enum name="LEN_2" start="2" description="2*128 bits burst write, starting with address in the FLCTL_PRGBRST_STARTADDR Register" />
        <Enum name="LEN_3" start="3" description="3*128 bits burst write, starting with address in the FLCTL_PRGBRST_STARTADDR Register" />
        <Enum name="LEN_4" start="4" description="4*128 bits burst write, starting with address in the FLCTL_PRGBRST_STARTADDR Register" />
      </BitField>
      <BitField start="6" size="1" name="AUTO_PRE" description="Auto-Verify operation before the Burst Program">
        <Enum name="AUTO_PRE_0" start="0" description="No program verify operations carried out" />
        <Enum name="AUTO_PRE_1" start="1" description="Causes an automatic Burst Program Verify after the Burst Program Operation" />
      </BitField>
      <BitField start="7" size="1" name="AUTO_PST" description="Auto-Verify operation after the Burst Program">
        <Enum name="AUTO_PST_0" start="0" description="No program verify operations carried out" />
        <Enum name="AUTO_PST_1" start="1" description="Causes an automatic Burst Program Verify before the Burst Program Operation" />
      </BitField>
      <BitField start="16" size="3" name="BURST_STATUS" description="Status of a Burst Operation">
        <Enum name="BURST_STATUS_0" start="0" description="Idle (Burst not active)" />
        <Enum name="BURST_STATUS_1" start="1" description="Burst program started but pending" />
        <Enum name="BURST_STATUS_2" start="2" description="Burst active, with 1st 128 bit word being written into Flash" />
        <Enum name="BURST_STATUS_3" start="3" description="Burst active, with 2nd 128 bit word being written into Flash" />
        <Enum name="BURST_STATUS_4" start="4" description="Burst active, with 3rd 128 bit word being written into Flash" />
        <Enum name="BURST_STATUS_5" start="5" description="Burst active, with 4th 128 bit word being written into Flash" />
        <Enum name="BURST_STATUS_7" start="7" description="Burst Complete (status of completed burst remains in this state unless explicitly cleared by SW)" />
      </BitField>
      <BitField start="19" size="1" name="PRE_ERR" description="Burst Operation encountered preprogram auto-verify errors" />
      <BitField start="20" size="1" name="PST_ERR" description="Burst Operation encountered postprogram auto-verify errors" />
      <BitField start="21" size="1" name="ADDR_ERR" description="Burst Operation was terminated due to attempted program of reserved memory" />
      <BitField start="23" size="1" name="CLR_STAT" description="Clear status bits 21-16 of this register" />
    </Register>
    <Register start="+0x58" size="4" name="FLCTL_PRGBRST_STARTADDR" access="Read/Write" description="Program Burst Start Address Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="22" name="START_ADDRESS" description="Start Address of Program Burst Operation" />
    </Register>
    <Register start="+0x60" size="4" name="FLCTL_PRGBRST_DATA0_0" access="Read/Write" description="Program Burst Data0 Register0" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 0" />
    </Register>
    <Register start="+0x64" size="4" name="FLCTL_PRGBRST_DATA0_1" access="Read/Write" description="Program Burst Data0 Register1" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 0" />
    </Register>
    <Register start="+0x68" size="4" name="FLCTL_PRGBRST_DATA0_2" access="Read/Write" description="Program Burst Data0 Register2" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 0" />
    </Register>
    <Register start="+0x6C" size="4" name="FLCTL_PRGBRST_DATA0_3" access="Read/Write" description="Program Burst Data0 Register3" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 0" />
    </Register>
    <Register start="+0x70" size="4" name="FLCTL_PRGBRST_DATA1_0" access="Read/Write" description="Program Burst Data1 Register0" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 1" />
    </Register>
    <Register start="+0x74" size="4" name="FLCTL_PRGBRST_DATA1_1" access="Read/Write" description="Program Burst Data1 Register1" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 1" />
    </Register>
    <Register start="+0x78" size="4" name="FLCTL_PRGBRST_DATA1_2" access="Read/Write" description="Program Burst Data1 Register2" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 1" />
    </Register>
    <Register start="+0x7C" size="4" name="FLCTL_PRGBRST_DATA1_3" access="Read/Write" description="Program Burst Data1 Register3" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 1" />
    </Register>
    <Register start="+0x80" size="4" name="FLCTL_PRGBRST_DATA2_0" access="Read/Write" description="Program Burst Data2 Register0" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 2" />
    </Register>
    <Register start="+0x84" size="4" name="FLCTL_PRGBRST_DATA2_1" access="Read/Write" description="Program Burst Data2 Register1" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 2" />
    </Register>
    <Register start="+0x88" size="4" name="FLCTL_PRGBRST_DATA2_2" access="Read/Write" description="Program Burst Data2 Register2" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 2" />
    </Register>
    <Register start="+0x8C" size="4" name="FLCTL_PRGBRST_DATA2_3" access="Read/Write" description="Program Burst Data2 Register3" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 2" />
    </Register>
    <Register start="+0x90" size="4" name="FLCTL_PRGBRST_DATA3_0" access="Read/Write" description="Program Burst Data3 Register0" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 3" />
    </Register>
    <Register start="+0x94" size="4" name="FLCTL_PRGBRST_DATA3_1" access="Read/Write" description="Program Burst Data3 Register1" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 3" />
    </Register>
    <Register start="+0x98" size="4" name="FLCTL_PRGBRST_DATA3_2" access="Read/Write" description="Program Burst Data3 Register2" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 3" />
    </Register>
    <Register start="+0x9C" size="4" name="FLCTL_PRGBRST_DATA3_3" access="Read/Write" description="Program Burst Data3 Register3" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="DATAIN" description="Program Burst 128 bit Data Word 3" />
    </Register>
    <Register start="+0xA0" size="4" name="FLCTL_ERASE_CTLSTAT" access="Read/Write" description="Erase Control and Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="START" description="Start of Erase operation" />
      <BitField start="1" size="1" name="MODE" description="Erase mode selected by application">
        <Enum name="MODE_0" start="0" description="Sector Erase (controlled by FLTCTL_ERASE_SECTADDR)" />
        <Enum name="MODE_1" start="1" description="Mass Erase (includes all Main and Information memory sectors that don't have corresponding WE bits set)" />
      </BitField>
      <BitField start="2" size="2" name="TYPE" description="Type of memory that erase operation is carried out on">
        <Enum name="TYPE_0" start="0" description="Main Memory" />
        <Enum name="TYPE_1" start="1" description="Information Memory" />
        <Enum name="TYPE_3" start="3" description="Engineering Memory" />
      </BitField>
      <BitField start="16" size="2" name="STATUS" description="Status of erase operations in the Flash memory">
        <Enum name="STATUS_0" start="0" description="Idle (no program operation currently active)" />
        <Enum name="STATUS_1" start="1" description="Erase operation triggered to START but pending" />
        <Enum name="STATUS_2" start="2" description="Erase operation in progress" />
        <Enum name="STATUS_3" start="3" description="Erase operation completed (status of completed erase remains in this state unless explicitly cleared by SW)" />
      </BitField>
      <BitField start="18" size="1" name="ADDR_ERR" description="Erase Operation was terminated due to attempted erase of reserved memory address" />
      <BitField start="19" size="1" name="CLR_STAT" description="Clear status bits 18-16 of this register" />
    </Register>
    <Register start="+0xA4" size="4" name="FLCTL_ERASE_SECTADDR" access="Read/Write" description="Erase Sector Address Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="22" name="SECT_ADDRESS" description="Address of Sector being Erased" />
    </Register>
    <Register start="+0xB0" size="4" name="FLCTL_BANK0_INFO_WEPROT" access="Read/Write" description="Information Memory Bank0 Write/Erase Protection Register" reset_value="0x00000003" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="PROT0" description="Protects Sector 0 from program or erase" />
      <BitField start="1" size="1" name="PROT1" description="Protects Sector 1 from program or erase" />
    </Register>
    <Register start="+0xB4" size="4" name="FLCTL_BANK0_MAIN_WEPROT" access="Read/Write" description="Main Memory Bank0 Write/Erase Protection Register" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="PROT0" description="Protects Sector 0 from program or erase" />
      <BitField start="1" size="1" name="PROT1" description="Protects Sector 1 from program or erase" />
      <BitField start="2" size="1" name="PROT2" description="Protects Sector 2 from program or erase" />
      <BitField start="3" size="1" name="PROT3" description="Protects Sector 3 from program or erase" />
      <BitField start="4" size="1" name="PROT4" description="Protects Sector 4 from program or erase" />
      <BitField start="5" size="1" name="PROT5" description="Protects Sector 5 from program or erase" />
      <BitField start="6" size="1" name="PROT6" description="Protects Sector 6 from program or erase" />
      <BitField start="7" size="1" name="PROT7" description="Protects Sector 7 from program or erase" />
      <BitField start="8" size="1" name="PROT8" description="Protects Sector 8 from program or erase" />
      <BitField start="9" size="1" name="PROT9" description="Protects Sector 9 from program or erase" />
      <BitField start="10" size="1" name="PROT10" description="Protects Sector 10 from program or erase" />
      <BitField start="11" size="1" name="PROT11" description="Protects Sector 11 from program or erase" />
      <BitField start="12" size="1" name="PROT12" description="Protects Sector 12 from program or erase" />
      <BitField start="13" size="1" name="PROT13" description="Protects Sector 13 from program or erase" />
      <BitField start="14" size="1" name="PROT14" description="Protects Sector 14 from program or erase" />
      <BitField start="15" size="1" name="PROT15" description="Protects Sector 15 from program or erase" />
      <BitField start="16" size="1" name="PROT16" description="Protects Sector 16 from program or erase" />
      <BitField start="17" size="1" name="PROT17" description="Protects Sector 17 from program or erase" />
      <BitField start="18" size="1" name="PROT18" description="Protects Sector 18 from program or erase" />
      <BitField start="19" size="1" name="PROT19" description="Protects Sector 19 from program or erase" />
      <BitField start="20" size="1" name="PROT20" description="Protects Sector 20 from program or erase" />
      <BitField start="21" size="1" name="PROT21" description="Protects Sector 21 from program or erase" />
      <BitField start="22" size="1" name="PROT22" description="Protects Sector 22 from program or erase" />
      <BitField start="23" size="1" name="PROT23" description="Protects Sector 23 from program or erase" />
      <BitField start="24" size="1" name="PROT24" description="Protects Sector 24 from program or erase" />
      <BitField start="25" size="1" name="PROT25" description="Protects Sector 25 from program or erase" />
      <BitField start="26" size="1" name="PROT26" description="Protects Sector 26 from program or erase" />
      <BitField start="27" size="1" name="PROT27" description="Protects Sector 27 from program or erase" />
      <BitField start="28" size="1" name="PROT28" description="Protects Sector 28 from program or erase" />
      <BitField start="29" size="1" name="PROT29" description="Protects Sector 29 from program or erase" />
      <BitField start="30" size="1" name="PROT30" description="Protects Sector 30 from program or erase" />
      <BitField start="31" size="1" name="PROT31" description="Protects Sector 31 from program or erase" />
    </Register>
    <Register start="+0xC0" size="4" name="FLCTL_BANK1_INFO_WEPROT" access="Read/Write" description="Information Memory Bank1 Write/Erase Protection Register" reset_value="0x00000003" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="PROT0" description="Protects Sector 0 from program or erase operations" />
      <BitField start="1" size="1" name="PROT1" description="Protects Sector 1 from program or erase operations" />
    </Register>
    <Register start="+0xC4" size="4" name="FLCTL_BANK1_MAIN_WEPROT" access="Read/Write" description="Main Memory Bank1 Write/Erase Protection Register" reset_value="0xffffffff" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="PROT0" description="Protects Sector 0 from program or erase operations" />
      <BitField start="1" size="1" name="PROT1" description="Protects Sector 1 from program or erase operations" />
      <BitField start="2" size="1" name="PROT2" description="Protects Sector 2 from program or erase operations" />
      <BitField start="3" size="1" name="PROT3" description="Protects Sector 3 from program or erase operations" />
      <BitField start="4" size="1" name="PROT4" description="Protects Sector 4 from program or erase operations" />
      <BitField start="5" size="1" name="PROT5" description="Protects Sector 5 from program or erase operations" />
      <BitField start="6" size="1" name="PROT6" description="Protects Sector 6 from program or erase operations" />
      <BitField start="7" size="1" name="PROT7" description="Protects Sector 7 from program or erase operations" />
      <BitField start="8" size="1" name="PROT8" description="Protects Sector 8 from program or erase operations" />
      <BitField start="9" size="1" name="PROT9" description="Protects Sector 9 from program or erase operations" />
      <BitField start="10" size="1" name="PROT10" description="Protects Sector 10 from program or erase operations" />
      <BitField start="11" size="1" name="PROT11" description="Protects Sector 11 from program or erase operations" />
      <BitField start="12" size="1" name="PROT12" description="Protects Sector 12 from program or erase operations" />
      <BitField start="13" size="1" name="PROT13" description="Protects Sector 13 from program or erase operations" />
      <BitField start="14" size="1" name="PROT14" description="Protects Sector 14 from program or erase operations" />
      <BitField start="15" size="1" name="PROT15" description="Protects Sector 15 from program or erase operations" />
      <BitField start="16" size="1" name="PROT16" description="Protects Sector 16 from program or erase operations" />
      <BitField start="17" size="1" name="PROT17" description="Protects Sector 17 from program or erase operations" />
      <BitField start="18" size="1" name="PROT18" description="Protects Sector 18 from program or erase operations" />
      <BitField start="19" size="1" name="PROT19" description="Protects Sector 19 from program or erase operations" />
      <BitField start="20" size="1" name="PROT20" description="Protects Sector 20 from program or erase operations" />
      <BitField start="21" size="1" name="PROT21" description="Protects Sector 21 from program or erase operations" />
      <BitField start="22" size="1" name="PROT22" description="Protects Sector 22 from program or erase operations" />
      <BitField start="23" size="1" name="PROT23" description="Protects Sector 23 from program or erase operations" />
      <BitField start="24" size="1" name="PROT24" description="Protects Sector 24 from program or erase operations" />
      <BitField start="25" size="1" name="PROT25" description="Protects Sector 25 from program or erase operations" />
      <BitField start="26" size="1" name="PROT26" description="Protects Sector 26 from program or erase operations" />
      <BitField start="27" size="1" name="PROT27" description="Protects Sector 27 from program or erase operations" />
      <BitField start="28" size="1" name="PROT28" description="Protects Sector 28 from program or erase operations" />
      <BitField start="29" size="1" name="PROT29" description="Protects Sector 29 from program or erase operations" />
      <BitField start="30" size="1" name="PROT30" description="Protects Sector 30 from program or erase operations" />
      <BitField start="31" size="1" name="PROT31" description="Protects Sector 31 from program or erase operations" />
    </Register>
    <Register start="+0xD0" size="4" name="FLCTL_BMRK_CTLSTAT" access="Read/Write" description="Benchmark Control and Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="I_BMRK" description="When 1, increments the Instruction Benchmark count register on each instruction fetch to the Flash" />
      <BitField start="1" size="1" name="D_BMRK" description="When 1, increments the Data Benchmark count register on each data read access to the Flash" />
      <BitField start="2" size="1" name="CMP_EN" description="When 1, enables comparison of the Instruction or Data Benchmark Registers against the threshold value" />
      <BitField start="3" size="1" name="CMP_SEL" description="Selects which benchmark register should be compared against the threshold">
        <Enum name="en_1_0x0" start="0" description="Compares the Instruction Benchmark Register against the threshold value" />
        <Enum name="en_2_0x1" start="1" description="Compares the Data Benchmark Register against the threshold value" />
      </BitField>
    </Register>
    <Register start="+0xD4" size="4" name="FLCTL_BMRK_IFETCH" access="Read/Write" description="Benchmark Instruction Fetch Count Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="COUNT" description="Reflects the number of Instruction Fetches to the Flash (increments by one on each fetch)" />
    </Register>
    <Register start="+0xD8" size="4" name="FLCTL_BMRK_DREAD" access="Read/Write" description="Benchmark Data Read Count Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="COUNT" description="Reflects the number of Data Read operations to the Flash (increments by one on each read)" />
    </Register>
    <Register start="+0xDC" size="4" name="FLCTL_BMRK_CMP" access="Read/Write" description="Benchmark Count Compare Register" reset_value="0x00010000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="COUNT" description="Reflects the threshold value that is compared against either the IFETCH or DREAD Benchmark Counters" />
    </Register>
    <Register start="+0xF0" size="4" name="FLCTL_IFG" access="Read/Write" description="Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RDBRST" description="If set to 1, indicates that the Read Burst/Compare operation is complete" />
      <BitField start="1" size="1" name="AVPRE" description="If set to 1, indicates that the pre-program verify operation has detected an error" />
      <BitField start="2" size="1" name="AVPST" description="If set to 1, indicates that the post-program verify operation has failed comparison" />
      <BitField start="3" size="1" name="PRG" description="If set to 1, indicates that a word Program operation is complete" />
      <BitField start="4" size="1" name="PRGB" description="If set to 1, indicates that the configured Burst Program operation is complete" />
      <BitField start="5" size="1" name="ERASE" description="If set to 1, indicates that the Erase operation is complete" />
      <BitField start="8" size="1" name="BMRK" description="If set to 1, indicates that a Benchmark Compare match occurred" />
      <BitField start="9" size="1" name="PRG_ERR" description="If set to 1, indicates a word composition error in full word write mode (possible data loss due to writes crossing over to a new 128bit boundary before full word has been composed)" />
    </Register>
    <Register start="+0xF4" size="4" name="FLCTL_IE" access="Read/Write" description="Interrupt Enable Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RDBRST" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="1" size="1" name="AVPRE" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="2" size="1" name="AVPST" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="3" size="1" name="PRG" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="4" size="1" name="PRGB" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="5" size="1" name="ERASE" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="8" size="1" name="BMRK" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
      <BitField start="9" size="1" name="PRG_ERR" description="If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG" />
    </Register>
    <Register start="+0xF8" size="4" name="FLCTL_CLRIFG" access="Read/Write" description="Clear Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RDBRST" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="1" size="1" name="AVPRE" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="2" size="1" name="AVPST" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="3" size="1" name="PRG" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="4" size="1" name="PRGB" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="5" size="1" name="ERASE" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="8" size="1" name="BMRK" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="9" size="1" name="PRG_ERR" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
    </Register>
    <Register start="+0xFC" size="4" name="FLCTL_SETIFG" access="Read/Write" description="Set Interrupt Flag Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RDBRST" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="1" size="1" name="AVPRE" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="2" size="1" name="AVPST" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="3" size="1" name="PRG" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="4" size="1" name="PRGB" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="5" size="1" name="ERASE" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="8" size="1" name="BMRK" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
      <BitField start="9" size="1" name="PRG_ERR" description="Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG" />
    </Register>
    <Register start="+0x100" size="4" name="FLCTL_READ_TIMCTL" access="ReadOnly" description="Read Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Configures the length of the Setup phase for this operation" />
      <BitField start="12" size="4" name="IREF_BOOST1" description="Length of the IREF_BOOST1 signal of the IP" />
      <BitField start="16" size="8" name="SETUP_LONG" description="Length of the Setup time into read mode when the device is recovering from one of the following conditions: Moving from Power-down or Standby back to Active and device is not trimmed. Moving from standby to active state in low-frequency active mode. Recovering from the LDO Boost operation after a Mass Erase." />
    </Register>
    <Register start="+0x104" size="4" name="FLCTL_READMARGIN_TIMCTL" access="ReadOnly" description="Read Margin Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Length of the Setup phase for this operation" />
    </Register>
    <Register start="+0x108" size="4" name="FLCTL_PRGVER_TIMCTL" access="ReadOnly" description="Program Verify Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Length of the Setup phase for this operation" />
      <BitField start="8" size="4" name="ACTIVE" description="Length of the Active phase for this operation" />
      <BitField start="12" size="4" name="HOLD" description="Length of the Hold phase for this operation" />
    </Register>
    <Register start="+0x10C" size="4" name="FLCTL_ERSVER_TIMCTL" access="ReadOnly" description="Erase Verify Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Length of the Setup phase for this operation" />
    </Register>
    <Register start="+0x110" size="4" name="FLCTL_LKGVER_TIMCTL" access="ReadOnly" description="Leakage Verify Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Length of the Setup phase for this operation" />
    </Register>
    <Register start="+0x114" size="4" name="FLCTL_PROGRAM_TIMCTL" access="ReadOnly" description="Program Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Length of the Setup phase for this operation" />
      <BitField start="8" size="20" name="ACTIVE" description="Length of the Active phase for this operation" />
      <BitField start="28" size="4" name="HOLD" description="Length of the Hold phase for this operation" />
    </Register>
    <Register start="+0x118" size="4" name="FLCTL_ERASE_TIMCTL" access="ReadOnly" description="Erase Timing Control Register">
      <BitField start="0" size="8" name="SETUP" description="Length of the Setup phase for this operation" />
      <BitField start="8" size="20" name="ACTIVE" description="Length of the Active phase for this operation" />
      <BitField start="28" size="4" name="HOLD" description="Length of the Hold phase for this operation" />
    </Register>
    <Register start="+0x11C" size="4" name="FLCTL_MASSERASE_TIMCTL" access="ReadOnly" description="Mass Erase Timing Control Register">
      <BitField start="0" size="8" name="BOOST_ACTIVE" description="Length of the time for which LDO Boost Signal is kept active" />
      <BitField start="8" size="8" name="BOOST_HOLD" description="Length for which Flash deactivates the LDO Boost signal before processing any new commands" />
    </Register>
    <Register start="+0x120" size="4" name="FLCTL_BURSTPRG_TIMCTL" access="ReadOnly" description="Burst Program Timing Control Register">
      <BitField start="8" size="20" name="ACTIVE" description="Length of the Active phase for this operation" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC14" start="0x40012000" description="ADC14">
    <Register start="+0x0" size="4" name="ADC14CTL0" access="Read/Write" description="Control 0 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ADC14SC" description="ADC14 start conversion">
        <Enum name="ADC14SC_0" start="0" description="No sample-and-conversion-start" />
        <Enum name="ADC14SC_1" start="1" description="Start sample-and-conversion" />
      </BitField>
      <BitField start="1" size="1" name="ADC14ENC" description="ADC14 enable conversion">
        <Enum name="ADC14ENC_0" start="0" description="ADC14 disabled" />
        <Enum name="ADC14ENC_1" start="1" description="ADC14 enabled" />
      </BitField>
      <BitField start="4" size="1" name="ADC14ON" description="ADC14 on">
        <Enum name="ADC14ON_0" start="0" description="ADC14 off" />
        <Enum name="ADC14ON_1" start="1" description="ADC14 on. ADC core is ready to power up when a valid conversion is triggered." />
      </BitField>
      <BitField start="7" size="1" name="ADC14MSC" description="ADC14 multiple sample and conversion">
        <Enum name="ADC14MSC_0" start="0" description="The sampling timer requires a rising edge of the SHI signal to trigger each sample-and-convert" />
        <Enum name="ADC14MSC_1" start="1" description="The first rising edge of the SHI signal triggers the sampling timer, but further sample-and-conversions are performed automatically as soon as the prior conversion is completed" />
      </BitField>
      <BitField start="8" size="4" name="ADC14SHT0" description="ADC14 sample-and-hold time">
        <Enum name="ADC14SHT0_0" start="0" description="4" />
        <Enum name="ADC14SHT0_1" start="1" description="8" />
        <Enum name="ADC14SHT0_2" start="2" description="16" />
        <Enum name="ADC14SHT0_3" start="3" description="32" />
        <Enum name="ADC14SHT0_4" start="4" description="64" />
        <Enum name="ADC14SHT0_5" start="5" description="96" />
        <Enum name="ADC14SHT0_6" start="6" description="128" />
        <Enum name="ADC14SHT0_7" start="7" description="192" />
      </BitField>
      <BitField start="12" size="4" name="ADC14SHT1" description="ADC14 sample-and-hold time">
        <Enum name="ADC14SHT1_0" start="0" description="4" />
        <Enum name="ADC14SHT1_1" start="1" description="8" />
        <Enum name="ADC14SHT1_2" start="2" description="16" />
        <Enum name="ADC14SHT1_3" start="3" description="32" />
        <Enum name="ADC14SHT1_4" start="4" description="64" />
        <Enum name="ADC14SHT1_5" start="5" description="96" />
        <Enum name="ADC14SHT1_6" start="6" description="128" />
        <Enum name="ADC14SHT1_7" start="7" description="192" />
      </BitField>
      <BitField start="16" size="1" name="ADC14BUSY" description="ADC14 busy">
        <Enum name="ADC14BUSY_0" start="0" description="No operation is active" />
        <Enum name="ADC14BUSY_1" start="1" description="A sequence, sample, or conversion is active" />
      </BitField>
      <BitField start="17" size="2" name="ADC14CONSEQ" description="ADC14 conversion sequence mode select">
        <Enum name="ADC14CONSEQ_0" start="0" description="Single-channel, single-conversion" />
        <Enum name="ADC14CONSEQ_1" start="1" description="Sequence-of-channels" />
        <Enum name="ADC14CONSEQ_2" start="2" description="Repeat-single-channel" />
        <Enum name="ADC14CONSEQ_3" start="3" description="Repeat-sequence-of-channels" />
      </BitField>
      <BitField start="19" size="3" name="ADC14SSEL" description="ADC14 clock source select">
        <Enum name="ADC14SSEL_0" start="0" description="MODCLK" />
        <Enum name="ADC14SSEL_1" start="1" description="SYSCLK" />
        <Enum name="ADC14SSEL_2" start="2" description="ACLK" />
        <Enum name="ADC14SSEL_3" start="3" description="MCLK" />
        <Enum name="ADC14SSEL_4" start="4" description="SMCLK" />
        <Enum name="ADC14SSEL_5" start="5" description="HSMCLK" />
      </BitField>
      <BitField start="22" size="3" name="ADC14DIV" description="ADC14 clock divider">
        <Enum name="ADC14DIV_0" start="0" description="/1" />
        <Enum name="ADC14DIV_1" start="1" description="/2" />
        <Enum name="ADC14DIV_2" start="2" description="/3" />
        <Enum name="ADC14DIV_3" start="3" description="/4" />
        <Enum name="ADC14DIV_4" start="4" description="/5" />
        <Enum name="ADC14DIV_5" start="5" description="/6" />
        <Enum name="ADC14DIV_6" start="6" description="/7" />
        <Enum name="ADC14DIV_7" start="7" description="/8" />
      </BitField>
      <BitField start="25" size="1" name="ADC14ISSH" description="ADC14 invert signal sample-and-hold">
        <Enum name="ADC14ISSH_0" start="0" description="The sample-input signal is not inverted" />
        <Enum name="ADC14ISSH_1" start="1" description="The sample-input signal is inverted" />
      </BitField>
      <BitField start="26" size="1" name="ADC14SHP" description="ADC14 sample-and-hold pulse-mode select">
        <Enum name="ADC14SHP_0" start="0" description="SAMPCON signal is sourced from the sample-input signal" />
        <Enum name="ADC14SHP_1" start="1" description="SAMPCON signal is sourced from the sampling timer" />
      </BitField>
      <BitField start="27" size="3" name="ADC14SHS" description="ADC14 sample-and-hold source select">
        <Enum name="ADC14SHS_0" start="0" description="ADC14SC bit" />
        <Enum name="ADC14SHS_1" start="1" description="See device-specific data sheet for source" />
        <Enum name="ADC14SHS_2" start="2" description="See device-specific data sheet for source" />
        <Enum name="ADC14SHS_3" start="3" description="See device-specific data sheet for source" />
        <Enum name="ADC14SHS_4" start="4" description="See device-specific data sheet for source" />
        <Enum name="ADC14SHS_5" start="5" description="See device-specific data sheet for source" />
        <Enum name="ADC14SHS_6" start="6" description="See device-specific data sheet for source" />
        <Enum name="ADC14SHS_7" start="7" description="See device-specific data sheet for source" />
      </BitField>
      <BitField start="30" size="2" name="ADC14PDIV" description="ADC14 predivider">
        <Enum name="ADC14PDIV_0" start="0" description="Predivide by 1" />
        <Enum name="ADC14PDIV_1" start="1" description="Predivide by 4" />
        <Enum name="ADC14PDIV_2" start="2" description="Predivide by 32" />
        <Enum name="ADC14PDIV_3" start="3" description="Predivide by 64" />
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="ADC14CTL1" access="Read/Write" description="Control 1 Register" reset_value="0x00000030" reset_mask="0xffffffff">
      <BitField start="0" size="2" name="ADC14PWRMD" description="ADC14 power modes">
        <Enum name="ADC14PWRMD_0" start="0" description="Regular power mode for use with any resolution setting. Sample rate can be up to 1 Msps." />
        <Enum name="ADC14PWRMD_2" start="2" description="Low-power mode for 12-bit, 10-bit, and 8-bit resolution settings. Sample rate must not exceed 200 ksps." />
      </BitField>
      <BitField start="2" size="1" name="ADC14REFBURST" description="ADC14 reference buffer burst">
        <Enum name="ADC14REFBURST_0" start="0" description="ADC reference buffer on continuously" />
        <Enum name="ADC14REFBURST_1" start="1" description="ADC reference buffer on only during sample-and-conversion" />
      </BitField>
      <BitField start="3" size="1" name="ADC14DF" description="ADC14 data read-back format">
        <Enum name="ADC14DF_0" start="0" description="Binary unsigned. Theoretically, for ADC14DIF = 0 and 14-bit mode, the analog input voltage - V(REF) results in 0000h, and the analog input voltage + V(REF) results in 3FFFh" />
        <Enum name="ADC14DF_1" start="1" description="Signed binary (2s complement), left aligned. Theoretically, for ADC14DIF = 0 and 14-bit mode, the analog input voltage - V(REF) results in 8000h, and the analog input voltage + V(REF) results in 7FFCh" />
      </BitField>
      <BitField start="4" size="2" name="ADC14RES" description="ADC14 resolution">
        <Enum name="ADC14RES_0" start="0" description="8 bit (9 clock cycle conversion time)" />
        <Enum name="ADC14RES_1" start="1" description="10 bit (11 clock cycle conversion time)" />
        <Enum name="ADC14RES_2" start="2" description="12 bit (14 clock cycle conversion time)" />
        <Enum name="ADC14RES_3" start="3" description="14 bit (16 clock cycle conversion time)" />
      </BitField>
      <BitField start="16" size="5" name="ADC14CSTARTADD" description="ADC14 conversion start address" />
      <BitField start="22" size="1" name="ADC14BATMAP" description="Controls 1/2 AVCC ADC input channel selection">
        <Enum name="ADC14BATMAP_0" start="0" description="ADC internal 1/2 x AVCC channel is not selected for ADC" />
        <Enum name="ADC14BATMAP_1" start="1" description="ADC internal 1/2 x AVCC channel is selected for ADC input channel MAX" />
      </BitField>
      <BitField start="23" size="1" name="ADC14TCMAP" description="Controls temperature sensor ADC input channel selection">
        <Enum name="ADC14TCMAP_0" start="0" description="ADC internal temperature sensor channel is not selected for ADC" />
        <Enum name="ADC14TCMAP_1" start="1" description="ADC internal temperature sensor channel is selected for ADC input channel MAX-1" />
      </BitField>
      <BitField start="24" size="1" name="ADC14CH0MAP" description="Controls internal channel 0 selection to ADC input channel MAX-2">
        <Enum name="ADC14CH0MAP_0" start="0" description="ADC input channel internal 0 is not selected" />
        <Enum name="ADC14CH0MAP_1" start="1" description="ADC input channel internal 0 is selected for ADC input channel MAX-2" />
      </BitField>
      <BitField start="25" size="1" name="ADC14CH1MAP" description="Controls internal channel 1 selection to ADC input channel MAX-3">
        <Enum name="ADC14CH1MAP_0" start="0" description="ADC input channel internal 1 is not selected" />
        <Enum name="ADC14CH1MAP_1" start="1" description="ADC input channel internal 1 is selected for ADC input channel MAX-3" />
      </BitField>
      <BitField start="26" size="1" name="ADC14CH2MAP" description="Controls internal channel 2 selection to ADC input channel MAX-4">
        <Enum name="ADC14CH2MAP_0" start="0" description="ADC input channel internal 2 is not selected" />
        <Enum name="ADC14CH2MAP_1" start="1" description="ADC input channel internal 2 is selected for ADC input channel MAX-4" />
      </BitField>
      <BitField start="27" size="1" name="ADC14CH3MAP" description="Controls internal channel 3 selection to ADC input channel MAX-5">
        <Enum name="ADC14CH3MAP_0" start="0" description="ADC input channel internal 3 is not selected" />
        <Enum name="ADC14CH3MAP_1" start="1" description="ADC input channel internal 3 is selected for ADC input channel MAX-5" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC14LO0" access="Read/Write" description="Window Comparator Low Threshold 0 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="ADC14LO0" description="Low threshold 0" />
    </Register>
    <Register start="+0xC" size="4" name="ADC14HI0" access="Read/Write" description="Window Comparator High Threshold 0 Register" reset_value="0x00003fff" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="ADC14HI0" description="High threshold 0" />
    </Register>
    <Register start="+0x10" size="4" name="ADC14LO1" access="Read/Write" description="Window Comparator Low Threshold 1 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="ADC14LO1" description="Low threshold 1" />
    </Register>
    <Register start="+0x14" size="4" name="ADC14HI1" access="Read/Write" description="Window Comparator High Threshold 1 Register" reset_value="0x00003fff" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="ADC14HI1" description="High threshold 1" />
    </Register>
    <Register start="+0x18+0" size="4" name="ADC14MCTL[0]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC14MCTL[1]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+8" size="4" name="ADC14MCTL[2]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+12" size="4" name="ADC14MCTL[3]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+16" size="4" name="ADC14MCTL[4]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+20" size="4" name="ADC14MCTL[5]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+24" size="4" name="ADC14MCTL[6]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+28" size="4" name="ADC14MCTL[7]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+32" size="4" name="ADC14MCTL[8]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+36" size="4" name="ADC14MCTL[9]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+40" size="4" name="ADC14MCTL[10]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+44" size="4" name="ADC14MCTL[11]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+48" size="4" name="ADC14MCTL[12]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+52" size="4" name="ADC14MCTL[13]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+56" size="4" name="ADC14MCTL[14]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+60" size="4" name="ADC14MCTL[15]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+64" size="4" name="ADC14MCTL[16]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+68" size="4" name="ADC14MCTL[17]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+72" size="4" name="ADC14MCTL[18]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+76" size="4" name="ADC14MCTL[19]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+80" size="4" name="ADC14MCTL[20]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+84" size="4" name="ADC14MCTL[21]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+88" size="4" name="ADC14MCTL[22]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+92" size="4" name="ADC14MCTL[23]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+96" size="4" name="ADC14MCTL[24]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+100" size="4" name="ADC14MCTL[25]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+104" size="4" name="ADC14MCTL[26]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+108" size="4" name="ADC14MCTL[27]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+112" size="4" name="ADC14MCTL[28]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+116" size="4" name="ADC14MCTL[29]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+120" size="4" name="ADC14MCTL[30]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x18+124" size="4" name="ADC14MCTL[31]" access="Read/Write" description="Conversion Memory Control Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="5" name="ADC14INCH" description="Input channel select">
        <Enum name="ADC14INCH_0" start="0" description="If ADC14DIF = 0: A0; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_1" start="1" description="If ADC14DIF = 0: A1; If ADC14DIF = 1: Ain+ = A0, Ain- = A1" />
        <Enum name="ADC14INCH_2" start="2" description="If ADC14DIF = 0: A2; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_3" start="3" description="If ADC14DIF = 0: A3; If ADC14DIF = 1: Ain+ = A2, Ain- = A3" />
        <Enum name="ADC14INCH_4" start="4" description="If ADC14DIF = 0: A4; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_5" start="5" description="If ADC14DIF = 0: A5; If ADC14DIF = 1: Ain+ = A4, Ain- = A5" />
        <Enum name="ADC14INCH_6" start="6" description="If ADC14DIF = 0: A6; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_7" start="7" description="If ADC14DIF = 0: A7; If ADC14DIF = 1: Ain+ = A6, Ain- = A7" />
        <Enum name="ADC14INCH_8" start="8" description="If ADC14DIF = 0: A8; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_9" start="9" description="If ADC14DIF = 0: A9; If ADC14DIF = 1: Ain+ = A8, Ain- = A9" />
        <Enum name="ADC14INCH_10" start="10" description="If ADC14DIF = 0: A10; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_11" start="11" description="If ADC14DIF = 0: A11; If ADC14DIF = 1: Ain+ = A10, Ain- = A11" />
        <Enum name="ADC14INCH_12" start="12" description="If ADC14DIF = 0: A12; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_13" start="13" description="If ADC14DIF = 0: A13; If ADC14DIF = 1: Ain+ = A12, Ain- = A13" />
        <Enum name="ADC14INCH_14" start="14" description="If ADC14DIF = 0: A14; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_15" start="15" description="If ADC14DIF = 0: A15; If ADC14DIF = 1: Ain+ = A14, Ain- = A15" />
        <Enum name="ADC14INCH_16" start="16" description="If ADC14DIF = 0: A16; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_17" start="17" description="If ADC14DIF = 0: A17; If ADC14DIF = 1: Ain+ = A16, Ain- = A17" />
        <Enum name="ADC14INCH_18" start="18" description="If ADC14DIF = 0: A18; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_19" start="19" description="If ADC14DIF = 0: A19; If ADC14DIF = 1: Ain+ = A18, Ain- = A19" />
        <Enum name="ADC14INCH_20" start="20" description="If ADC14DIF = 0: A20; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_21" start="21" description="If ADC14DIF = 0: A21; If ADC14DIF = 1: Ain+ = A20, Ain- = A21" />
        <Enum name="ADC14INCH_22" start="22" description="If ADC14DIF = 0: A22; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_23" start="23" description="If ADC14DIF = 0: A23; If ADC14DIF = 1: Ain+ = A22, Ain- = A23" />
        <Enum name="ADC14INCH_24" start="24" description="If ADC14DIF = 0: A24; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_25" start="25" description="If ADC14DIF = 0: A25; If ADC14DIF = 1: Ain+ = A24, Ain- = A25" />
        <Enum name="ADC14INCH_26" start="26" description="If ADC14DIF = 0: A26; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_27" start="27" description="If ADC14DIF = 0: A27; If ADC14DIF = 1: Ain+ = A26, Ain- = A27" />
        <Enum name="ADC14INCH_28" start="28" description="If ADC14DIF = 0: A28; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_29" start="29" description="If ADC14DIF = 0: A29; If ADC14DIF = 1: Ain+ = A28, Ain- = A29" />
        <Enum name="ADC14INCH_30" start="30" description="If ADC14DIF = 0: A30; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
        <Enum name="ADC14INCH_31" start="31" description="If ADC14DIF = 0: A31; If ADC14DIF = 1: Ain+ = A30, Ain- = A31" />
      </BitField>
      <BitField start="7" size="1" name="ADC14EOS" description="End of sequence">
        <Enum name="ADC14EOS_0" start="0" description="Not end of sequence" />
        <Enum name="ADC14EOS_1" start="1" description="End of sequence" />
      </BitField>
      <BitField start="8" size="4" name="ADC14VRSEL" description="Selects combinations of V(R+) and V(R-) sources">
        <Enum name="ADC14VRSEL_0" start="0" description="V(R+) = AVCC, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_1" start="1" description="V(R+) = VREF buffered, V(R-) = AVSS" />
        <Enum name="ADC14VRSEL_14" start="14" description="V(R+) = VeREF+, V(R-) = VeREF-" />
        <Enum name="ADC14VRSEL_15" start="15" description="V(R+) = VeREF+ buffered, V(R-) = VeREF" />
      </BitField>
      <BitField start="13" size="1" name="ADC14DIF" description="Differential mode">
        <Enum name="ADC14DIF_0" start="0" description="Single-ended mode enabled" />
        <Enum name="ADC14DIF_1" start="1" description="Differential mode enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14WINC" description="Comparator window enable">
        <Enum name="ADC14WINC_0" start="0" description="Comparator window disabled" />
        <Enum name="ADC14WINC_1" start="1" description="Comparator window enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14WINCTH" description="Window comparator threshold register selection">
        <Enum name="ADC14WINCTH_0" start="0" description="Use window comparator thresholds 0, ADC14LO0 and ADC14HI0" />
        <Enum name="ADC14WINCTH_1" start="1" description="Use window comparator thresholds 1, ADC14LO1 and ADC14HI1" />
      </BitField>
    </Register>
    <Register start="+0x98+0" size="4" name="ADC14MEM[0]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+4" size="4" name="ADC14MEM[1]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+8" size="4" name="ADC14MEM[2]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+12" size="4" name="ADC14MEM[3]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+16" size="4" name="ADC14MEM[4]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+20" size="4" name="ADC14MEM[5]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+24" size="4" name="ADC14MEM[6]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+28" size="4" name="ADC14MEM[7]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+32" size="4" name="ADC14MEM[8]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+36" size="4" name="ADC14MEM[9]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+40" size="4" name="ADC14MEM[10]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+44" size="4" name="ADC14MEM[11]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+48" size="4" name="ADC14MEM[12]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+52" size="4" name="ADC14MEM[13]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+56" size="4" name="ADC14MEM[14]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+60" size="4" name="ADC14MEM[15]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+64" size="4" name="ADC14MEM[16]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+68" size="4" name="ADC14MEM[17]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+72" size="4" name="ADC14MEM[18]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+76" size="4" name="ADC14MEM[19]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+80" size="4" name="ADC14MEM[20]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+84" size="4" name="ADC14MEM[21]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+88" size="4" name="ADC14MEM[22]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+92" size="4" name="ADC14MEM[23]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+96" size="4" name="ADC14MEM[24]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+100" size="4" name="ADC14MEM[25]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+104" size="4" name="ADC14MEM[26]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+108" size="4" name="ADC14MEM[27]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+112" size="4" name="ADC14MEM[28]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+116" size="4" name="ADC14MEM[29]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+120" size="4" name="ADC14MEM[30]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x98+124" size="4" name="ADC14MEM[31]" access="Read/Write" description="Conversion Memory Register" reset_value="0x00000000" reset_mask="0x00000000">
      <BitField start="0" size="16" name="Conversion_Results" description="Conversion Result" />
    </Register>
    <Register start="+0x13C" size="4" name="ADC14IER0" access="Read/Write" description="Interrupt Enable 0 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ADC14IE0" description="Interrupt enable">
        <Enum name="ADC14IE0_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE0_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="1" size="1" name="ADC14IE1" description="Interrupt enable">
        <Enum name="ADC14IE1_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE1_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="ADC14IE2" description="Interrupt enable">
        <Enum name="ADC14IE2_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE2_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="ADC14IE3" description="Interrupt enable">
        <Enum name="ADC14IE3_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE3_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="ADC14IE4" description="Interrupt enable">
        <Enum name="ADC14IE4_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE4_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="ADC14IE5" description="Interrupt enable">
        <Enum name="ADC14IE5_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE5_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="ADC14IE6" description="Interrupt enable">
        <Enum name="ADC14IE6_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE6_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="7" size="1" name="ADC14IE7" description="Interrupt enable">
        <Enum name="ADC14IE7_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE7_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="8" size="1" name="ADC14IE8" description="Interrupt enable">
        <Enum name="ADC14IE8_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE8_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="9" size="1" name="ADC14IE9" description="Interrupt enable">
        <Enum name="ADC14IE9_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE9_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="10" size="1" name="ADC14IE10" description="Interrupt enable">
        <Enum name="ADC14IE10_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE10_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="11" size="1" name="ADC14IE11" description="Interrupt enable">
        <Enum name="ADC14IE11_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE11_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="12" size="1" name="ADC14IE12" description="Interrupt enable">
        <Enum name="ADC14IE12_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE12_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="13" size="1" name="ADC14IE13" description="Interrupt enable">
        <Enum name="ADC14IE13_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE13_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="14" size="1" name="ADC14IE14" description="Interrupt enable">
        <Enum name="ADC14IE14_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE14_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="15" size="1" name="ADC14IE15" description="Interrupt enable">
        <Enum name="ADC14IE15_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE15_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="16" size="1" name="ADC14IE16" description="Interrupt enable">
        <Enum name="ADC14IE16_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE16_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="17" size="1" name="ADC14IE17" description="Interrupt enable">
        <Enum name="ADC14IE17_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE17_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="19" size="1" name="ADC14IE19" description="Interrupt enable">
        <Enum name="ADC14IE19_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE19_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="18" size="1" name="ADC14IE18" description="Interrupt enable">
        <Enum name="ADC14IE18_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE18_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="20" size="1" name="ADC14IE20" description="Interrupt enable">
        <Enum name="ADC14IE20_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE20_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="21" size="1" name="ADC14IE21" description="Interrupt enable">
        <Enum name="ADC14IE21_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE21_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="22" size="1" name="ADC14IE22" description="Interrupt enable">
        <Enum name="ADC14IE22_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE22_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="23" size="1" name="ADC14IE23" description="Interrupt enable">
        <Enum name="ADC14IE23_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE23_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="24" size="1" name="ADC14IE24" description="Interrupt enable">
        <Enum name="ADC14IE24_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE24_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="25" size="1" name="ADC14IE25" description="Interrupt enable">
        <Enum name="ADC14IE25_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE25_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="26" size="1" name="ADC14IE26" description="Interrupt enable">
        <Enum name="ADC14IE26_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE26_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="27" size="1" name="ADC14IE27" description="Interrupt enable">
        <Enum name="ADC14IE27_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE27_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="28" size="1" name="ADC14IE28" description="Interrupt enable">
        <Enum name="ADC14IE28_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE28_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="29" size="1" name="ADC14IE29" description="Interrupt enable">
        <Enum name="ADC14IE29_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE29_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="30" size="1" name="ADC14IE30" description="Interrupt enable">
        <Enum name="ADC14IE30_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE30_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="31" size="1" name="ADC14IE31" description="Interrupt enable">
        <Enum name="ADC14IE31_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14IE31_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x140" size="4" name="ADC14IER1" access="Read/Write" description="Interrupt Enable 1 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="ADC14INIE" description="Interrupt enable for ADC14MEMx within comparator window">
        <Enum name="ADC14INIE_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14INIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="2" size="1" name="ADC14LOIE" description="Interrupt enable for ADC14MEMx below comparator window">
        <Enum name="ADC14LOIE_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14LOIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="3" size="1" name="ADC14HIIE" description="Interrupt enable for ADC14MEMx above comparator window">
        <Enum name="ADC14HIIE_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14HIIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="4" size="1" name="ADC14OVIE" description="ADC14MEMx overflow-interrupt enable">
        <Enum name="ADC14OVIE_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14OVIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="5" size="1" name="ADC14TOVIE" description="ADC14 conversion-time-overflow interrupt enable">
        <Enum name="ADC14TOVIE_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14TOVIE_1" start="1" description="Interrupt enabled" />
      </BitField>
      <BitField start="6" size="1" name="ADC14RDYIE" description="ADC14 local buffered reference ready interrupt enable">
        <Enum name="ADC14RDYIE_0" start="0" description="Interrupt disabled" />
        <Enum name="ADC14RDYIE_1" start="1" description="Interrupt enabled" />
      </BitField>
    </Register>
    <Register start="+0x144" size="4" name="ADC14IFGR0" access="ReadOnly" description="Interrupt Flag 0 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="ADC14IFG0" description="ADC14MEM0 interrupt flag">
        <Enum name="ADC14IFG0_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG0_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="1" size="1" name="ADC14IFG1" description="ADC14MEM1 interrupt flag">
        <Enum name="ADC14IFG1_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG1_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="ADC14IFG2" description="ADC14MEM2 interrupt flag">
        <Enum name="ADC14IFG2_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG2_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="ADC14IFG3" description="ADC14MEM3 interrupt flag">
        <Enum name="ADC14IFG3_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG3_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="ADC14IFG4" description="ADC14MEM4 interrupt flag">
        <Enum name="ADC14IFG4_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG4_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="5" size="1" name="ADC14IFG5" description="ADC14MEM5 interrupt flag">
        <Enum name="ADC14IFG5_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG5_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="6" size="1" name="ADC14IFG6" description="ADC14MEM6 interrupt flag">
        <Enum name="ADC14IFG6_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG6_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="7" size="1" name="ADC14IFG7" description="ADC14MEM7 interrupt flag">
        <Enum name="ADC14IFG7_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG7_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="8" size="1" name="ADC14IFG8" description="ADC14MEM8 interrupt flag">
        <Enum name="ADC14IFG8_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG8_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="9" size="1" name="ADC14IFG9" description="ADC14MEM9 interrupt flag">
        <Enum name="ADC14IFG9_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG9_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="10" size="1" name="ADC14IFG10" description="ADC14MEM10 interrupt flag">
        <Enum name="ADC14IFG10_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG10_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="11" size="1" name="ADC14IFG11" description="ADC14MEM11 interrupt flag">
        <Enum name="ADC14IFG11_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG11_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="12" size="1" name="ADC14IFG12" description="ADC14MEM12 interrupt flag">
        <Enum name="ADC14IFG12_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG12_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="13" size="1" name="ADC14IFG13" description="ADC14MEM13 interrupt flag">
        <Enum name="ADC14IFG13_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG13_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="14" size="1" name="ADC14IFG14" description="ADC14MEM14 interrupt flag">
        <Enum name="ADC14IFG14_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG14_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="15" size="1" name="ADC14IFG15" description="ADC14MEM15 interrupt flag">
        <Enum name="ADC14IFG15_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG15_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="16" size="1" name="ADC14IFG16" description="ADC14MEM16 interrupt flag">
        <Enum name="ADC14IFG16_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG16_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="17" size="1" name="ADC14IFG17" description="ADC14MEM17 interrupt flag">
        <Enum name="ADC14IFG17_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG17_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="18" size="1" name="ADC14IFG18" description="ADC14MEM18 interrupt flag">
        <Enum name="ADC14IFG18_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG18_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="19" size="1" name="ADC14IFG19" description="ADC14MEM19 interrupt flag">
        <Enum name="ADC14IFG19_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG19_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="20" size="1" name="ADC14IFG20" description="ADC14MEM20 interrupt flag">
        <Enum name="ADC14IFG20_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG20_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="21" size="1" name="ADC14IFG21" description="ADC14MEM21 interrupt flag">
        <Enum name="ADC14IFG21_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG21_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="22" size="1" name="ADC14IFG22" description="ADC14MEM22 interrupt flag">
        <Enum name="ADC14IFG22_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG22_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="23" size="1" name="ADC14IFG23" description="ADC14MEM23 interrupt flag">
        <Enum name="ADC14IFG23_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG23_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="24" size="1" name="ADC14IFG24" description="ADC14MEM24 interrupt flag">
        <Enum name="ADC14IFG24_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG24_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="25" size="1" name="ADC14IFG25" description="ADC14MEM25 interrupt flag">
        <Enum name="ADC14IFG25_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG25_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="26" size="1" name="ADC14IFG26" description="ADC14MEM26 interrupt flag">
        <Enum name="ADC14IFG26_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG26_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="27" size="1" name="ADC14IFG27" description="ADC14MEM27 interrupt flag">
        <Enum name="ADC14IFG27_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG27_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="28" size="1" name="ADC14IFG28" description="ADC14MEM28 interrupt flag">
        <Enum name="ADC14IFG28_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG28_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="29" size="1" name="ADC14IFG29" description="ADC14MEM29 interrupt flag">
        <Enum name="ADC14IFG29_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG29_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="30" size="1" name="ADC14IFG30" description="ADC14MEM30 interrupt flag">
        <Enum name="ADC14IFG30_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG30_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="31" size="1" name="ADC14IFG31" description="ADC14MEM31 interrupt flag">
        <Enum name="ADC14IFG31_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IFG31_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x148" size="4" name="ADC14IFGR1" access="ReadOnly" description="Interrupt Flag 1 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="ADC14INIFG" description="Interrupt flag for ADC14MEMx within comparator window">
        <Enum name="ADC14INIFG_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14INIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="2" size="1" name="ADC14LOIFG" description="Interrupt flag for ADC14MEMx below comparator window">
        <Enum name="ADC14LOIFG_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14LOIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="3" size="1" name="ADC14HIIFG" description="Interrupt flag for ADC14MEMx above comparator window">
        <Enum name="ADC14HIIFG_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14HIIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="4" size="1" name="ADC14OVIFG" description="ADC14MEMx overflow interrupt flag">
        <Enum name="ADC14OVIFG_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14OVIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="5" size="1" name="ADC14TOVIFG" description="ADC14 conversion time overflow interrupt flag">
        <Enum name="ADC14TOVIFG_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14TOVIFG_1" start="1" description="Interrupt pending" />
      </BitField>
      <BitField start="6" size="1" name="ADC14RDYIFG" description="ADC14 local buffered reference ready interrupt flag">
        <Enum name="ADC14RDYIFG_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14RDYIFG_1" start="1" description="Interrupt pending" />
      </BitField>
    </Register>
    <Register start="+0x14C" size="4" name="ADC14CLRIFGR0" access="WriteOnly" description="Clear Interrupt Flag 0 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLRADC14IFG0" description="clear ADC14IFG0">
        <Enum name="CLRADC14IFG0_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG0_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="1" size="1" name="CLRADC14IFG1" description="clear ADC14IFG1">
        <Enum name="CLRADC14IFG1_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG1_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="2" size="1" name="CLRADC14IFG2" description="clear ADC14IFG2">
        <Enum name="CLRADC14IFG2_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG2_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="3" size="1" name="CLRADC14IFG3" description="clear ADC14IFG3">
        <Enum name="CLRADC14IFG3_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG3_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="4" size="1" name="CLRADC14IFG4" description="clear ADC14IFG4">
        <Enum name="CLRADC14IFG4_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG4_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="5" size="1" name="CLRADC14IFG5" description="clear ADC14IFG5">
        <Enum name="CLRADC14IFG5_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG5_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="6" size="1" name="CLRADC14IFG6" description="clear ADC14IFG6">
        <Enum name="CLRADC14IFG6_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG6_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="7" size="1" name="CLRADC14IFG7" description="clear ADC14IFG7">
        <Enum name="CLRADC14IFG7_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG7_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="8" size="1" name="CLRADC14IFG8" description="clear ADC14IFG8">
        <Enum name="CLRADC14IFG8_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG8_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="9" size="1" name="CLRADC14IFG9" description="clear ADC14IFG9">
        <Enum name="CLRADC14IFG9_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG9_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="10" size="1" name="CLRADC14IFG10" description="clear ADC14IFG10">
        <Enum name="CLRADC14IFG10_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG10_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="11" size="1" name="CLRADC14IFG11" description="clear ADC14IFG11">
        <Enum name="CLRADC14IFG11_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG11_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="12" size="1" name="CLRADC14IFG12" description="clear ADC14IFG12">
        <Enum name="CLRADC14IFG12_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG12_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="13" size="1" name="CLRADC14IFG13" description="clear ADC14IFG13">
        <Enum name="CLRADC14IFG13_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG13_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="14" size="1" name="CLRADC14IFG14" description="clear ADC14IFG14">
        <Enum name="CLRADC14IFG14_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG14_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="15" size="1" name="CLRADC14IFG15" description="clear ADC14IFG15">
        <Enum name="CLRADC14IFG15_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG15_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="16" size="1" name="CLRADC14IFG16" description="clear ADC14IFG16">
        <Enum name="CLRADC14IFG16_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG16_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="17" size="1" name="CLRADC14IFG17" description="clear ADC14IFG17">
        <Enum name="CLRADC14IFG17_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG17_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="18" size="1" name="CLRADC14IFG18" description="clear ADC14IFG18">
        <Enum name="CLRADC14IFG18_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG18_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="19" size="1" name="CLRADC14IFG19" description="clear ADC14IFG19">
        <Enum name="CLRADC14IFG19_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG19_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="20" size="1" name="CLRADC14IFG20" description="clear ADC14IFG20">
        <Enum name="CLRADC14IFG20_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG20_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="21" size="1" name="CLRADC14IFG21" description="clear ADC14IFG21">
        <Enum name="CLRADC14IFG21_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG21_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="22" size="1" name="CLRADC14IFG22" description="clear ADC14IFG22">
        <Enum name="CLRADC14IFG22_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG22_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="23" size="1" name="CLRADC14IFG23" description="clear ADC14IFG23">
        <Enum name="CLRADC14IFG23_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG23_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="24" size="1" name="CLRADC14IFG24" description="clear ADC14IFG24">
        <Enum name="CLRADC14IFG24_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG24_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="25" size="1" name="CLRADC14IFG25" description="clear ADC14IFG25">
        <Enum name="CLRADC14IFG25_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG25_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="26" size="1" name="CLRADC14IFG26" description="clear ADC14IFG26">
        <Enum name="CLRADC14IFG26_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG26_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="27" size="1" name="CLRADC14IFG27" description="clear ADC14IFG27">
        <Enum name="CLRADC14IFG27_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG27_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="28" size="1" name="CLRADC14IFG28" description="clear ADC14IFG28">
        <Enum name="CLRADC14IFG28_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG28_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="29" size="1" name="CLRADC14IFG29" description="clear ADC14IFG29">
        <Enum name="CLRADC14IFG29_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG29_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="30" size="1" name="CLRADC14IFG30" description="clear ADC14IFG30">
        <Enum name="CLRADC14IFG30_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG30_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="31" size="1" name="CLRADC14IFG31" description="clear ADC14IFG31">
        <Enum name="CLRADC14IFG31_0" start="0" description="no effect" />
        <Enum name="CLRADC14IFG31_1" start="1" description="clear pending interrupt flag" />
      </BitField>
    </Register>
    <Register start="+0x150" size="4" name="ADC14CLRIFGR1" access="Read/Write" description="Clear Interrupt Flag 1 Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="CLRADC14INIFG" description="clear ADC14INIFG">
        <Enum name="CLRADC14INIFG_0" start="0" description="no effect" />
        <Enum name="CLRADC14INIFG_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="2" size="1" name="CLRADC14LOIFG" description="clear ADC14LOIFG">
        <Enum name="CLRADC14LOIFG_0" start="0" description="no effect" />
        <Enum name="CLRADC14LOIFG_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="3" size="1" name="CLRADC14HIIFG" description="clear ADC14HIIFG">
        <Enum name="CLRADC14HIIFG_0" start="0" description="no effect" />
        <Enum name="CLRADC14HIIFG_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="4" size="1" name="CLRADC14OVIFG" description="clear ADC14OVIFG">
        <Enum name="CLRADC14OVIFG_0" start="0" description="no effect" />
        <Enum name="CLRADC14OVIFG_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="5" size="1" name="CLRADC14TOVIFG" description="clear ADC14TOVIFG">
        <Enum name="CLRADC14TOVIFG_0" start="0" description="no effect" />
        <Enum name="CLRADC14TOVIFG_1" start="1" description="clear pending interrupt flag" />
      </BitField>
      <BitField start="6" size="1" name="CLRADC14RDYIFG" description="clear ADC14RDYIFG">
        <Enum name="CLRADC14RDYIFG_0" start="0" description="no effect" />
        <Enum name="CLRADC14RDYIFG_1" start="1" description="clear pending interrupt flag" />
      </BitField>
    </Register>
    <Register start="+0x154" size="4" name="ADC14IV" access="Read/Write" description="Interrupt Vector Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="ADC14IV" description="ADC14 interrupt vector value">
        <Enum name="ADC14IV_0" start="0" description="No interrupt pending" />
        <Enum name="ADC14IV_2" start="2" description="Interrupt Source: ADC14MEMx overflow; Interrupt Flag: ADC14OVIFG; Interrupt Priority: Highest" />
        <Enum name="ADC14IV_4" start="4" description="Interrupt Source: Conversion time overflow; Interrupt Flag: ADC14TOVIFG" />
        <Enum name="ADC14IV_6" start="6" description="Interrupt Source: ADC14 window high interrupt flag; Interrupt Flag: ADC14HIIFG" />
        <Enum name="ADC14IV_8" start="8" description="Interrupt Source: ADC14 window low interrupt flag; Interrupt Flag: ADC14LOIFG" />
        <Enum name="ADC14IV_10" start="10" description="Interrupt Source: ADC14 in-window interrupt flag; Interrupt Flag: ADC14INIFG" />
        <Enum name="ADC14IV_12" start="12" description="Interrupt Source: ADC14MEM0 interrupt flag; Interrupt Flag: ADC14IFG0" />
        <Enum name="ADC14IV_14" start="14" description="Interrupt Source: ADC14MEM1 interrupt flag; Interrupt Flag: ADC14IFG1" />
        <Enum name="ADC14IV_16" start="16" description="Interrupt Source: ADC14MEM2 interrupt flag; Interrupt Flag: ADC14IFG2" />
        <Enum name="ADC14IV_18" start="18" description="Interrupt Source: ADC14MEM3 interrupt flag; Interrupt Flag: ADC14IFG3" />
        <Enum name="ADC14IV_20" start="20" description="Interrupt Source: ADC14MEM4 interrupt flag; Interrupt Flag: ADC14IFG4" />
        <Enum name="ADC14IV_22" start="22" description="Interrupt Source: ADC14MEM5 interrupt flag; Interrupt Flag: ADC14IFG5" />
        <Enum name="ADC14IV_24" start="24" description="Interrupt Source: ADC14MEM6 interrupt flag; Interrupt Flag: ADC14IFG6" />
        <Enum name="ADC14IV_26" start="26" description="Interrupt Source: ADC14MEM7 interrupt flag; Interrupt Flag: ADC14IFG7" />
        <Enum name="ADC14IV_28" start="28" description="Interrupt Source: ADC14MEM8 interrupt flag; Interrupt Flag: ADC14IFG8" />
        <Enum name="ADC14IV_30" start="30" description="Interrupt Source: ADC14MEM9 interrupt flag; Interrupt Flag: ADC14IFG9" />
        <Enum name="ADC14IV_32" start="32" description="Interrupt Source: ADC14MEM10 interrupt flag; Interrupt Flag: ADC14IFG10" />
        <Enum name="ADC14IV_34" start="34" description="Interrupt Source: ADC14MEM11 interrupt flag; Interrupt Flag: ADC14IFG11" />
        <Enum name="ADC14IV_36" start="36" description="Interrupt Source: ADC14MEM12 interrupt flag; Interrupt Flag: ADC14IFG12" />
        <Enum name="ADC14IV_38" start="38" description="Interrupt Source: ADC14MEM13 interrupt flag; Interrupt Flag: ADC14IFG13" />
        <Enum name="ADC14IV_40" start="40" description="Interrupt Source: ADC14MEM14 interrupt flag; Interrupt Flag: ADC14IFG14" />
        <Enum name="ADC14IV_42" start="42" description="Interrupt Source: ADC14MEM15 interrupt flag; Interrupt Flag: ADC14IFG15" />
        <Enum name="ADC14IV_44" start="44" description="Interrupt Source: ADC14MEM16 interrupt flag; Interrupt Flag: ADC14IFG16" />
        <Enum name="ADC14IV_46" start="46" description="Interrupt Source: ADC14MEM17 interrupt flag; Interrupt Flag: ADC14IFG17" />
        <Enum name="ADC14IV_48" start="48" description="Interrupt Source: ADC14MEM18 interrupt flag; Interrupt Flag: ADC14IFG18" />
        <Enum name="ADC14IV_50" start="50" description="Interrupt Source: ADC14MEM19 interrupt flag; Interrupt Flag: ADC14IFG19" />
        <Enum name="ADC14IV_52" start="52" description="Interrupt Source: ADC14MEM20 interrupt flag; Interrupt Flag: ADC14IFG20" />
        <Enum name="ADC14IV_54" start="54" description="Interrupt Source: ADC14MEM22 interrupt flag; Interrupt Flag: ADC14IFG22" />
        <Enum name="ADC14IV_56" start="56" description="Interrupt Source: ADC14MEM22 interrupt flag; Interrupt Flag: ADC14IFG22" />
        <Enum name="ADC14IV_58" start="58" description="Interrupt Source: ADC14MEM23 interrupt flag; Interrupt Flag: ADC14IFG23" />
        <Enum name="ADC14IV_60" start="60" description="Interrupt Source: ADC14MEM24 interrupt flag; Interrupt Flag: ADC14IFG24" />
        <Enum name="ADC14IV_62" start="62" description="Interrupt Source: ADC14MEM25 interrupt flag; Interrupt Flag: ADC14IFG25" />
        <Enum name="ADC14IV_64" start="64" description="Interrupt Source: ADC14MEM26 interrupt flag; Interrupt Flag: ADC14IFG26" />
        <Enum name="ADC14IV_66" start="66" description="Interrupt Source: ADC14MEM27 interrupt flag; Interrupt Flag: ADC14IFG27" />
        <Enum name="ADC14IV_68" start="68" description="Interrupt Source: ADC14MEM28 interrupt flag; Interrupt Flag: ADC14IFG28" />
        <Enum name="ADC14IV_70" start="70" description="Interrupt Source: ADC14MEM29 interrupt flag; Interrupt Flag: ADC14IFG29" />
        <Enum name="ADC14IV_72" start="72" description="Interrupt Source: ADC14MEM30 interrupt flag; Interrupt Flag: ADC14IFG30" />
        <Enum name="ADC14IV_74" start="74" description="Interrupt Source: ADC14MEM31 interrupt flag; Interrupt Flag: ADC14IFG31" />
        <Enum name="ADC14IV_76" start="76" description="Interrupt Source: ADC14RDYIFG interrupt flag; Interrupt Flag: ADC14RDYIFG; Interrupt Priority: Lowest" />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ITM" start="0xE0000000" description="ITM">
    <Register start="+0x0" size="4" name="ITM_STIM0" access="Read/Write" description="ITM Stimulus Port 0" />
    <Register start="+0x4" size="4" name="ITM_STIM1" access="Read/Write" description="ITM Stimulus Port 1" />
    <Register start="+0x8" size="4" name="ITM_STIM2" access="Read/Write" description="ITM Stimulus Port 2" />
    <Register start="+0xC" size="4" name="ITM_STIM3" access="Read/Write" description="ITM Stimulus Port 3" />
    <Register start="+0x10" size="4" name="ITM_STIM4" access="Read/Write" description="ITM Stimulus Port 4" />
    <Register start="+0x14" size="4" name="ITM_STIM5" access="Read/Write" description="ITM Stimulus Port 5" />
    <Register start="+0x18" size="4" name="ITM_STIM6" access="Read/Write" description="ITM Stimulus Port 6" />
    <Register start="+0x1C" size="4" name="ITM_STIM7" access="Read/Write" description="ITM Stimulus Port 7" />
    <Register start="+0x20" size="4" name="ITM_STIM8" access="Read/Write" description="ITM Stimulus Port 8" />
    <Register start="+0x24" size="4" name="ITM_STIM9" access="Read/Write" description="ITM Stimulus Port 9" />
    <Register start="+0x28" size="4" name="ITM_STIM10" access="Read/Write" description="ITM Stimulus Port 10" />
    <Register start="+0x2C" size="4" name="ITM_STIM11" access="Read/Write" description="ITM Stimulus Port 11" />
    <Register start="+0x30" size="4" name="ITM_STIM12" access="Read/Write" description="ITM Stimulus Port 12" />
    <Register start="+0x34" size="4" name="ITM_STIM13" access="Read/Write" description="ITM Stimulus Port 13" />
    <Register start="+0x38" size="4" name="ITM_STIM14" access="Read/Write" description="ITM Stimulus Port 14" />
    <Register start="+0x3C" size="4" name="ITM_STIM15" access="Read/Write" description="ITM Stimulus Port 15" />
    <Register start="+0x40" size="4" name="ITM_STIM16" access="Read/Write" description="ITM Stimulus Port 16" />
    <Register start="+0x44" size="4" name="ITM_STIM17" access="Read/Write" description="ITM Stimulus Port 17" />
    <Register start="+0x48" size="4" name="ITM_STIM18" access="Read/Write" description="ITM Stimulus Port 18" />
    <Register start="+0x4C" size="4" name="ITM_STIM19" access="Read/Write" description="ITM Stimulus Port 19" />
    <Register start="+0x50" size="4" name="ITM_STIM20" access="Read/Write" description="ITM Stimulus Port 20" />
    <Register start="+0x54" size="4" name="ITM_STIM21" access="Read/Write" description="ITM Stimulus Port 21" />
    <Register start="+0x58" size="4" name="ITM_STIM22" access="Read/Write" description="ITM Stimulus Port 22" />
    <Register start="+0x5C" size="4" name="ITM_STIM23" access="Read/Write" description="ITM Stimulus Port 23" />
    <Register start="+0x60" size="4" name="ITM_STIM24" access="Read/Write" description="ITM Stimulus Port 24" />
    <Register start="+0x64" size="4" name="ITM_STIM25" access="Read/Write" description="ITM Stimulus Port 25" />
    <Register start="+0x68" size="4" name="ITM_STIM26" access="Read/Write" description="ITM Stimulus Port 26" />
    <Register start="+0x6C" size="4" name="ITM_STIM27" access="Read/Write" description="ITM Stimulus Port 27" />
    <Register start="+0x70" size="4" name="ITM_STIM28" access="Read/Write" description="ITM Stimulus Port 28" />
    <Register start="+0x74" size="4" name="ITM_STIM29" access="Read/Write" description="ITM Stimulus Port 29" />
    <Register start="+0x78" size="4" name="ITM_STIM30" access="Read/Write" description="ITM Stimulus Port 30" />
    <Register start="+0x7C" size="4" name="ITM_STIM31" access="Read/Write" description="ITM Stimulus Port 31" />
    <Register start="+0xE00" size="4" name="ITM_TER" access="Read/Write" description="ITM Trace Enable Register" reset_value="0x00000000">
      <BitField start="0" size="32" name="STIMENA" description="Bit mask to enable tracing on ITM stimulus ports. One bit per stimulus port." />
    </Register>
    <Register start="+0xE40" size="4" name="ITM_TPR" access="Read/Write" description="ITM Trace Privilege Register" reset_value="0x00000000">
      <BitField start="0" size="4" name="PRIVMASK" description="Bit mask to enable tracing on ITM stimulus ports: bit [0] = stimulus ports [7:0], bit [1] = stimulus ports [15:8], bit [2] = stimulus ports [23:16], bit [3] = stimulus ports [31:24]." />
    </Register>
    <Register start="+0xE80" size="4" name="ITM_TCR" access="Read/Write" description="ITM Trace Control Register" reset_value="0x00000000">
      <BitField start="0" size="1" name="ITMENA" description="Enable ITM. This is the master enable, and must be set before ITM Stimulus and Trace Enable registers can be written." />
      <BitField start="1" size="1" name="TSENA" description="Enables differential timestamps. Differential timestamps are emitted when a packet is written to the FIFO with a non-zero timestamp counter, and when the timestamp counter overflows. Timestamps are emitted during idle times after a fixed number of two million cycles. This provides a time reference for packets and inter-packet gaps. If SWOENA (bit [4]) is set, timestamps are triggered by activity on the internal trace bus only. In this case there is no regular timestamp output when the ITM is idle." />
      <BitField start="2" size="1" name="SYNCENA" description="Enables sync packets for TPIU." />
      <BitField start="3" size="1" name="DWTENA" description="Enables the DWT stimulus." />
      <BitField start="4" size="1" name="SWOENA" description="Enables asynchronous clocking of the timestamp counter." />
      <BitField start="8" size="2" name="TSPRESCALE" description="TSPrescale Timestamp prescaler.">
        <Enum name="en_0b00" start="0" description="no prescaling" />
        <Enum name="en_0b01" start="1" description="divide by 4" />
        <Enum name="en_0b10" start="2" description="divide by 16" />
        <Enum name="en_0b11" start="3" description="divide by 64" />
      </BitField>
      <BitField start="16" size="7" name="ATBID" description="ATB ID for CoreSight system." />
      <BitField start="23" size="1" name="BUSY" description="Set when ITM events present and being drained." />
    </Register>
    <Register start="+0xEF8" size="4" name="ITM_IWR" access="WriteOnly" description="ITM Integration Write Register" reset_value="0x00000000">
      <BitField start="0" size="1" name="ATVALIDM" description="When the integration mode is set: 0 = ATVALIDM clear. 1 = ATVALIDM set.">
        <Enum name="en_0b0" start="0" description="ATVALIDM clear" />
        <Enum name="en_0b1" start="1" description="ATVALIDM set" />
      </BitField>
    </Register>
    <Register start="+0xF00" size="4" name="ITM_IMCR" access="Read/Write" description="ITM Integration Mode Control Register" reset_value="0x00000000">
      <BitField start="0" size="1" name="INTEGRATION">
        <Enum name="en_0b0" start="0" description="ATVALIDM normal" />
        <Enum name="en_0b1" start="1" description="ATVALIDM driven from Integration Write Register" />
      </BitField>
    </Register>
    <Register start="+0xFB0" size="4" name="ITM_LAR" access="WriteOnly" description="ITM Lock Access Register" reset_value="0x00000000">
      <BitField start="0" size="32" name="LOCK_ACCESS" description="A privileged write of 0xC5ACCE55 enables more write access to Control Register 0xE00::0xFFC. An invalid write removes write access." />
    </Register>
    <Register start="+0xFB4" size="4" name="ITM_LSR" access="ReadOnly" description="ITM Lock Status Register" reset_value="0x00000003">
      <BitField start="0" size="1" name="PRESENT" description="Indicates that a lock mechanism exists for this component." />
      <BitField start="1" size="1" name="ACCESS" description="Write access to component is blocked. All writes are ignored, reads are permitted." />
      <BitField start="2" size="1" name="BYTEACC" description="You cannot implement 8-bit lock accesses." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DWT" start="0xE0001000" description="DWT">
    <Register start="+0x0" size="4" name="DWT_CTRL" access="Read/Write" description="DWT Control Register" reset_value="0x40000000">
      <BitField start="0" size="1" name="CYCCNTENA" description="Enable the CYCCNT counter. If not enabled, the counter does not count and no event is generated for PS sampling or CYCCNTENA. In normal use, the debugger must initialize the CYCCNT counter to 0." />
      <BitField start="1" size="4" name="POSTPRESET" description="Reload value for POSTCNT, bits [8:5], post-scalar counter. If this value is 0, events are triggered on each tap change (a power of 2). If this field has a non-0 value, this forms a count-down value, to be reloaded into POSTCNT each time it reaches 0. For example, a value 1 in this register means an event is formed every other tap change." />
      <BitField start="5" size="4" name="POSTCNT" description="Post-scalar counter for CYCTAP. When the selected tapped bit changes from 0 to 1 or 1 to 0, the post scalar counter is down-counted when not 0. If 0, it triggers an event for PCSAMPLENA or CYCEVTENA use. It also reloads with the value from POSTPRESET (bits [4:1])." />
      <BitField start="9" size="1" name="CYCTAP" description="Selects a tap on the DWT_CYCCNT register. These are spaced at bits [6] and [10]. When the selected bit in the CYCCNT register changes from 0 to 1 or 1 to 0, it emits into the POSTCNT, bits [8:5], post-scalar counter. That counter then counts down. On a bit change when post-scalar is 0, it triggers an event for PC sampling or CYCEVTCNT.">
        <Enum name="en_0b0" start="0" description="selects bit [6] to tap" />
        <Enum name="en_0b1" start="1" description="selects bit [10] to tap." />
      </BitField>
      <BitField start="10" size="2" name="SYNCTAP" description="Feeds a synchronization pulse to the ITM SYNCENA control. The value selected here picks the rate (approximately 1/second or less) by selecting a tap on the DWT_CYCCNT register. To use synchronization (heartbeat and hot-connect synchronization), CYCCNTENA must be set to 1, SYNCTAP must be set to one of its values, and SYNCENA must be set to 1.">
        <Enum name="en_0b00" start="0" description="Disabled. No synch counting." />
        <Enum name="en_0b01" start="1" description="Tap at CYCCNT bit 24." />
        <Enum name="en_0b10" start="2" description="Tap at CYCCNT bit 26." />
        <Enum name="en_0b11" start="3" description="Tap at CYCCNT bit 28." />
      </BitField>
      <BitField start="12" size="1" name="PCSAMPLEENA" description="Enables PC Sampling event. A PC sample event is emitted when the POSTCNT counter triggers it. See CYCTAP, bit [9], and POSTPRESET, bits [4:1], for details. Enabling this bit overrides CYCEVTENA (bit [20]). Reset clears the PCSAMPLENA bit.">
        <Enum name="en_0b0" start="0" description="PC Sampling event disabled." />
        <Enum name="en_0b1" start="1" description="Sampling event enabled." />
      </BitField>
      <BitField start="16" size="1" name="EXCTRCENA" description="Enables Interrupt event tracing. Reset clears the EXCEVTENA bit.">
        <Enum name="en_0b0" start="0" description="interrupt event trace disabled." />
        <Enum name="en_0b1" start="1" description="interrupt event trace enabled." />
      </BitField>
      <BitField start="17" size="1" name="CPIEVTENA" description="Enables CPI count event. Emits an event when DWT_CPICNT overflows (every 256 cycles of multi-cycle instructions). Reset clears the CPIEVTENA bit.">
        <Enum name="en_0b0" start="0" description="CPI counter events disabled." />
        <Enum name="en_0b1" start="1" description="CPI counter events enabled." />
      </BitField>
      <BitField start="18" size="1" name="EXCEVTENA" description="Enables Interrupt overhead event. Emits an event when DWT_EXCCNT overflows (every 256 cycles of interrupt overhead). Reset clears the EXCEVTENA bit.">
        <Enum name="en_0b0" start="0" description="Interrupt overhead event disabled." />
        <Enum name="en_0b1" start="1" description="Interrupt overhead event enabled." />
      </BitField>
      <BitField start="19" size="1" name="SLEEPEVTENA" description="Enables Sleep count event. Emits an event when DWT_SLEEPCNT overflows (every 256 cycles that the processor is sleeping). Reset clears the SLEEPEVTENA bit.">
        <Enum name="en_0b0" start="0" description="Sleep count events disabled." />
        <Enum name="en_0b1" start="1" description="Sleep count events enabled." />
      </BitField>
      <BitField start="20" size="1" name="LSUEVTENA" description="Enables LSU count event. Emits an event when DWT_LSUCNT overflows (every 256 cycles of LSU operation). LSU counts include all LSU costs after the initial cycle for the instruction. Reset clears the LSUEVTENA bit.">
        <Enum name="en_0b0" start="0" description="LSU count events disabled." />
        <Enum name="en_0b1" start="1" description="LSU count events enabled." />
      </BitField>
      <BitField start="21" size="1" name="FOLDEVTENA" description="Enables Folded instruction count event. Emits an event when DWT_FOLDCNT overflows (every 256 cycles of folded instructions). A folded instruction is one that does not incur even one cycle to execute. For example, an IT instruction is folded away and so does not use up one cycle. Reset clears the FOLDEVTENA bit.">
        <Enum name="en_0b0" start="0" description="Folded instruction count events disabled." />
        <Enum name="en_0b1" start="1" description="Folded instruction count events enabled." />
      </BitField>
      <BitField start="22" size="1" name="CYCEVTENA" description="Enables Cycle count event. Emits an event when the POSTCNT counter triggers it. See CYCTAP (bit [9]) and POSTPRESET, bits [4:1], for details. This event is only emitted if PCSAMPLENA, bit [12], is disabled. PCSAMPLENA overrides the setting of this bit. Reset clears the CYCEVTENA bit.">
        <Enum name="en_0b0" start="0" description="Cycle count events disabled." />
        <Enum name="en_0b1" start="1" description="Cycle count events enabled." />
      </BitField>
      <BitField start="24" size="1" name="NOPRFCNT" description="When set, DWT_FOLDCNT, DWT_LSUCNT, DWT_SLEEPCNT, DWT_EXCCNT, and DWT_CPICNT are not supported." />
      <BitField start="25" size="1" name="NOCYCCNT" description="When set, DWT_CYCCNT is not supported." />
    </Register>
    <Register start="+0x4" size="4" name="DWT_CYCCNT" access="Read/Write" description="DWT Current PC Sampler Cycle Count Register" reset_value="0x00000000">
      <BitField start="0" size="32" name="CYCCNT" description="Current PC Sampler Cycle Counter count value. When enabled, this counter counts the number of core cycles, except when the core is halted. CYCCNT is a free running counter, counting upwards. It wraps around to 0 on overflow. The debugger must initialize this to 0 when first enabling." />
    </Register>
    <Register start="+0x8" size="4" name="DWT_CPICNT" access="Read/Write" description="DWT CPI Count Register">
      <BitField start="0" size="8" name="CPICNT" description="Current CPI counter value. Increments on the additional cycles (the first cycle is not counted) required to execute all instructions except those recorded by DWT_LSUCNT. This counter also increments on all instruction fetch stalls. If CPIEVTENA is set, an event is emitted when the counter overflows. Clears to 0 on enabling." />
    </Register>
    <Register start="+0xC" size="4" name="DWT_EXCCNT" access="Read/Write" description="DWT Exception Overhead Count Register">
      <BitField start="0" size="8" name="EXCCNT" description="Current interrupt overhead counter value. Counts the total cycles spent in interrupt processing (for example entry stacking, return unstacking, pre-emption). An event is emitted on counter overflow (every 256 cycles). This counter initializes to 0 when enabled. Clears to 0 on enabling." />
    </Register>
    <Register start="+0x10" size="4" name="DWT_SLEEPCNT" access="Read/Write" description="DWT Sleep Count Register">
      <BitField start="0" size="8" name="SLEEPCNT" description="Sleep counter. Counts the number of cycles during which the processor is sleeping. An event is emitted on counter overflow (every 256 cycles). This counter initializes to 0 when enabled. Note that SLEEPCNT is clocked using FCLK. It is possible that the frequency of FCLK might be reduced while the processor is sleeping to minimize power consumption. This means that sleep duration must be calculated with the frequency of FCLK during sleep." />
    </Register>
    <Register start="+0x14" size="4" name="DWT_LSUCNT" access="Read/Write" description="DWT LSU Count Register">
      <BitField start="0" size="8" name="LSUCNT" description="LSU counter. This counts the total number of cycles that the processor is processing an LSU operation. The initial execution cost of the instruction is not counted. For example, an LDR that takes two cycles to complete increments this counter one cycle. Equivalently, an LDR that stalls for two cycles (and so takes four cycles), increments this counter three times. An event is emitted on counter overflow (every 256 cycles). Clears to 0 on enabling." />
    </Register>
    <Register start="+0x18" size="4" name="DWT_FOLDCNT" access="Read/Write" description="DWT Fold Count Register">
      <BitField start="0" size="8" name="FOLDCNT" description="This counts the total number folded instructions. This counter initializes to 0 when enabled." />
    </Register>
    <Register start="+0x1C" size="4" name="DWT_PCSR" access="ReadOnly" description="DWT Program Counter Sample Register">
      <BitField start="0" size="32" name="EIASAMPLE" description="Execution instruction address sample, or 0xFFFFFFFF if the core is halted." />
    </Register>
    <Register start="+0x20" size="4" name="DWT_COMP0" access="Read/Write" description="DWT Comparator Register 0">
      <BitField start="0" size="32" name="COMP" description="Data value to compare against PC and the data address as given by DWT_FUNCTION0. DWT_COMP0 can also compare against the value of the PC Sampler Counter (DWT_CYCCNT)." />
    </Register>
    <Register start="+0x24" size="4" name="DWT_MASK0" access="Read/Write" description="DWT Mask Register 0">
      <BitField start="0" size="4" name="MASK" description="Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word." />
    </Register>
    <Register start="+0x28" size="4" name="DWT_FUNCTION0" access="Read/Write" description="DWT Function Register 0" reset_value="0x00000000">
      <BitField start="0" size="4" name="FUNCTION" description="Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.">
        <Enum name="en_0b0000" start="0" description="Disabled" />
        <Enum name="en_0b0001" start="1" description="EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit address offset through ITM" />
        <Enum name="en_0b0010" start="2" description="EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1, emit data and address offset through ITM on read or write." />
        <Enum name="en_0b0011" start="3" description="EMITRANGE = 0, sample PC and data value through ITM on read or write. EMITRANGE = 1, emit address offset and data value through ITM on read or write." />
        <Enum name="en_0b0100" start="4" description="Watchpoint on PC match." />
        <Enum name="en_0b0101" start="5" description="Watchpoint on read." />
        <Enum name="en_0b0110" start="6" description="Watchpoint on write." />
        <Enum name="en_0b0111" start="7" description="Watchpoint on read or write." />
        <Enum name="en_0b1000" start="8" description="ETM trigger on PC match" />
        <Enum name="en_0b1001" start="9" description="ETM trigger on read" />
        <Enum name="en_0b1010" start="10" description="ETM trigger on write" />
        <Enum name="en_0b1011" start="11" description="ETM trigger on read or write" />
        <Enum name="en_0b1100" start="12" description="EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample Daddr [15:0] for read transfers" />
        <Enum name="en_0b1101" start="13" description="EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample Daddr [15:0] for write transfers" />
        <Enum name="en_0b1110" start="14" description="EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1, sample Daddr [15:0] + data for read transfers" />
        <Enum name="en_0b1111" start="15" description="EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1, sample Daddr [15:0] + data for write transfers" />
      </BitField>
      <BitField start="5" size="1" name="EMITRANGE" description="Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111." />
      <BitField start="8" size="1" name="DATAVMATCH" description="This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison." />
      <BitField start="9" size="1" name="LNK1ENA">
        <Enum name="en_0b0" start="0" description="DATAVADDR1 not supported" />
        <Enum name="en_0b1" start="1" description="DATAVADDR1 supported (enabled)." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Defines the size of the data in the COMP register that is to be matched:">
        <Enum name="en_0b00" start="0" description="byte" />
        <Enum name="en_0b01" start="1" description="halfword" />
        <Enum name="en_0b10" start="2" description="word" />
        <Enum name="en_0b11" start="3" description="Unpredictable." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Identity of a linked address comparator for data value matching when DATAVMATCH == 1." />
      <BitField start="16" size="4" name="DATAVADDR1" description="Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1." />
      <BitField start="24" size="1" name="MATCHED" description="This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read." />
    </Register>
    <Register start="+0x30" size="4" name="DWT_COMP1" access="Read/Write" description="DWT Comparator Register 1">
      <BitField start="0" size="32" name="COMP" description="Data value to compare against PC and the data address as given by DWT_FUNCTION1." />
    </Register>
    <Register start="+0x34" size="4" name="DWT_MASK1" access="Read/Write" description="DWT Mask Register 1">
      <BitField start="0" size="4" name="MASK" description="Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word." />
    </Register>
    <Register start="+0x38" size="4" name="DWT_FUNCTION1" access="Read/Write" description="DWT Function Register 1" reset_value="0x00000000">
      <BitField start="0" size="4" name="FUNCTION" description="Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: FUNCTION is overridden for comparators given by DATAVADDR0 and DATAVADDR1 in DWT_FUNCTION1if DATAVMATCH is also set in DWT_FUNCTION1. The comparators given by DATAVADDR0 and DATAVADDR1 can then only perform address comparator matches for comparator 1 data matches. Note 4: If the data matching functionality is not included during implementation it is not possible to set DATAVADDR0, DATAVADDR1, or DATAVMATCH in DWT_FUNCTION1. This means that the data matching functionality is not available in the implementation. Test the availability of data matching by writing and reading the DATAVMATCH bit in DWT_FUNCTION1. If it is not settable then data matching is unavailable. Note 5: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.">
        <Enum name="en_0b0000" start="0" description="Disabled" />
        <Enum name="en_0b0001" start="1" description="EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit address offset through ITM" />
        <Enum name="en_0b0010" start="2" description="EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1, emit data and address offset through ITM on read or write." />
        <Enum name="en_0b0011" start="3" description="EMITRANGE = 0, sample PC and data value through ITM on read or write. EMITRANGE = 1, emit address offset and data value through ITM on read or write." />
        <Enum name="en_0b0100" start="4" description="Watchpoint on PC match." />
        <Enum name="en_0b0101" start="5" description="Watchpoint on read." />
        <Enum name="en_0b0110" start="6" description="Watchpoint on write." />
        <Enum name="en_0b0111" start="7" description="Watchpoint on read or write." />
        <Enum name="en_0b1000" start="8" description="ETM trigger on PC match" />
        <Enum name="en_0b1001" start="9" description="ETM trigger on read" />
        <Enum name="en_0b1010" start="10" description="ETM trigger on write" />
        <Enum name="en_0b1011" start="11" description="ETM trigger on read or write" />
        <Enum name="en_0b1100" start="12" description="EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample Daddr [15:0] for read transfers" />
        <Enum name="en_0b1101" start="13" description="EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample Daddr [15:0] for write transfers" />
        <Enum name="en_0b1110" start="14" description="EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1, sample Daddr [15:0] + data for read transfers" />
        <Enum name="en_0b1111" start="15" description="EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1, sample Daddr [15:0] + data for write transfers" />
      </BitField>
      <BitField start="5" size="1" name="EMITRANGE" description="Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111." />
      <BitField start="7" size="1" name="CYCMATCH" description="Only available in comparator 0. When set, this comparator compares against the clock cycle counter." />
      <BitField start="8" size="1" name="DATAVMATCH" description="This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison." />
      <BitField start="9" size="1" name="LNK1ENA">
        <Enum name="en_0b0" start="0" description="DATAVADDR1 not supported" />
        <Enum name="en_0b1" start="1" description="DATAVADDR1 supported (enabled)." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Defines the size of the data in the COMP register that is to be matched:">
        <Enum name="en_0b00" start="0" description="byte" />
        <Enum name="en_0b01" start="1" description="halfword" />
        <Enum name="en_0b10" start="2" description="word" />
        <Enum name="en_0b11" start="3" description="Unpredictable." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Identity of a linked address comparator for data value matching when DATAVMATCH == 1." />
      <BitField start="16" size="4" name="DATAVADDR1" description="Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1." />
      <BitField start="24" size="1" name="MATCHED" description="This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read." />
    </Register>
    <Register start="+0x40" size="4" name="DWT_COMP2" access="Read/Write" description="DWT Comparator Register 2">
      <BitField start="0" size="32" name="COMP" description="Data value to compare against PC and the data address as given by DWT_FUNCTION2." />
    </Register>
    <Register start="+0x44" size="4" name="DWT_MASK2" access="Read/Write" description="DWT Mask Register 2">
      <BitField start="0" size="4" name="MASK" description="Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word." />
    </Register>
    <Register start="+0x48" size="4" name="DWT_FUNCTION2" access="Read/Write" description="DWT Function Register 2" reset_value="0x00000000">
      <BitField start="0" size="4" name="FUNCTION" description="Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.">
        <Enum name="en_0b0000" start="0" description="Disabled" />
        <Enum name="en_0b0001" start="1" description="EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit address offset through ITM" />
        <Enum name="en_0b0010" start="2" description="EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1, emit data and address offset through ITM on read or write." />
        <Enum name="en_0b0011" start="3" description="EMITRANGE = 0, sample PC and data value through ITM on read or write. EMITRANGE = 1, emit address offset and data value through ITM on read or write." />
        <Enum name="en_0b0100" start="4" description="Watchpoint on PC match." />
        <Enum name="en_0b0101" start="5" description="Watchpoint on read." />
        <Enum name="en_0b0110" start="6" description="Watchpoint on write." />
        <Enum name="en_0b0111" start="7" description="Watchpoint on read or write." />
        <Enum name="en_0b1000" start="8" description="ETM trigger on PC match" />
        <Enum name="en_0b1001" start="9" description="ETM trigger on read" />
        <Enum name="en_0b1010" start="10" description="ETM trigger on write" />
        <Enum name="en_0b1011" start="11" description="ETM trigger on read or write" />
        <Enum name="en_0b1100" start="12" description="EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample Daddr [15:0] for read transfers" />
        <Enum name="en_0b1101" start="13" description="EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample Daddr [15:0] for write transfers" />
        <Enum name="en_0b1110" start="14" description="EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1, sample Daddr [15:0] + data for read transfers" />
        <Enum name="en_0b1111" start="15" description="EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1, sample Daddr [15:0] + data for write transfers" />
      </BitField>
      <BitField start="5" size="1" name="EMITRANGE" description="Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111." />
      <BitField start="8" size="1" name="DATAVMATCH" description="This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison." />
      <BitField start="9" size="1" name="LNK1ENA">
        <Enum name="en_0b0" start="0" description="DATAVADDR1 not supported" />
        <Enum name="en_0b1" start="1" description="DATAVADDR1 supported (enabled)." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Defines the size of the data in the COMP register that is to be matched:">
        <Enum name="en_0b00" start="0" description="byte" />
        <Enum name="en_0b01" start="1" description="halfword" />
        <Enum name="en_0b10" start="2" description="word" />
        <Enum name="en_0b11" start="3" description="Unpredictable." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Identity of a linked address comparator for data value matching when DATAVMATCH == 1." />
      <BitField start="16" size="4" name="DATAVADDR1" description="Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1." />
      <BitField start="24" size="1" name="MATCHED" description="This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read." />
    </Register>
    <Register start="+0x50" size="4" name="DWT_COMP3" access="Read/Write" description="DWT Comparator Register 3">
      <BitField start="0" size="32" name="COMP" description="Data value to compare against PC and the data address as given by DWT_FUNCTION3." />
    </Register>
    <Register start="+0x54" size="4" name="DWT_MASK3" access="Read/Write" description="DWT Mask Register 3">
      <BitField start="0" size="4" name="MASK" description="Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word." />
    </Register>
    <Register start="+0x58" size="4" name="DWT_FUNCTION3" access="Read/Write" description="DWT Function Register 3" reset_value="0x00000000">
      <BitField start="0" size="4" name="FUNCTION" description="Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.">
        <Enum name="en_0b0000" start="0" description="Disabled" />
        <Enum name="en_0b0001" start="1" description="EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit address offset through ITM" />
        <Enum name="en_0b0010" start="2" description="EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1, emit data and address offset through ITM on read or write." />
        <Enum name="en_0b0011" start="3" description="EMITRANGE = 0, sample PC and data value through ITM on read or write. EMITRANGE = 1, emit address offset and data value through ITM on read or write." />
        <Enum name="en_0b0100" start="4" description="Watchpoint on PC match." />
        <Enum name="en_0b0101" start="5" description="Watchpoint on read." />
        <Enum name="en_0b0110" start="6" description="Watchpoint on write." />
        <Enum name="en_0b0111" start="7" description="Watchpoint on read or write." />
        <Enum name="en_0b1000" start="8" description="ETM trigger on PC match" />
        <Enum name="en_0b1001" start="9" description="ETM trigger on read" />
        <Enum name="en_0b1010" start="10" description="ETM trigger on write" />
        <Enum name="en_0b1011" start="11" description="ETM trigger on read or write" />
        <Enum name="en_0b1100" start="12" description="EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample Daddr [15:0] for read transfers" />
        <Enum name="en_0b1101" start="13" description="EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample Daddr [15:0] for write transfers" />
        <Enum name="en_0b1110" start="14" description="EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1, sample Daddr [15:0] + data for read transfers" />
        <Enum name="en_0b1111" start="15" description="EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1, sample Daddr [15:0] + data for write transfers" />
      </BitField>
      <BitField start="5" size="1" name="EMITRANGE" description="Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111." />
      <BitField start="8" size="1" name="DATAVMATCH" description="This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison." />
      <BitField start="9" size="1" name="LNK1ENA">
        <Enum name="en_0b0" start="0" description="DATAVADDR1 not supported" />
        <Enum name="en_0b1" start="1" description="DATAVADDR1 supported (enabled)." />
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE" description="Defines the size of the data in the COMP register that is to be matched:">
        <Enum name="en_0b00" start="0" description="byte" />
        <Enum name="en_0b01" start="1" description="halfword" />
        <Enum name="en_0b10" start="2" description="word" />
        <Enum name="en_0b11" start="3" description="Unpredictable." />
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0" description="Identity of a linked address comparator for data value matching when DATAVMATCH == 1." />
      <BitField start="16" size="4" name="DATAVADDR1" description="Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1." />
      <BitField start="24" size="1" name="MATCHED" description="This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPB" start="0xE0002000" description="FPB">
    <Register start="+0x0" size="4" name="FP_CTRL" access="Read/Write" description="Flash Patch Control Register" reset_value="0x00000130">
      <BitField start="0" size="1" name="ENABLE" description="Flash patch unit enable bit">
        <Enum name="en_0b0" start="0" description="flash patch unit disabled" />
        <Enum name="en_0b1" start="1" description="flash patch unit enabled" />
      </BitField>
      <BitField start="1" size="1" name="KEY" description="Key field. To write to the Flash Patch Control Register, you must write a 1 to this write-only bit." />
      <BitField start="4" size="4" name="NUM_CODE1" description="Number of code slots field.">
        <Enum name="en_0b0000" start="0" description="no code slots" />
        <Enum name="en_0b0010" start="2" description="two code slots" />
        <Enum name="en_0b0110" start="6" description="six code slots" />
      </BitField>
      <BitField start="8" size="4" name="NUM_LIT" description="Number of literal slots field.">
        <Enum name="en_0b0000" start="0" description="no literal slots" />
        <Enum name="en_0b0010" start="2" description="two literal slots" />
      </BitField>
      <BitField start="12" size="2" name="NUM_CODE2" description="Number of full banks of code comparators, sixteen comparators per bank. Where less than sixteen code comparators are provided, the bank count is zero, and the number present indicated by NUM_CODE. This read only field contains 3'b000 to indicate 0 banks for Cortex-M4 processor." />
    </Register>
    <Register start="+0x4" size="4" name="FP_REMAP" access="Read/Write" description="Flash Patch Remap Register">
      <BitField start="5" size="24" name="REMAP" description="Remap base address field." />
    </Register>
    <Register start="+0x8" size="4" name="FP_COMP0" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 0. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 0 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 0 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FP_COMP1" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 1. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 1 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 1 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FP_COMP2" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 2. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 2 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 2 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FP_COMP3" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 3. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 3 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 3 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="FP_COMP4" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 4. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 4 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 4 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="FP_COMP5" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 5. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 5 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 5 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="FP_COMP6" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 6. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 6 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 6 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="FP_COMP7" access="Read/Write" description="Flash Patch Comparator Registers" reset_value="0x00000000" reset_mask="0x00000001">
      <BitField start="0" size="1" name="ENABLE" description="Compare and remap enable for Flash Patch Comparator Register 7. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit.">
        <Enum name="en_0b0" start="0" description="Flash Patch Comparator Register 7 compare and remap disabled" />
        <Enum name="en_0b1" start="1" description="Flash Patch Comparator Register 7 compare and remap enabled" />
      </BitField>
      <BitField start="2" size="27" name="COMP" description="Comparison address." />
      <BitField start="30" size="2" name="REPLACE" description="This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.">
        <Enum name="en_0b00" start="0" description="remap to remap address. See FP_REMAP" />
        <Enum name="en_0b01" start="1" description="set BKPT on lower halfword, upper is unaffected" />
        <Enum name="en_0b10" start="2" description="set BKPT on upper halfword, lower is unaffected" />
        <Enum name="en_0b11" start="3" description="set BKPT on both lower and upper halfwords." />
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SystemControlSpace" start="0xE000E000" description="System Control Space for ARM core: SCnSCB, SCB, SysTick, NVIC, CoreDebug, MPU, FPU">
    <Register start="+0x4" size="4" name="ICTR" access="ReadOnly" description="Interrupt Control Type Register" reset_value="0x00000000">
      <BitField start="0" size="5" name="INTLINESNUM" description="Total number of interrupt lines in groups of 32." />
    </Register>
    <Register start="+0x8" size="4" name="ACTLR" access="Read/Write" description="Auxiliary Control Register" reset_value="0x00000000">
      <BitField start="0" size="1" name="DISMCYCINT" description="Disables interruption of multi-cycle instructions. This increases the interrupt latency of the processor becuase LDM/STM completes before interrupt stacking occurs." />
      <BitField start="1" size="1" name="DISDEFWBUF" description="Disables write buffer us during default memorty map accesses. This causes all bus faults to be precise bus faults but decreases the performance of the processor because the stores to memory have to complete before the next instruction can be executed." />
      <BitField start="2" size="1" name="DISFOLD" description="Disables IT folding." />
      <BitField start="8" size="1" name="DISFPCA" description="Disable automatic update of CONTROL.FPCA" />
      <BitField start="9" size="1" name="DISOOFP" description="Disables floating point instructions completing out of order with respect to integer&#xa;instructions." />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RSTCTL" start="0xE0042000" description="RSTCTL">
    <Register start="+0x0" size="4" name="RSTCTL_RESET_REQ" access="Read/Write" description="Reset Request Register" reset_value="0x00000000" reset_mask="0xffff00fc">
      <BitField start="0" size="1" name="SOFT_REQ" description="Soft Reset request" />
      <BitField start="1" size="1" name="HARD_REQ" description="Hard Reset request" />
      <BitField start="8" size="8" name="RSTKEY" description="Write key to unlock reset request bits" />
    </Register>
    <Register start="+0x4" size="4" name="RSTCTL_HARDRESET_STAT" access="ReadOnly" description="Hard Reset Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SRC0" description="Indicates that SRC0 was the source of the Hard Reset" />
      <BitField start="1" size="1" name="SRC1" description="Indicates that SRC1 was the source of the Hard Reset" />
      <BitField start="2" size="1" name="SRC2" description="Indicates that SRC2 was the source of the Hard Reset" />
      <BitField start="3" size="1" name="SRC3" description="Indicates that SRC3 was the source of the Hard Reset" />
      <BitField start="4" size="1" name="SRC4" description="Indicates that SRC4 was the source of the Hard Reset" />
      <BitField start="5" size="1" name="SRC5" description="Indicates that SRC5 was the source of the Hard Reset" />
      <BitField start="6" size="1" name="SRC6" description="Indicates that SRC6 was the source of the Hard Reset" />
      <BitField start="7" size="1" name="SRC7" description="Indicates that SRC7 was the source of the Hard Reset" />
      <BitField start="8" size="1" name="SRC8" description="Indicates that SRC8 was the source of the Hard Reset" />
      <BitField start="9" size="1" name="SRC9" description="Indicates that SRC9 was the source of the Hard Reset" />
      <BitField start="10" size="1" name="SRC10" description="Indicates that SRC10 was the source of the Hard Reset" />
      <BitField start="11" size="1" name="SRC11" description="Indicates that SRC11 was the source of the Hard Reset" />
      <BitField start="12" size="1" name="SRC12" description="Indicates that SRC12 was the source of the Hard Reset" />
      <BitField start="13" size="1" name="SRC13" description="Indicates that SRC13 was the source of the Hard Reset" />
      <BitField start="14" size="1" name="SRC14" description="Indicates that SRC14 was the source of the Hard Reset" />
      <BitField start="15" size="1" name="SRC15" description="Indicates that SRC15 was the source of the Hard Reset" />
    </Register>
    <Register start="+0x8" size="4" name="RSTCTL_HARDRESET_CLR" access="Read/Write" description="Hard Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffff0000">
      <BitField start="0" size="1" name="SRC0" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="1" size="1" name="SRC1" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="2" size="1" name="SRC2" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="3" size="1" name="SRC3" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="4" size="1" name="SRC4" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="5" size="1" name="SRC5" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="6" size="1" name="SRC6" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="7" size="1" name="SRC7" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="8" size="1" name="SRC8" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="9" size="1" name="SRC9" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="10" size="1" name="SRC10" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="11" size="1" name="SRC11" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="12" size="1" name="SRC12" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="13" size="1" name="SRC13" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="14" size="1" name="SRC14" description="Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT" />
      <BitField start="15" size="1" name="SRC15" description="Write 1 clears the corresponding bit in the RSTCTL_HRDRESETSTAT_REG" />
    </Register>
    <Register start="+0xC" size="4" name="RSTCTL_HARDRESET_SET" access="Read/Write" description="Hard Reset Status Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SRC0" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="1" size="1" name="SRC1" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="2" size="1" name="SRC2" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="3" size="1" name="SRC3" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="4" size="1" name="SRC4" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="5" size="1" name="SRC5" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="6" size="1" name="SRC6" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="7" size="1" name="SRC7" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="8" size="1" name="SRC8" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="9" size="1" name="SRC9" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="10" size="1" name="SRC10" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="11" size="1" name="SRC11" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="12" size="1" name="SRC12" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="13" size="1" name="SRC13" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="14" size="1" name="SRC14" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
      <BitField start="15" size="1" name="SRC15" description="Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)" />
    </Register>
    <Register start="+0x10" size="4" name="RSTCTL_SOFTRESET_STAT" access="ReadOnly" description="Soft Reset Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SRC0" description="If 1, indicates that SRC0 was the source of the Soft Reset" />
      <BitField start="1" size="1" name="SRC1" description="If 1, indicates that SRC1 was the source of the Soft Reset" />
      <BitField start="2" size="1" name="SRC2" description="If 1, indicates that SRC2 was the source of the Soft Reset" />
      <BitField start="3" size="1" name="SRC3" description="If 1, indicates that SRC3 was the source of the Soft Reset" />
      <BitField start="4" size="1" name="SRC4" description="If 1, indicates that SRC4 was the source of the Soft Reset" />
      <BitField start="5" size="1" name="SRC5" description="If 1, indicates that SRC5 was the source of the Soft Reset" />
      <BitField start="6" size="1" name="SRC6" description="If 1, indicates that SRC6 was the source of the Soft Reset" />
      <BitField start="7" size="1" name="SRC7" description="If 1, indicates that SRC7 was the source of the Soft Reset" />
      <BitField start="8" size="1" name="SRC8" description="If 1, indicates that SRC8 was the source of the Soft Reset" />
      <BitField start="9" size="1" name="SRC9" description="If 1, indicates that SRC9 was the source of the Soft Reset" />
      <BitField start="10" size="1" name="SRC10" description="If 1, indicates that SRC10 was the source of the Soft Reset" />
      <BitField start="11" size="1" name="SRC11" description="If 1, indicates that SRC11 was the source of the Soft Reset" />
      <BitField start="12" size="1" name="SRC12" description="If 1, indicates that SRC12 was the source of the Soft Reset" />
      <BitField start="13" size="1" name="SRC13" description="If 1, indicates that SRC13 was the source of the Soft Reset" />
      <BitField start="14" size="1" name="SRC14" description="If 1, indicates that SRC14 was the source of the Soft Reset" />
      <BitField start="15" size="1" name="SRC15" description="If 1, indicates that SRC15 was the source of the Soft Reset" />
    </Register>
    <Register start="+0x14" size="4" name="RSTCTL_SOFTRESET_CLR" access="Read/Write" description="Soft Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SRC0" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="1" size="1" name="SRC1" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="2" size="1" name="SRC2" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="3" size="1" name="SRC3" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="4" size="1" name="SRC4" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="5" size="1" name="SRC5" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="6" size="1" name="SRC6" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="7" size="1" name="SRC7" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="8" size="1" name="SRC8" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="9" size="1" name="SRC9" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="10" size="1" name="SRC10" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="11" size="1" name="SRC11" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="12" size="1" name="SRC12" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="13" size="1" name="SRC13" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="14" size="1" name="SRC14" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
      <BitField start="15" size="1" name="SRC15" description="Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT" />
    </Register>
    <Register start="+0x18" size="4" name="RSTCTL_SOFTRESET_SET" access="Read/Write" description="Soft Reset Status Set Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="SRC0" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="1" size="1" name="SRC1" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="2" size="1" name="SRC2" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="3" size="1" name="SRC3" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="4" size="1" name="SRC4" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="5" size="1" name="SRC5" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="6" size="1" name="SRC6" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="7" size="1" name="SRC7" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="8" size="1" name="SRC8" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="9" size="1" name="SRC9" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="10" size="1" name="SRC10" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="11" size="1" name="SRC11" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="12" size="1" name="SRC12" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="13" size="1" name="SRC13" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="14" size="1" name="SRC14" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
      <BitField start="15" size="1" name="SRC15" description="Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)" />
    </Register>
    <Register start="+0x100" size="4" name="RSTCTL_PSSRESET_STAT" access="ReadOnly" description="PSS Reset Status Register" reset_value="0x0000000f" reset_mask="0xffffffff">
      <BitField start="1" size="1" name="SVSMH" description="Indicates if POR was caused by an SVSMH trip condition int the PSS" />
      <BitField start="2" size="1" name="BGREF" description="Indicates if POR was caused by a BGREF not okay condition in the PSS" />
      <BitField start="3" size="1" name="VCCDET" description="Indicates if POR was caused by a VCCDET trip condition in the PSS" />
      <BitField start="0" size="1" name="SVSL" description="Indicates if POR was caused by an SVSL trip condition in the PSS" />
    </Register>
    <Register start="+0x104" size="4" name="RSTCTL_PSSRESET_CLR" access="Read/Write" description="PSS Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR" description="Write 1 clears all PSS Reset Flags in the RSTCTL_PSSRESET_STAT" />
    </Register>
    <Register start="+0x108" size="4" name="RSTCTL_PCMRESET_STAT" access="ReadOnly" description="PCM Reset Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="LPM35" description="Indicates if POR was caused by PCM due to an exit from LPM3.5" />
      <BitField start="1" size="1" name="LPM45" description="Indicates if POR was caused by PCM due to an exit from LPM4.5" />
    </Register>
    <Register start="+0x10C" size="4" name="RSTCTL_PCMRESET_CLR" access="Read/Write" description="PCM Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR" description="Write 1 clears all PCM Reset Flags in the RSTCTL_PCMRESET_STAT" />
    </Register>
    <Register start="+0x110" size="4" name="RSTCTL_PINRESET_STAT" access="ReadOnly" description="Pin Reset Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="RSTNMI" description="POR was caused by RSTn/NMI pin based reset event" />
    </Register>
    <Register start="+0x114" size="4" name="RSTCTL_PINRESET_CLR" access="Read/Write" description="Pin Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR" description="Write 1 clears the RSTn/NMI Pin Reset Flag in RSTCTL_PINRESET_STAT" />
    </Register>
    <Register start="+0x118" size="4" name="RSTCTL_REBOOTRESET_STAT" access="ReadOnly" description="Reboot Reset Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="REBOOT" description="Indicates if Reboot reset was caused by the SYSCTL module." />
    </Register>
    <Register start="+0x11C" size="4" name="RSTCTL_REBOOTRESET_CLR" access="Read/Write" description="Reboot Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR" description="Write 1 clears the Reboot Reset Flag in RSTCTL_REBOOTRESET_STAT" />
    </Register>
    <Register start="+0x120" size="4" name="RSTCTL_CSRESET_STAT" access="ReadOnly" description="CS Reset Status Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="DCOR_SHT" description="Indicates if POR was caused by DCO short circuit fault in the external resistor mode" />
    </Register>
    <Register start="+0x124" size="4" name="RSTCTL_CSRESET_CLR" access="Read/Write" description="CS Reset Status Clear Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CLR" description="Write 1 clears the DCOR_SHT Flag in RSTCTL_CSRESET_STAT as well as DCOR_SHTIFG flag in CSIFG register of clock system" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SYSCTL" start="0xE0043000" description="SYSCTL">
    <Register start="+0x0" size="4" name="SYS_REBOOT_CTL" access="Read/Write" description="Reboot Control Register" reset_value="0x000000fe" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="REBOOT" description="Write 1 initiates a Reboot of the device" />
      <BitField start="8" size="8" name="WKEY" description="Key to enable writes to bit 0" />
    </Register>
    <Register start="+0x4" size="4" name="SYS_NMI_CTLSTAT" access="Read/Write" description="NMI Control and Status Register" reset_value="0x00000007" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="CS_SRC" description="CS interrupt as a source of NMI">
        <Enum name="CS_SRC_0" start="0" description="Disables CS interrupt as a source of NMI" />
        <Enum name="CS_SRC_1" start="1" description="Enables CS interrupt as a source of NMI" />
      </BitField>
      <BitField start="1" size="1" name="PSS_SRC" description="PSS interrupt as a source of NMI">
        <Enum name="PSS_SRC_0" start="0" description="Disables the PSS interrupt as a source of NMI" />
        <Enum name="PSS_SRC_1" start="1" description="Enables the PSS interrupt as a source of NMI" />
      </BitField>
      <BitField start="2" size="1" name="PCM_SRC" description="PCM interrupt as a source of NMI">
        <Enum name="PCM_SRC_0" start="0" description="Disbles the PCM interrupt as a source of NMI" />
        <Enum name="PCM_SRC_1" start="1" description="Enables the PCM interrupt as a source of NMI" />
      </BitField>
      <BitField start="3" size="1" name="PIN_SRC" description="RSTn/NMI pin configuration&#xa;Note: When the device enters LPM3/LPM4 modes of operation, the functionality selected by this bit is retained. If selected as an NMI, activity on this pin in &#xa;LPM3/LPM4 wakes the device and processes the interrupt, without causing a POR. If selected as a Reset, activity on this pin in LPM3/LPM4 causes a device-level POR&#xa;When the device enters LPM3.5/LPM4.5 modes of operation, this bit is always cleared to 0. In other words, the RSTn/NMI pin always assumes a reset functionality in LPM3.5/LPM4.5 modes.">
        <Enum name="PIN_SRC_0" start="0" description="Configures the RSTn_NMI pin as a source of POR Class Reset" />
        <Enum name="PIN_SRC_1" start="1" description="Configures the RSTn_NMI pin as a source of NMI" />
      </BitField>
      <BitField start="16" size="1" name="CS_FLG" description="CS interrupt was the source of NMI">
        <Enum name="CS_FLG_0" start="0" description="indicates CS interrupt was not the source of NMI" />
        <Enum name="CS_FLG_1" start="1" description="indicates CS interrupt was the source of NMI" />
      </BitField>
      <BitField start="17" size="1" name="PSS_FLG" description="PSS interrupt was the source of NMI">
        <Enum name="PSS_FLG_0" start="0" description="indicates the PSS interrupt was not the source of NMI" />
        <Enum name="PSS_FLG_1" start="1" description="indicates the PSS interrupt was the source of NMI" />
      </BitField>
      <BitField start="18" size="1" name="PCM_FLG" description="PCM interrupt was the source of NMI">
        <Enum name="PCM_FLG_0" start="0" description="indicates the PCM interrupt was not the source of NMI" />
        <Enum name="PCM_FLG_1" start="1" description="indicates the PCM interrupt was the source of NMI" />
      </BitField>
      <BitField start="19" size="1" name="PIN_FLG" description="RSTn/NMI pin was the source of NMI">
        <Enum name="PIN_FLG_0" start="0" description="Indicates the RSTn_NMI pin was not the source of NMI" />
        <Enum name="PIN_FLG_1" start="1" description="Indicates the RSTn_NMI pin was the source of NMI" />
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="SYS_WDTRESET_CTL" access="Read/Write" description="Watchdog Reset Control Register" reset_value="0x00000003" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="TIMEOUT" description="WDT timeout reset type">
        <Enum name="TIMEOUT_0" start="0" description="WDT timeout event generates Soft reset" />
        <Enum name="TIMEOUT_1" start="1" description="WDT timeout event generates Hard reset" />
      </BitField>
      <BitField start="1" size="1" name="VIOLATION" description="WDT password violation reset type">
        <Enum name="VIOLATION_0" start="0" description="WDT password violation event generates Soft reset" />
        <Enum name="VIOLATION_1" start="1" description="WDT password violation event generates Hard reset" />
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="SYS_PERIHALT_CTL" access="Read/Write" description="Peripheral Halt Control Register" reset_value="0x00004000" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="HALT_T16_0" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_T16_0_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_T16_0_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="1" size="1" name="HALT_T16_1" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_T16_1_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_T16_1_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="2" size="1" name="HALT_T16_2" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_T16_2_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_T16_2_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="3" size="1" name="HALT_T16_3" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_T16_3_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_T16_3_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="4" size="1" name="HALT_T32_0" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_T32_0_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_T32_0_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="5" size="1" name="HALT_eUA0" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUA0_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUA0_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="6" size="1" name="HALT_eUA1" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUA1_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUA1_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="7" size="1" name="HALT_eUA2" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUA2_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUA2_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="8" size="1" name="HALT_eUA3" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUA3_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUA3_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="9" size="1" name="HALT_eUB0" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUB0_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUB0_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="10" size="1" name="HALT_eUB1" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUB1_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUB1_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="11" size="1" name="HALT_eUB2" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUB2_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUB2_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="12" size="1" name="HALT_eUB3" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_eUB3_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_eUB3_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="13" size="1" name="HALT_ADC" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_ADC_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_ADC_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="14" size="1" name="HALT_WDT" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_WDT_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_WDT_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
      <BitField start="15" size="1" name="HALT_DMA" description="Freezes IP operation when CPU is halted">
        <Enum name="HALT_DMA_0" start="0" description="IP operation unaffected when CPU is halted" />
        <Enum name="HALT_DMA_1" start="1" description="freezes IP operation when CPU is halted" />
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="SYS_SRAM_SIZE" access="ReadOnly" description="SRAM Size Register">
      <BitField start="0" size="32" name="SIZE" description="Indicates the size of SRAM on the device" />
    </Register>
    <Register start="+0x14" size="4" name="SYS_SRAM_BANKEN" access="Read/Write" description="SRAM Bank Enable Register" reset_value="0x000000ff" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="BNK0_EN" description="SRAM Bank0 enable" />
      <BitField start="1" size="1" name="BNK1_EN" description="SRAM Bank1 enable">
        <Enum name="BNK1_EN_0" start="0" description="Disables Bank1 of the SRAM" />
        <Enum name="BNK1_EN_1" start="1" description="Enables Bank1 of the SRAM" />
      </BitField>
      <BitField start="2" size="1" name="BNK2_EN" description="SRAM Bank1 enable">
        <Enum name="BNK2_EN_0" start="0" description="Disables Bank2 of the SRAM" />
        <Enum name="BNK2_EN_1" start="1" description="Enables Bank2 of the SRAM" />
      </BitField>
      <BitField start="3" size="1" name="BNK3_EN" description="SRAM Bank1 enable">
        <Enum name="BNK3_EN_0" start="0" description="Disables Bank3 of the SRAM" />
        <Enum name="BNK3_EN_1" start="1" description="Enables Bank3 of the SRAM" />
      </BitField>
      <BitField start="4" size="1" name="BNK4_EN" description="SRAM Bank1 enable">
        <Enum name="BNK4_EN_0" start="0" description="Disables Bank4 of the SRAM" />
        <Enum name="BNK4_EN_1" start="1" description="Enables Bank4 of the SRAM" />
      </BitField>
      <BitField start="5" size="1" name="BNK5_EN" description="SRAM Bank1 enable">
        <Enum name="BNK5_EN_0" start="0" description="Disables Bank5 of the SRAM" />
        <Enum name="BNK5_EN_1" start="1" description="Enables Bank5 of the SRAM" />
      </BitField>
      <BitField start="6" size="1" name="BNK6_EN" description="SRAM Bank1 enable">
        <Enum name="BNK6_EN_0" start="0" description="Disables Bank6 of the SRAM" />
        <Enum name="BNK6_EN_1" start="1" description="Enables Bank6 of the SRAM" />
      </BitField>
      <BitField start="7" size="1" name="BNK7_EN" description="SRAM Bank1 enable">
        <Enum name="BNK7_EN_0" start="0" description="Disables Bank7 of the SRAM" />
        <Enum name="BNK7_EN_1" start="1" description="Enables Bank7 of the SRAM" />
      </BitField>
      <BitField start="16" size="1" name="SRAM_RDY" description="SRAM ready">
        <Enum name="SRAM_RDY_0" start="0" description="SRAM is not ready for accesses. Banks are undergoing an enable or disable sequence, and reads or writes to SRAM are stalled until the banks are ready" />
        <Enum name="SRAM_RDY_1" start="1" description="SRAM is ready for accesses. All SRAM banks are enabled/disabled according to values of bits 7:0 of this register" />
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="SYS_SRAM_BANKRET" access="Read/Write" description="SRAM Bank Retention Control Register" reset_value="0x000000ff" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="BNK0_RET" description="Bank0 retention" />
      <BitField start="1" size="1" name="BNK1_RET" description="Bank1 retention">
        <Enum name="BNK1_RET_0" start="0" description="Bank1 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK1_RET_1" start="1" description="Bank1 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="2" size="1" name="BNK2_RET" description="Bank2 retention">
        <Enum name="BNK2_RET_0" start="0" description="Bank2 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK2_RET_1" start="1" description="Bank2 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="3" size="1" name="BNK3_RET" description="Bank3 retention">
        <Enum name="BNK3_RET_0" start="0" description="Bank3 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK3_RET_1" start="1" description="Bank3 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="4" size="1" name="BNK4_RET" description="Bank4 retention">
        <Enum name="BNK4_RET_0" start="0" description="Bank4 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK4_RET_1" start="1" description="Bank4 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="5" size="1" name="BNK5_RET" description="Bank5 retention">
        <Enum name="BNK5_RET_0" start="0" description="Bank5 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK5_RET_1" start="1" description="Bank5 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="6" size="1" name="BNK6_RET" description="Bank6 retention">
        <Enum name="BNK6_RET_0" start="0" description="Bank6 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK6_RET_1" start="1" description="Bank6 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="7" size="1" name="BNK7_RET" description="Bank7 retention">
        <Enum name="BNK7_RET_0" start="0" description="Bank7 of the SRAM is not retained in LPM3 or LPM4" />
        <Enum name="BNK7_RET_1" start="1" description="Bank7 of the SRAM is retained in LPM3 and LPM4" />
      </BitField>
      <BitField start="16" size="1" name="SRAM_RDY" description="SRAM ready">
        <Enum name="SRAM_RDY_0" start="0" description="SRAM banks are being set up for retention. Entry into LPM3, LPM4 should not be attempted until this bit is set to 1" />
        <Enum name="SRAM_RDY_1" start="1" description="SRAM is ready for accesses. All SRAM banks are enabled/disabled for retention according to values of bits 7:0 of this register" />
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="SYS_FLASH_SIZE" access="ReadOnly" description="Flash Size Register">
      <BitField start="0" size="32" name="SIZE" description="Flash User Region size" />
    </Register>
    <Register start="+0x30" size="4" name="SYS_DIO_GLTFLT_CTL" access="Read/Write" description="Digital I/O Glitch Filter Control Register" reset_value="0x00000001" reset_mask="0xffffffff">
      <BitField start="0" size="1" name="GLTCH_EN" description="Glitch filter enable">
        <Enum name="GLTCH_EN_0" start="0" description="Disables glitch filter on the digital I/Os" />
        <Enum name="GLTCH_EN_1" start="1" description="Enables glitch filter on the digital I/Os" />
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="SYS_SECDATA_UNLOCK" access="Read/Write" description="IP Protected Secure Zone Data Access Unlock Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="UNLKEY" description="Unlock key" />
    </Register>
    <Register start="+0x1000" size="4" name="SYS_MASTER_UNLOCK" access="Read/Write" description="Master Unlock Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="16" name="UNLKEY" description="Unlock Key" />
    </Register>
    <Register start="+0x1004+0" size="4" name="SYS_BOOTOVER_REQ[0]" access="Read/Write" description="Boot Override Request Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="REGVAL" description="Value set by debugger, read and clear by the CPU" />
    </Register>
    <Register start="+0x1004+4" size="4" name="SYS_BOOTOVER_REQ[1]" access="Read/Write" description="Boot Override Request Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="REGVAL" description="Value set by debugger, read and clear by the CPU" />
    </Register>
    <Register start="+0x100C" size="4" name="SYS_BOOTOVER_ACK" access="Read/Write" description="Boot Override Acknowledge Register" reset_value="0x00000000" reset_mask="0xffffffff">
      <BitField start="0" size="32" name="REGVAL" description="Value set by CPU, read/clear by the debugger" />
    </Register>
    <Register start="+0x1010" size="4" name="SYS_RESET_REQ" access="Read/Write" description="Reset Request Register">
      <BitField start="0" size="1" name="POR" description="Generate POR" />
      <BitField start="1" size="1" name="REBOOT" description="Generate Reboot_Reset" />
      <BitField start="8" size="8" name="WKEY" description="Write key" />
    </Register>
    <Register start="+0x1014" size="4" name="SYS_RESET_STATOVER" access="Read/Write" description="Reset Status and Override Register" reset_value="0x00000000" reset_mask="0x00000700">
      <BitField start="0" size="1" name="SOFT" description="Indicates if SOFT Reset is active" />
      <BitField start="1" size="1" name="HARD" description="Indicates if HARD Reset is active" />
      <BitField start="2" size="1" name="REBOOT" description="Indicates if Reboot Reset is active" />
      <BitField start="8" size="1" name="SOFT_OVER" description="SOFT_Reset overwrite request" />
      <BitField start="9" size="1" name="HARD_OVER" description="HARD_Reset overwrite request" />
      <BitField start="10" size="1" name="RBT_OVER" description="Reboot Reset overwrite request" />
    </Register>
    <Register start="+0x1020" size="4" name="SYS_SYSTEM_STAT" access="ReadOnly" description="System Status Register">
      <BitField start="3" size="1" name="DBG_SEC_ACT" description="Debug Security active" />
      <BitField start="4" size="1" name="JTAG_SWD_LOCK_ACT" description="Indicates if JTAG and SWD Lock is active" />
      <BitField start="5" size="1" name="IP_PROT_ACT" description="Indicates if IP protection is active" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100" description="Nested Vectored Interrupt Controller">
    <Register name="NVIC_ISER0" description="Interrupt Set-Enable Register 0" start="0xE000E100">
      <BitField name="PSS" start="0" size="1" />
      <BitField name="CS" start="1" size="1" />
      <BitField name="PCM" start="2" size="1" />
      <BitField name="WDT_A" start="3" size="1" />
      <BitField name="FPU" start="4" size="1" />
      <BitField name="FLCTL" start="5" size="1" />
      <BitField name="COMP_E0" start="6" size="1" />
      <BitField name="COMP_E1" start="7" size="1" />
      <BitField name="TA0_0" start="8" size="1" />
      <BitField name="TA0_N" start="9" size="1" />
      <BitField name="TA1_0" start="10" size="1" />
      <BitField name="TA1_N" start="11" size="1" />
      <BitField name="TA2_0" start="12" size="1" />
      <BitField name="TA2_N" start="13" size="1" />
      <BitField name="TA3_0" start="14" size="1" />
      <BitField name="TA3_N" start="15" size="1" />
      <BitField name="EUSCIA0" start="16" size="1" />
      <BitField name="EUSCIA1" start="17" size="1" />
      <BitField name="EUSCIA2" start="18" size="1" />
      <BitField name="EUSCIA3" start="19" size="1" />
      <BitField name="EUSCIB0" start="20" size="1" />
      <BitField name="EUSCIB1" start="21" size="1" />
      <BitField name="EUSCIB2" start="22" size="1" />
      <BitField name="EUSCIB3" start="23" size="1" />
      <BitField name="ADC14" start="24" size="1" />
      <BitField name="T32_INT1" start="25" size="1" />
      <BitField name="T32_INT2" start="26" size="1" />
      <BitField name="T32_INTC" start="27" size="1" />
      <BitField name="AES256" start="28" size="1" />
      <BitField name="RTC_C" start="29" size="1" />
      <BitField name="DMA_ERR" start="30" size="1" />
      <BitField name="DMA_INT3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISER1" description="Interrupt Set-Enable Register 1" start="0xE000E104">
      <BitField name="DMA_INT2" start="0" size="1" />
      <BitField name="DMA_INT1" start="1" size="1" />
      <BitField name="DMA_INT0" start="2" size="1" />
      <BitField name="PORT1" start="3" size="1" />
      <BitField name="PORT2" start="4" size="1" />
      <BitField name="PORT3" start="5" size="1" />
      <BitField name="PORT4" start="6" size="1" />
      <BitField name="PORT5" start="7" size="1" />
      <BitField name="PORT6" start="8" size="1" />
    </Register>
    <Register name="NVIC_ICER0" description="Interrupt Clear-Enable Register 0" start="0xE000E180">
      <BitField name="PSS" start="0" size="1" />
      <BitField name="CS" start="1" size="1" />
      <BitField name="PCM" start="2" size="1" />
      <BitField name="WDT_A" start="3" size="1" />
      <BitField name="FPU" start="4" size="1" />
      <BitField name="FLCTL" start="5" size="1" />
      <BitField name="COMP_E0" start="6" size="1" />
      <BitField name="COMP_E1" start="7" size="1" />
      <BitField name="TA0_0" start="8" size="1" />
      <BitField name="TA0_N" start="9" size="1" />
      <BitField name="TA1_0" start="10" size="1" />
      <BitField name="TA1_N" start="11" size="1" />
      <BitField name="TA2_0" start="12" size="1" />
      <BitField name="TA2_N" start="13" size="1" />
      <BitField name="TA3_0" start="14" size="1" />
      <BitField name="TA3_N" start="15" size="1" />
      <BitField name="EUSCIA0" start="16" size="1" />
      <BitField name="EUSCIA1" start="17" size="1" />
      <BitField name="EUSCIA2" start="18" size="1" />
      <BitField name="EUSCIA3" start="19" size="1" />
      <BitField name="EUSCIB0" start="20" size="1" />
      <BitField name="EUSCIB1" start="21" size="1" />
      <BitField name="EUSCIB2" start="22" size="1" />
      <BitField name="EUSCIB3" start="23" size="1" />
      <BitField name="ADC14" start="24" size="1" />
      <BitField name="T32_INT1" start="25" size="1" />
      <BitField name="T32_INT2" start="26" size="1" />
      <BitField name="T32_INTC" start="27" size="1" />
      <BitField name="AES256" start="28" size="1" />
      <BitField name="RTC_C" start="29" size="1" />
      <BitField name="DMA_ERR" start="30" size="1" />
      <BitField name="DMA_INT3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICER1" description="Interrupt Clear-Enable Register 1" start="0xE000E184">
      <BitField name="DMA_INT2" start="0" size="1" />
      <BitField name="DMA_INT1" start="1" size="1" />
      <BitField name="DMA_INT0" start="2" size="1" />
      <BitField name="PORT1" start="3" size="1" />
      <BitField name="PORT2" start="4" size="1" />
      <BitField name="PORT3" start="5" size="1" />
      <BitField name="PORT4" start="6" size="1" />
      <BitField name="PORT5" start="7" size="1" />
      <BitField name="PORT6" start="8" size="1" />
    </Register>
    <Register name="NVIC_ISPR0" description="Interrupt Set-Pending Register 0" start="0xE000E200">
      <BitField name="PSS" start="0" size="1" />
      <BitField name="CS" start="1" size="1" />
      <BitField name="PCM" start="2" size="1" />
      <BitField name="WDT_A" start="3" size="1" />
      <BitField name="FPU" start="4" size="1" />
      <BitField name="FLCTL" start="5" size="1" />
      <BitField name="COMP_E0" start="6" size="1" />
      <BitField name="COMP_E1" start="7" size="1" />
      <BitField name="TA0_0" start="8" size="1" />
      <BitField name="TA0_N" start="9" size="1" />
      <BitField name="TA1_0" start="10" size="1" />
      <BitField name="TA1_N" start="11" size="1" />
      <BitField name="TA2_0" start="12" size="1" />
      <BitField name="TA2_N" start="13" size="1" />
      <BitField name="TA3_0" start="14" size="1" />
      <BitField name="TA3_N" start="15" size="1" />
      <BitField name="EUSCIA0" start="16" size="1" />
      <BitField name="EUSCIA1" start="17" size="1" />
      <BitField name="EUSCIA2" start="18" size="1" />
      <BitField name="EUSCIA3" start="19" size="1" />
      <BitField name="EUSCIB0" start="20" size="1" />
      <BitField name="EUSCIB1" start="21" size="1" />
      <BitField name="EUSCIB2" start="22" size="1" />
      <BitField name="EUSCIB3" start="23" size="1" />
      <BitField name="ADC14" start="24" size="1" />
      <BitField name="T32_INT1" start="25" size="1" />
      <BitField name="T32_INT2" start="26" size="1" />
      <BitField name="T32_INTC" start="27" size="1" />
      <BitField name="AES256" start="28" size="1" />
      <BitField name="RTC_C" start="29" size="1" />
      <BitField name="DMA_ERR" start="30" size="1" />
      <BitField name="DMA_INT3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ISPR1" description="Interrupt Set-Pending Register 1" start="0xE000E204">
      <BitField name="DMA_INT2" start="0" size="1" />
      <BitField name="DMA_INT1" start="1" size="1" />
      <BitField name="DMA_INT0" start="2" size="1" />
      <BitField name="PORT1" start="3" size="1" />
      <BitField name="PORT2" start="4" size="1" />
      <BitField name="PORT3" start="5" size="1" />
      <BitField name="PORT4" start="6" size="1" />
      <BitField name="PORT5" start="7" size="1" />
      <BitField name="PORT6" start="8" size="1" />
    </Register>
    <Register name="NVIC_ICPR0" description="Interrupt Clear-Pending Register 0" start="0xE000E280">
      <BitField name="PSS" start="0" size="1" />
      <BitField name="CS" start="1" size="1" />
      <BitField name="PCM" start="2" size="1" />
      <BitField name="WDT_A" start="3" size="1" />
      <BitField name="FPU" start="4" size="1" />
      <BitField name="FLCTL" start="5" size="1" />
      <BitField name="COMP_E0" start="6" size="1" />
      <BitField name="COMP_E1" start="7" size="1" />
      <BitField name="TA0_0" start="8" size="1" />
      <BitField name="TA0_N" start="9" size="1" />
      <BitField name="TA1_0" start="10" size="1" />
      <BitField name="TA1_N" start="11" size="1" />
      <BitField name="TA2_0" start="12" size="1" />
      <BitField name="TA2_N" start="13" size="1" />
      <BitField name="TA3_0" start="14" size="1" />
      <BitField name="TA3_N" start="15" size="1" />
      <BitField name="EUSCIA0" start="16" size="1" />
      <BitField name="EUSCIA1" start="17" size="1" />
      <BitField name="EUSCIA2" start="18" size="1" />
      <BitField name="EUSCIA3" start="19" size="1" />
      <BitField name="EUSCIB0" start="20" size="1" />
      <BitField name="EUSCIB1" start="21" size="1" />
      <BitField name="EUSCIB2" start="22" size="1" />
      <BitField name="EUSCIB3" start="23" size="1" />
      <BitField name="ADC14" start="24" size="1" />
      <BitField name="T32_INT1" start="25" size="1" />
      <BitField name="T32_INT2" start="26" size="1" />
      <BitField name="T32_INTC" start="27" size="1" />
      <BitField name="AES256" start="28" size="1" />
      <BitField name="RTC_C" start="29" size="1" />
      <BitField name="DMA_ERR" start="30" size="1" />
      <BitField name="DMA_INT3" start="31" size="1" />
    </Register>
    <Register name="NVIC_ICPR1" description="Interrupt Clear-Pending Register 1" start="0xE000E284">
      <BitField name="DMA_INT2" start="0" size="1" />
      <BitField name="DMA_INT1" start="1" size="1" />
      <BitField name="DMA_INT0" start="2" size="1" />
      <BitField name="PORT1" start="3" size="1" />
      <BitField name="PORT2" start="4" size="1" />
      <BitField name="PORT3" start="5" size="1" />
      <BitField name="PORT4" start="6" size="1" />
      <BitField name="PORT5" start="7" size="1" />
      <BitField name="PORT6" start="8" size="1" />
    </Register>
    <Register name="NVIC_IABR0" description="Interrupt Active Bit Register 0" start="0xE000E300" access="ReadOnly">
      <BitField name="PSS" start="0" size="1" />
      <BitField name="CS" start="1" size="1" />
      <BitField name="PCM" start="2" size="1" />
      <BitField name="WDT_A" start="3" size="1" />
      <BitField name="FPU" start="4" size="1" />
      <BitField name="FLCTL" start="5" size="1" />
      <BitField name="COMP_E0" start="6" size="1" />
      <BitField name="COMP_E1" start="7" size="1" />
      <BitField name="TA0_0" start="8" size="1" />
      <BitField name="TA0_N" start="9" size="1" />
      <BitField name="TA1_0" start="10" size="1" />
      <BitField name="TA1_N" start="11" size="1" />
      <BitField name="TA2_0" start="12" size="1" />
      <BitField name="TA2_N" start="13" size="1" />
      <BitField name="TA3_0" start="14" size="1" />
      <BitField name="TA3_N" start="15" size="1" />
      <BitField name="EUSCIA0" start="16" size="1" />
      <BitField name="EUSCIA1" start="17" size="1" />
      <BitField name="EUSCIA2" start="18" size="1" />
      <BitField name="EUSCIA3" start="19" size="1" />
      <BitField name="EUSCIB0" start="20" size="1" />
      <BitField name="EUSCIB1" start="21" size="1" />
      <BitField name="EUSCIB2" start="22" size="1" />
      <BitField name="EUSCIB3" start="23" size="1" />
      <BitField name="ADC14" start="24" size="1" />
      <BitField name="T32_INT1" start="25" size="1" />
      <BitField name="T32_INT2" start="26" size="1" />
      <BitField name="T32_INTC" start="27" size="1" />
      <BitField name="AES256" start="28" size="1" />
      <BitField name="RTC_C" start="29" size="1" />
      <BitField name="DMA_ERR" start="30" size="1" />
      <BitField name="DMA_INT3" start="31" size="1" />
    </Register>
    <Register name="NVIC_IABR1" description="Interrupt Active Bit Register 1" start="0xE000E304" access="ReadOnly">
      <BitField name="DMA_INT2" start="0" size="1" />
      <BitField name="DMA_INT1" start="1" size="1" />
      <BitField name="DMA_INT0" start="2" size="1" />
      <BitField name="PORT1" start="3" size="1" />
      <BitField name="PORT2" start="4" size="1" />
      <BitField name="PORT3" start="5" size="1" />
      <BitField name="PORT4" start="6" size="1" />
      <BitField name="PORT5" start="7" size="1" />
      <BitField name="PORT6" start="8" size="1" />
    </Register>
    <Register name="NVIC_IPR0" description="Interrupt Priority Register 0" start="0xE000E400">
      <BitField name="PSS" start="5" size="3" />
      <BitField name="CS" start="13" size="3" />
      <BitField name="PCM" start="21" size="3" />
      <BitField name="WDT_A" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR1" description="Interrupt Priority Register 1" start="0xE000E404">
      <BitField name="FPU" start="5" size="3" />
      <BitField name="FLCTL" start="13" size="3" />
      <BitField name="COMP_E0" start="21" size="3" />
      <BitField name="COMP_E1" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR2" description="Interrupt Priority Register 2" start="0xE000E408">
      <BitField name="TA0_0" start="5" size="3" />
      <BitField name="TA0_N" start="13" size="3" />
      <BitField name="TA1_0" start="21" size="3" />
      <BitField name="TA1_N" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR3" description="Interrupt Priority Register 3" start="0xE000E40C">
      <BitField name="TA2_0" start="5" size="3" />
      <BitField name="TA2_N" start="13" size="3" />
      <BitField name="TA3_0" start="21" size="3" />
      <BitField name="TA3_N" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR4" description="Interrupt Priority Register 4" start="0xE000E410">
      <BitField name="EUSCIA0" start="5" size="3" />
      <BitField name="EUSCIA1" start="13" size="3" />
      <BitField name="EUSCIA2" start="21" size="3" />
      <BitField name="EUSCIA3" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR5" description="Interrupt Priority Register 5" start="0xE000E414">
      <BitField name="EUSCIB0" start="5" size="3" />
      <BitField name="EUSCIB1" start="13" size="3" />
      <BitField name="EUSCIB2" start="21" size="3" />
      <BitField name="EUSCIB3" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR6" description="Interrupt Priority Register 6" start="0xE000E418">
      <BitField name="ADC14" start="5" size="3" />
      <BitField name="T32_INT1" start="13" size="3" />
      <BitField name="T32_INT2" start="21" size="3" />
      <BitField name="T32_INTC" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR7" description="Interrupt Priority Register 7" start="0xE000E41C">
      <BitField name="AES256" start="5" size="3" />
      <BitField name="RTC_C" start="13" size="3" />
      <BitField name="DMA_ERR" start="21" size="3" />
      <BitField name="DMA_INT3" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR8" description="Interrupt Priority Register 8" start="0xE000E420">
      <BitField name="DMA_INT2" start="5" size="3" />
      <BitField name="DMA_INT1" start="13" size="3" />
      <BitField name="DMA_INT0" start="21" size="3" />
      <BitField name="PORT1" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR9" description="Interrupt Priority Register 9" start="0xE000E424">
      <BitField name="PORT2" start="5" size="3" />
      <BitField name="PORT3" start="13" size="3" />
      <BitField name="PORT4" start="21" size="3" />
      <BitField name="PORT5" start="29" size="3" />
    </Register>
    <Register name="NVIC_IPR10" description="Interrupt Priority Register 10" start="0xE000E428">
      <BitField name="PORT6" start="5" size="3" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SysTick" start="0xE000E010" description="24-bit System Timer">
    <Register name="SYST_CSR" start="0xE000E010" description="SysTick Control and Status Register">
      <BitField name="COUNTFLAG" start="16" size="1" description="Counter Flag" />
      <BitField name="CLKSOURCE" start="2" size="1" description="Timer Clock Source" />
      <BitField name="TICKINT" start="1" size="1" description="Tick Interrupt Enable" />
      <BitField name="ENABLE" start="0" size="1" description="Enable SysTick Timer" />
    </Register>
    <Register name="SYST_RVR" start="0xE000E014" description="SysTick Reload Value Register">
      <BitField name="RELOAD" start="0" size="24" description="Value to load into the SYST_CVR when the counter is enabled and when it reaches 0" />
    </Register>
    <Register name="SYST_CVR" start="0xE000E018" description="SysTick Current Value Register Register">
      <BitField name="CURRENT" start="0" size="24" description="The current value of the SysTick counter" />
    </Register>
    <Register name="SYST_CALIB" start="0xE000E01C" access="ReadOnly" description="SysTick Calibration Value Register">
      <BitField name="NOREF" start="31" size="1" description="Indicates whether the device provides a reference clock to the processor" />
      <BitField name="SKEW" start="30" size="1" description="Indicates whether the TENMS value is exact" />
      <BitField name="TENMS" start="0" size="24" description="Reload value for 10ms (100Hz) timing, subject to system clock skew errors" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SCB" start="" description="System Control Block">
    <Register name="ACTLR" start="0xE000E008" description="Auxiliary Control Register">
      <BitField name="DISOOFP" start="9" size="1" description="Disables floating pointinstructions completing outof order with respect to integer instructions" />
      <BitField name="DISFPCA" start="8" size="1" description="When set to 1, disables IT folding" />
      <BitField name="DISFOLD" start="2" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISDEFWBUF" start="1" size="1" description="When set to 1, disables write buffer use during default memory map accesses" />
      <BitField name="DISMCYCINT" start="0" size="1" description="When set to 1, disables interruption of load multiple and store multiple instructions" />
    </Register>
    <Register name="CPUID" start="0xE000ED00" access="ReadOnly" description="CPUID Register">
      <BitField name="IMPLEMENTER" start="24" size="8" description="Implementer Code" />
      <BitField name="VARIANT" start="20" size="4" description="Variant Number" />
      <BitField name="PARTNO" start="4" size="12" description="Part Number" />
      <BitField name="REVISION" start="0" size="4" description="Revision Number" />
    </Register>
    <Register name="ICSR" start="0xE000ED04" description="Interrupt Control and State Register">
      <BitField name="NMIPENDSET" start="31" size="1" description="NMI set-pending bit" />
      <BitField name="PENDSVSET" start="28" size="1" description="PendSV set-pending bit" />
      <BitField name="PENDSVCLR" start="27" size="1" description="PendSV clear-pending bit" />
      <BitField name="PENDSTSET" start="26" size="1" description="SysTick exception set-pending bit" />
      <BitField name="PENDSTCLR" start="25" size="1" description="SysTick exception clear-pending bit" />
      <BitField name="ISRPREEMPT" start="23" size="1" description="" />
      <BitField name="ISRPENDING" start="22" size="1" description="Interrupt pending flag" />
      <BitField name="VECTPENDING" start="12" size="9" description="Indicates the exception number of the highest priority pending enabled exception" />
      <BitField name="RETTOBASE" start="11" size="1" description="Indicates whether there are preempted active exceptions" />
      <BitField name="VECTACTIVE" start="0" size="9" description="Contains the active exception number" />
    </Register>
    <Register name="VTOR" start="0xE000ED08" description="Vector Table Offset Register">
      <BitField name="TBLOFF" start="7" size="25" description="Vector table base offset field" />
    </Register>
    <Register name="AIRCR" start="0xE000ED0C" description="Application Interrupt and Reset Control Register">
      <BitField name="VECTKEY" start="16" size="16" description="Register key" />
      <BitField name="ENDIANESS" start="15" size="1" description="Data endianness bit" />
      <BitField name="PRIGROUP" start="8" size="3" description="Interrupt priority grouping field" />
      <BitField name="SYSRESETREQ" start="2" size="1" description="System reset request bit" />
      <BitField name="VECTCLRACTIVE" start="1" size="1" description="" />
      <BitField name="VECTRESET" start="0" size="1" description="" />
    </Register>
    <Register name="SCR" start="0xE000ED10" description="System Control Register">
      <BitField name="SEVONPEND" start="4" size="1" description="Send event on pending bit" />
      <BitField name="SLEEPDEEP" start="2" size="1" description="Controls whether the processor uses sleep or deep sleep as its low power mode" />
      <BitField name="SLEEPONEXIT" start="1" size="1" description="Indicates sleep-on-exit when returning from Handler mode to Thread mode" />
    </Register>
    <Register name="CCR" start="0xE000ED14" access="ReadOnly" description="Configuration and Control Register">
      <BitField name="STKALIGN" start="9" size="1" description="Indicates stack alignment on exception entry" />
      <BitField name="BFHFNMIGN" start="8" size="1" description="Enables handlers with priority -1 or-2 to ignore data BusFaults caused by load and store instructions" />
      <BitField name="DIV_0_TRP" start="4" size="1" description="Enables faulting or halting when the processor executes an SDIVor UDIV instruction with a divisor of 0" />
      <BitField name="UNALIGN_TRP" start="3" size="1" description="Enables unaligned access traps" />
      <BitField name="USERSETMPEND" start="1" size="1" description="Enables unprivileged software access to the STIR" />
      <BitField name="NONBASETHRDENA" start="0" size="1" description="Indicates how the processor enters Thread mode" />
    </Register>
    <Register name="SHPR1" start="0xE000ED18" description="System Handler Priority Register 1">
      <BitField name="PRI_6" start="21" size="3" description="Priority of system handler 6 (UsageFault)" />
      <BitField name="PRI_5" start="13" size="3" description="Priority of system handler 5 (BusFault)" />
      <BitField name="PRI_4" start="5" size="3" description="Priority of system handler 4 (MemManage)" />
    </Register>
    <Register name="SHPR2" start="0xE000ED1C" description="System Handler Priority Register 2">
      <BitField name="PRI_11" start="29" size="3" description="Priority of system handler 11 (SVCall)" />
    </Register>
    <Register name="SHPR3" start="0xE000ED20" description="System Handler Priority Register 3">
      <BitField name="PRI_15" start="29" size="3" description="Priority of system handler 15 (SysTick)" />
      <BitField name="PRI_14" start="21" size="3" description="Priority of system handler 14 (PendSV)" />
    </Register>
    <Register name="SHCSR" start="0xE000ED24" description="System Handler Control and State Register">
      <BitField name="USGFAULTENA" start="18" size="1" description="UsageFault enable Bit" />
      <BitField name="BUSFAULTENA" start="17" size="1" description="BusFault Enable Bit" />
      <BitField name="MEMFAULTENA" start="16" size="1" description="MemManage Enable Bit" />
      <BitField name="SVCALLPENDED" start="15" size="1" description="SVCall Pending Bit" />
      <BitField name="BUSFAULTPENDED" start="14" size="1" description="BusFault Exception Pending Bit" />
      <BitField name="MEMFAULTPENDED" start="13" size="1" description="MemManage Exception Pending Bit" />
      <BitField name="USGFAULTPENDED" start="12" size="1" description="UsageFault Exception Pending Bit" />
      <BitField name="SYSTICKACT" start="11" size="1" description="SysTick Exception Active Bit" />
      <BitField name="PENDSVACT" start="10" size="1" description="PendSV Exception Active Bit" />
      <BitField name="MONITORACT" start="8" size="1" description="Debug Monitor Active Bit" />
      <BitField name="SVCALLACT" start="7" size="1" description="SVCall Active Bit" />
      <BitField name="USGFAULTACT" start="3" size="1" description="UsageFault Exception Active Bit" />
      <BitField name="BUSFAULTACT" start="1" size="1" description="BusFault Exception Active Bit" />
      <BitField name="MEMFAULTACT" start="0" size="1" description="MemManage Exception Active Bit" />
    </Register>
    <Register name="MMFSR" start="0xE000ED28" size="1" description="MemManage Fault Status Register">
      <BitField name="MMARVALID" start="7" size="1" description="MemManage Fault Address Register(MMFAR) valid flag" />
      <BitField name="MLSPERR" start="5" size="1" description="Indicates a MemManage fault occurred during floating-point lazy state preservation" />
      <BitField name="MSTKERR" start="4" size="1" description="MemManage fault on stacking for exception entry" />
      <BitField name="MUNSTKERR" start="3" size="1" description="MemManage fault on unstacking for a return from exception" />
      <BitField name="DACCVIOL" start="1" size="1" description="Data access violation flag" />
      <BitField name="IACCVIOL" start="0" size="1" description="Instruction access violation flag" />
    </Register>
    <Register name="BFSR" start="0xE000ED29" size="1" description="BusFault Status Register">
      <BitField name="BFARVALID" start="7" size="1" description="BusFault Address Register(BFAR) valid flag" />
      <BitField name="LSPERR" start="5" size="1" description="Indicates a bus fault occurred during floating-point lazy state preservation" />
      <BitField name="STKERR" start="4" size="1" description="BusFault on stacking for exception entry" />
      <BitField name="UNSTKERR" start="3" size="1" description="BusFault on unstacking for a return from exception" />
      <BitField name="IMPRECISERR" start="2" size="1" description="Imprecise data bus error" />
      <BitField name="PRECISERR" start="1" size="1" description="Precise data bus error" />
      <BitField name="IBUSERR" start="0" size="1" description="Instruction bus error" />
    </Register>
    <Register name="UFSR" start="0xE000ED2A" size="2" description="UsageFault Status Register">
      <BitField name="DIVBYZERO" start="9" size="1" description="Divide by zero UsageFault" />
      <BitField name="UNALIGNED" start="8" size="1" description="Unaligned access UsageFault" />
      <BitField name="NOCP" start="3" size="1" description="No coprocessor UsageFault" />
      <BitField name="INVPC" start="2" size="1" description="Invalid PC load UsageFault, causedby an invalid PC load by EXC_RETURN" />
      <BitField name="INVSTATE" start="1" size="1" description="Invalid state UsageFault" />
      <BitField name="UNDEFINSTR" start="0" size="1" description="Undefined instruction UsageFault" />
    </Register>
    <Register name="HFSR" start="0xE000ED2C" description="HardFault Status Register">
      <BitField name="DEBUGEVT" start="31" size="1" description="" />
      <BitField name="FORCED" start="30" size="1" description="Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled" />
      <BitField name="VECTTBL" start="1" size="1" description="Indicates a BusFault on a vectortable read during exception processing" />
    </Register>
    <Register name="DFSR" start="0xE000ED30" description="Debug Fault Status Register">
      <BitField name="EXTERNAL" start="4" size="1" description="" />
      <BitField name="VCATCH" start="3" size="1" description="" />
      <BitField name="DWTTRAP" start="2" size="1" description="" />
      <BitField name="BKPT" start="1" size="1" description="" />
      <BitField name="HALTED" start="0" size="1" description="" />
    </Register>
    <Register name="MMFAR" start="0xE000ED34" description="MemManage Fault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location that generated the MemManage fault" />
    </Register>
    <Register name="BFAR" start="0xE000ED38" description="BusFault Address Register">
      <BitField name="ADDRESS" start="0" size="32" description="When the BFARVALID bit of the BFSR is set to1, this field holds the address of the location that generated the BusFault" />
    </Register>
    <Register name="AFSR" start="0xE000ED3C" description="Auxiliary Fault Status Register">
      <BitField name="IMPDEF" start="0" size="32" description="Implementation defined, the bits map to the AUXFAULT input signals" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPU" description="Floating Point Unit">
    <Register name="CPACR" start="0xE000ED88" description="Coprocessor Access Control Register">
      <BitField name="CP11" start="22" size="2" description="Access privileges for coprocessor 11" />
      <BitField name="CP10" start="20" size="2" description="Access privileges for coprocessor 10" />
    </Register>
    <Register name="FPCCR" start="0xE000EF34" description="Floating-point Context Control Register">
      <BitField name="ASPEN" start="31" size="1" description="Automatic State Preservation" />
      <BitField name="LSPEN" start="30" size="1" description="Lazy State Preservation Enabled" />
      <BitField name="MONRDY" start="8" size="1" description="Monitor Ready" />
      <BitField name="BFRDY" start="6" size="1" description="BusFault Ready" />
      <BitField name="MMRDY" start="5" size="1" description="MemManage Ready" />
      <BitField name="HFRDY" start="4" size="1" description="HardFault Ready" />
      <BitField name="THREAD" start="3" size="1" description="Thread Mode Allocated Stack Frame" />
      <BitField name="USER" start="1" size="1" description="User Allocated Stack Frame" />
      <BitField name="LSPACT" start="0" size="1" description="Lazy State Preservation Active" />
    </Register>
    <Register name="FPCAR" start="0xE000EF38" description="Floating-point Context Address Register">
      <BitField name="ADDRESSS" start="3" size="29" description="The location of the unpopulated floating-point register space allocated on an exception stack frame" />
    </Register>
    <Register name="FPDSCR" start="0xE000EF3C" description="Floating-point Status Control Register">
      <BitField name="N" start="31" size="1" description="Negative condition code flag" />
      <BitField name="Z" start="30" size="1" description="Zero condition code flag" />
      <BitField name="C" start="29" size="1" description="Carry condition code flag" />
      <BitField name="V" start="28" size="1" description="Overflow condition code flag" />
      <BitField name="AHP" start="26" size="1" description="Alternative half-precision control bit" />
      <BitField name="DN" start="25" size="1" description="Default NaN mode control bit" />
      <BitField name="FZ" start="24" size="1" description="Flush-to-zero mode control bit" />
      <BitField name="RMode" start="22" size="2" description="Rounding Mode control field" />
      <BitField name="IDC" start="7" size="1" description="Input Denormal cumulative exception bit" />
      <BitField name="IXC" start="4" size="1" description="Inexact cumulative exception bit" />
      <BitField name="UFC" start="3" size="1" description="Underflow cumulative exception bit" />
      <BitField name="OFC" start="2" size="1" description="Overflow cumulative exception bit" />
      <BitField name="DZC" start="1" size="1" description="Division by Zero cumulative exception bit" />
      <BitField name="IOC" start="0" size="1" description="Invalid Operation cumulative exception bit" />
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MPU" start="0xE000ED90" description="Memory Protection Unit">
    <Register name="MPU_TYPE" start="0xE000ED90" access="ReadOnly" description="MPU Type Register">
      <BitField name="IREGION" start="16" size="8" description="Number of supported MPU instruction regions" />
      <BitField name="DREGION" start="8" size="8" description="Number of supported MPU data regions" />
      <BitField name="SEPARATE" start="0" size="1" description="Support for unified or separate instruction and date memory maps" />
    </Register>
    <Register name="MPU_CTRL" start="0xE000ED94" description="MPU Control Register">
      <BitField name="PRIVDEFENA" start="2" size="1" description="Enables privileged software access to the default memory map" />
      <BitField name="HFNMIENA" start="1" size="1" description="Enable the operation of MPU during hard fault, NMI, and FAULTMASK handlers" />
      <BitField name="ENABLE" start="0" size="1" description="Enable MPU" />
    </Register>
    <Register name="MPU_RNR" start="0xE000ED98" description="MPU Region Number Register">
      <BitField name="REGION" start="0" size="8" description="Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers" />
    </Register>
    <Register name="MPU_RBAR" start="0xE000ED9C" description="MPU Region Base Address Register">
      <BitField name="ADDR" start="5" size="27" description="Region base address field" />
      <BitField name="VALID" start="4" size="1" description="MPU Region Number valid bit" />
      <BitField name="REGION" start="0" size="4" description="MPU region field" />
    </Register>
    <Register name="MPU_RASR" start="0xE000EDA0" description="MPU Region Attribute and Size Register">
      <BitField name="XN" start="28" size="1" description="Instruction access disable bit" />
      <BitField name="AP" start="24" size="3" description="Access permission field" />
      <BitField name="TEX" start="19" size="3" description="Memory access attribute" />
      <BitField name="S" start="18" size="1" description="Shareable bit" />
      <BitField name="C" start="17" size="1" description="Memory access attribute" />
      <BitField name="B" start="16" size="1" description="Memory access attribute" />
      <BitField name="SRD" start="8" size="8" description="Subregion disable bits" />
      <BitField name="SIZE" start="1" size="5" description="MPU protection region size" />
      <BitField name="ENABLE" start="0" size="1" description="Region enable bit" />
    </Register>
  </RegisterGroup>
</Processor>
