INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/practica1/Fuentes/lab1_VIO/lab1_VIO.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/thony/OneDrive/Escritorio/Maestria/CLP/codigos/practica1/Fuentes/lab1_VIO/lab1_VIO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
