Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'DataPath'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-2 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o DataPath_map.ncd DataPath.ngd DataPath.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Fri Jun 30 17:58:18 2023

Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   mmry/mm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b18c8f06) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: Ac<15>
   	 Comp: Ac<14>
   	 Comp: Ac<13>

INFO:Place:834 - Only a subset of IOs are locked. Out of 19 IOs, 16 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:b18c8f06) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:30330ba6) REAL time: 9 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:30330ba6) REAL time: 9 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:30330ba6) REAL time: 11 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:30330ba6) REAL time: 11 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:21bf209e) REAL time: 11 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:21bf209e) REAL time: 11 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:21bf209e) REAL time: 11 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:563572f7) REAL time: 11 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:563572f7) REAL time: 11 secs 

Phase 12.8  Global Placement
...................................................................
....
Phase 12.8  Global Placement (Checksum:de5f0870) REAL time: 12 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:de5f0870) REAL time: 12 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:de5f0870) REAL time: 12 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:1a20ff7) REAL time: 14 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:1a20ff7) REAL time: 14 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:1a20ff7) REAL time: 14 secs 

Total REAL time to Placer completion: 14 secs 
Total CPU  time to Placer completion: 12 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   14
Slice Logic Utilization:
  Number of Slice Registers:                   404 out of  69,120    1%
    Number used as Flip Flops:                 403
    Number used as Latches:                      1
  Number of Slice LUTs:                        497 out of  69,120    1%
    Number used as logic:                      406 out of  69,120    1%
      Number using O6 output only:             300
      Number using O5 output only:              62
      Number using O5 and O6:                   44
    Number used as Memory:                      83 out of  17,920    1%
      Number used as Shift Register:            83
        Number using O6 output only:            81
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        70
    Number using O6 output only:                70

Slice Logic Distribution:
  Number of occupied Slices:                   293 out of  17,280    1%
  Number of LUT Flip Flop pairs used:          698
    Number with an unused Flip Flop:           294 out of     698   42%
    Number with an unused LUT:                 201 out of     698   28%
    Number of fully used LUT-FF pairs:         203 out of     698   29%
    Number of unique control sets:              68
    Number of slice register sites lost
      to control set restrictions:             128 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        19 out of     640    2%
    Number of LOCed IOBs:                       16 out of      19   84%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       3 out of     148    2%
    Number using BlockRAM only:                  3
    Total primitives used:
      Number of 36k BlockRAM used:               3
    Total Memory used (KB):                    108 out of   5,328    2%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25%

  Number of RPM macros:           11
Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  4776 MB
Total REAL time to MAP completion:  15 secs 
Total CPU time to MAP completion:   12 secs 

Mapping completed.
See MAP report file "DataPath_map.mrp" for details.
