coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   0   457.8   209   2458.4
coh_wrapper_l2_inclusive_cache_bank_sched_1_1   0   0   228.818   457.8
NONE   -1087.08   -21   1984.9   2957.34
bank   -930.938   1232   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_0   438.764   1458.1   0   0
serial_tl_domain_phy_in_phits_in_async_4_source   -1066.94   1232   0   0
(root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   -622.667   1353.17   0   0
(tile_prci_domain_core1)_glue_logic   -525.877   1741.09   0   0
(tile_prci_domain_core2)_glue_logic   -387.39   1201.4   0   0
(tile_prci_domain_core1/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/dcache_amoalus_0   -533.472   2328.65   0   0
(tile_prci_domain_core2/element_reset_domain_rockettile)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/dcache_amoalus_0   -428.972   600.7   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/dfma_fma   -962.445   1368.47   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpiu   -683.072   1741.09   0   0
tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/ifpu   -525.877   1741.09   0   0
(tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core1/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   -875.009   1623.02   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/dfma_fma   -604.475   1623.02   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpiu   -387.39   1398.36   0   0
tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/ifpu   -387.389   1201.4   0   0
(tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt)_glue_logic||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/fpmu||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/hfma_fma_mulAddRecFNToRaw_postMul||tile_prci_domain_core2/element_reset_domain_rockettile/fpuOpt/sfma_fma_mulAddRecFNToRaw_postMul   -332.449   1623.02   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_0   -857.944   0.000499725   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_1   -142.057   1398.36   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_1   -142.057   1398.37   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_0   -263.204   1353.17   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_1_0_0_0_1_1   -69.5098   1471.25   0   0
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   -962.445   616   0   0
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0   753.21   1229.2   0   0
