m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1702750520
!i10b 1
!s100 1QicaVDZXQLAnNTg>`lD]2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IXid6fLZI3bYfdKD;:L`T^1
S1
R0
w1700075311
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 4
L0 3 126
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1702750520.000000
!s107 C:/Users/Duncan/git/ForthCPU/interruptLogic/source/./testSetup.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
Z7 !s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source|+incdir+C:/Users/Duncan/git/ForthCPU/UART/source|+incdir+C:/Users/Duncan/git/ForthCPU/RAM/source|+incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source|+incdir+C:/Users/Duncan/git/ForthCPU/memoryMapper/source|+incdir+C:/Users/Duncan/git/ForthCPU/mcuResources/source|+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source|+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source|+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|+incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/test|+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source|+incdir+C:/Users/Duncan/git/ForthCPU|-work|work|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v|C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|
!s101 -O0
!i113 1
Z8 o-sv -mfcu -work work -O0
Z9 !s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source +incdir+C:/Users/Duncan/git/ForthCPU/UART/source +incdir+C:/Users/Duncan/git/ForthCPU/RAM/source +incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source +incdir+C:/Users/Duncan/git/ForthCPU/memoryMapper/source +incdir+C:/Users/Duncan/git/ForthCPU/mcuResources/source +incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source +incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source +incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source +incdir+C:/Users/Duncan/git/ForthCPU/busController/source +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source +incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source +incdir+C:/Users/Duncan/git/ForthCPU/impl1/source +incdir+C:/Users/Duncan/git/ForthCPU/impl1/test +incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source +incdir+C:/Users/Duncan/git/ForthCPU -work work -O0
Z10 tCvgOpt 0
valuAMux
R1
R2
!i10b 1
!s100 lDXl:^0V1eNIIN>DFm_^S3
R3
I?odHlMW1D4V1003d8K:`V0
S1
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 4
L0 6 23
R4
R5
r1
!s85 0
31
R6
Z11 !s107 C:/Users/Duncan/git/ForthCPU/interruptLogic/source/./testSetup.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|C:/Users/Duncan/git/ForthCPU/testSetup.v|C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
R7
!s101 -O0
!i113 1
R8
R9
R10
nalu@a@mux
valuBMux
R1
R2
!i10b 1
!s100 :fW^0QKUSoo4cIS;V<jWQ3
R3
Ia^bDX^KMgcc_TAic_gNen2
S1
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 4
L0 6 31
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nalu@b@mux
valuGroupDecoder
R1
R2
!i10b 1
!s100 :GZI[jeZkNXo55RNI`9H03
R3
IPGFOVo<87Mc]<Cbn_=NbU2
S1
R0
w1702461243
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 4
L0 34 97
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nalu@group@decoder
vblinkTests
R1
R2
!i10b 1
!s100 nIXSIj<6ZFfigVTono6mc1
R3
ICjje:IhWI]ez:2nV6o_;Y0
S1
R0
w1702750468
8C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
FC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
!i122 4
L0 5 320
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nblink@tests
vbranchLogic
R1
R2
!i10b 1
!s100 4DzTB>abS8glJ^Gj0ZSj_0
R3
IX`UzClknQXW_4_SYK9?eG3
S1
R0
w1698940488
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 4
L0 6 62
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nbranch@logic
vbusController
R1
R2
!i10b 1
!s100 CY19Jc^WBEA6g8NkEiP5E2
R3
Im]X_@^WHVMV;?IY8HMXR<2
S1
R0
w1702460466
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 4
L0 9 91
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nbus@controller
vbusSequencer
R1
R2
!i10b 1
!s100 1iai5ML^oZE9CIj7Vgzkf0
R3
IfZ4Z7oGH[EOCM=0FKQkD<1
S1
R0
w1702598112
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 4
L0 7 70
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nbus@sequencer
vccRegisters
R1
R2
!i10b 1
!s100 zcXh8LKd[QO]Og[9JLg3k3
R3
ICQ[g7;P@9XBnbf>4mgI1Q1
S1
R0
w1699987907
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 4
L0 7 47
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ncc@registers
vcore
R1
R2
!i10b 1
!s100 Ca]fj0K2ga3V`8J`X>VU31
R3
I:b7N^N0QPXE3z<M[bAcNW0
S1
R0
w1702747673
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 4
L0 6 595
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vdebugDecoder
R1
R2
!i10b 1
!s100 1cl@OhmXCB^58B1d2o2FA0
R3
IXWzFSzZ63=b9aLUJU8GK=3
S1
R0
w1702746140
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
!i122 4
L0 7 108
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ndebug@decoder
vdebugPort
R1
R2
!i10b 1
!s100 mLl0=j4FlQZoSNooYMNX@3
R3
ILJfV8NoJU<f9=adCaQmJB1
S1
R0
w1702747743
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
!i122 4
L0 19 235
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ndebug@port
vdebugSequencer
R1
R2
!i10b 1
!s100 0BUjEMZ4z7Noz3FoP>>6n2
R3
IN4XWa?_K5;J03zFOC5KnP0
S1
R0
w1702747652
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
!i122 4
L0 8 44
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ndebug@sequencer
vfullALU
R1
R2
!i10b 1
!s100 M:HBA4]GH_Pb6Fb]zhlP;2
R3
Ig1NVEM1lbJ?ELV`@WObo33
S1
R0
w1699987963
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 4
L0 9 78
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nfull@a@l@u
vgeneralGroupDecoder
R1
R2
!i10b 1
!s100 9M_]_c_=E5[9Dh0zO@7bh2
R3
I9?Ud8?3M<Zg:]z8WBd^M;3
S1
R0
w1701035327
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 4
L0 12 54
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ngeneral@group@decoder
vinstructionLatch
R1
R2
!i10b 1
!s100 I9nAZJ>VJUR4cI`<1]k@M2
R3
IV9?BWO9>UgJ8]cc3K19ci2
S1
R0
w1702657325
8C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
FC:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
!i122 4
L0 3 35
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninstruction@latch
vinstructionPhaseDecoder
R1
R2
!i10b 1
!s100 :jW]7=JC:Uj38jnaOzf6Y2
R3
I^6gh<U?eA9JLFOYMj9ma90
S1
R0
w1702597081
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 4
L0 21 135
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninstruction@phase@decoder
vinterruptMaskRegister
R1
R2
!i10b 1
!s100 H3aoI0e`VjLa=nHdoOIXn2
R3
Ibg?R4;z@6YYQJPQ^=BP]m3
S1
R0
w1698748687
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
!i122 4
L0 7 71
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninterrupt@mask@register
vinterruptStateMachine
R1
R2
!i10b 1
!s100 1RLNQZOKk6]31KMB@Q7<^1
R3
I0JUn9g=Oo^GVB1C=e9d4l1
S1
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 4
L0 17 269
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninterrupt@state@machine
vjumpGroupDecoder
R1
R2
!i10b 1
!s100 3o=cBSIhdPU6YI<;f9<F70
R3
I2[fFJ>ZX37SI<4gN0`eLa3
S1
R0
w1700915921
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 4
L0 29 179
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
njump@group@decoder
vloadStoreGroupDecoder
R1
R2
!i10b 1
!s100 0nY5lzFe;ZX6l4Di2PDWb3
R3
I4=hHSNe^mh<L?5ISbI?:P3
S1
R0
w1701190993
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 4
L0 77 221
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nload@store@group@decoder
vmcu
R1
R2
!i10b 1
!s100 Z8KM[2>8_bXeI^?WNMQKT2
R3
I<ZQ8kcR;VPP<Y^oL6>TfY1
S1
R0
w1702507842
8C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
!i122 4
L0 7 152
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vmcuResources
R1
R2
!i10b 1
!s100 aGHHQEX`nWWjHZg_h<hPz1
R3
I[Pg?^:9e@8zglzZm9WYFX1
S1
R0
w1702738364
8C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
FC:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
!i122 4
L0 3 143
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nmcu@resources
vmemoryMapper
R1
R2
!i10b 1
!s100 BI2lzIX4lP5oeE<2VQ?Vl0
R3
IgLI8C6zKcDTF4PZmGJ0D91
S1
R0
w1699542401
8C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
FC:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
!i122 4
L0 11 142
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nmemory@mapper
voneOfEightDecoder
R1
R2
!i10b 1
!s100 6UO<3Am=H[@dkdJ@AX53l0
R3
I;_WOGQ;KF>=hPjWHbi?AD3
S1
R0
w1700511585
8C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
!i122 4
L0 3 27
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
none@of@eight@decoder
vopxMultiplexer
R1
R2
!i10b 1
!s100 ljc8bKRRTj@0EgJ4R3Mk<1
R3
IHZYdYGVFQTVb^Xa^[jzVG1
S1
R0
w1702577311
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 4
L0 27 169
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nopx@multiplexer
vprogramCounter
R1
R2
!i10b 1
!s100 03e]dmT?YMKno]3dVgj]61
R3
I^6;7`dbdPbJnZI=2078JU3
S1
R0
w1702597767
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 4
L0 16 104
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nprogram@counter
vRAM
R1
R2
!i10b 1
!s100 Gm4HUXD;iWzTc25eLco2Z1
R3
I[_cc3B[DTgN0z`QdOk`:I2
S1
R0
w1701538986
8C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
FC:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
!i122 4
L0 8 699
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@r@a@m
vregister
R1
R2
!i10b 1
!s100 >DBS0e30RGgZ[HZAKPBRm3
R3
ITkSZE@TCAOHFJV0W]DR=73
S1
R0
w1700649771
8C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
!i122 4
L0 3 23
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisterFile
R1
R2
!i10b 1
!s100 YRno]>4dXo2`34WH0a:_02
R3
I<EdB6:KL8hjonXRSJ6_Jz3
S1
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 4
L0 3 104
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nregister@file
vregisters
R1
!s110 1702750521
!i10b 1
!s100 DACjWfOU>n<P8bGcYiFWd0
R3
I=nSC54H3FS4DGQ`RCoM]f0
S1
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 4
L0 8 166
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisterSequencer
R1
R2
!i10b 1
!s100 ETfHEk1YE2<YbzfCG]h9[3
R3
I5g<]7Zaz;cD0N5mAXDj?<2
S1
R0
w1701692852
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 4
L0 33 143
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nregister@sequencer
vrequestGenerator
R1
R2
!i10b 1
!s100 >Z@3QmFjE]d;HMIMXM0O;2
R3
IIAfB?z;OiU7F@@]9HE_od1
S1
R0
w1702144155
8C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
!i122 4
L0 10 64
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nrequest@generator
vrom
R1
R2
!i10b 1
!s100 46k6Af<EQUPQL87T>ATUl3
R3
I2:F_XGoE@3@?1R>:80?Wb0
S1
R0
w1702748722
8C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
FC:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
!i122 4
L0 8 1092
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vsynchronizedCounter
R1
R2
!i10b 1
!s100 2F6S^W1iEXcP?IE1ad9_:3
R3
IZD1Ja8mJZ:Ji=hX<H5cOg1
S1
R0
w1702066731
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
!i122 4
L0 9 70
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nsynchronized@counter
vsynchronizer
R1
R2
!i10b 1
!s100 0AQh;gaUB7fo<P1cAzNQE1
R3
IR5<C>hW9@_zOfQ_]>g^9T3
S1
R0
w1702145171
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
!i122 4
L0 3 44
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vtransparentLatch
R1
R2
!i10b 1
!s100 :15A?keBFj2FdF^R_GC7:1
R3
IbzfTjC;;z7nFAWCm?baRb2
S1
R0
w1701623606
8C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
!i122 4
L0 3 18
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ntransparent@latch
vUART
R1
R2
!i10b 1
!s100 23IgN0LnB6BN^3`CSVK9U2
R3
I^@4AKJX]HaZUSzdANnkTn2
S1
R0
w1702461364
8C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
FC:/Users/Duncan/git/ForthCPU/UART/source/UART.v
!i122 4
L0 26 142
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@u@a@r@t
vUART_RX
R1
R2
!i10b 1
!s100 5fQf[9AHB45C`PD00GQUk0
R3
IAAiUHX7=;NaVAmhPbda1?0
S1
R0
w1698344663
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 4
L0 14 124
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@u@a@r@t_@r@x
vUART_TX
R1
R2
!i10b 1
!s100 aKbUKfCY4QkCi9K;DnBUO1
R3
Id_PThk1E2_aFT75XPgW]a2
S1
R0
w1698429806
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 4
L0 14 133
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@u@a@r@t_@t@x
vupCounter
R1
R2
!i10b 1
!s100 m5zm?57MlmB@li4@n>6I:2
R3
IYYPUGQYblkGJlhX9nlMD=1
S1
R0
w1701536248
8C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
!i122 4
L0 5 46
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nup@counter
