**Data time:** 11:17 - 15-11-2024

**Status**: #note #youngling 

**Tags:** 

**Area**: 
# 2024-11-15 - HPC

## Thread Coarsening
Optimisation technique that serialises some of the work in fewer threads to reduce overheads.
# Convolution
## Problem

## Naive solution

### Issues
- **Control flow divergence**
- **Memory bandwidth** 
## Tiled convolution

### Idea
An input tile is a collection of input elements that are needed to compute a collection of output elements called output tile.
### Design
- **Block size maching the input tile size**: each block matches the size of the input tile


# References