<profile>

<section name = "Vitis HLS Report for 'RFIFilter_0_2048_ap_int_16_s'" level="0">
<item name = "Date">Tue Jul 25 02:51:44 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">top_graph_top_rfi_C</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.639 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6157, 6157, 61.570 us, 61.570 us, 6157, 6157, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90">RFIFilter_0_2048_ap_int_16_Pipeline_loop_2, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100">RFIFilter_0_2048_ap_int_16_Pipeline_loop_1, 2051, 2051, 20.510 us, 20.510 us, 2051, 2051, no</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109">RFIFilter_0_2048_ap_int_16_Pipeline_loop_19, 2051, 2051, 20.510 us, 20.510 us, 2051, 2051, no</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118">RFIFilter_0_2048_ap_int_16_Pipeline_loop_3, 2050, 2050, 20.500 us, 20.500 us, 2050, 2050, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 115, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 156, 442, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 271, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100">RFIFilter_0_2048_ap_int_16_Pipeline_loop_1, 0, 0, 57, 137, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109">RFIFilter_0_2048_ap_int_16_Pipeline_loop_19, 0, 0, 57, 137, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90">RFIFilter_0_2048_ap_int_16_Pipeline_loop_2, 0, 0, 27, 84, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118">RFIFilter_0_2048_ap_int_16_Pipeline_loop_3, 0, 0, 15, 84, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="RRi_V_U">RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="RRo_V_U">RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="RIi_V_U">RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="RIo_V_U">RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1540_fu_134_p2">+, 0, 0, 24, 17, 17</column>
<column name="sub_i_i46_i_i_fu_191_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln1558_8_fu_174_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln1558_fu_148_p2">-, 0, 0, 24, 1, 17</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1558_fu_180_p3">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="RIi_V_address0">14, 3, 11, 33</column>
<column name="RIi_V_ce0">14, 3, 1, 3</column>
<column name="RIi_V_we0">9, 2, 1, 2</column>
<column name="RIo_V_address0">14, 3, 11, 33</column>
<column name="RIo_V_ce0">14, 3, 1, 3</column>
<column name="RIo_V_we0">9, 2, 1, 2</column>
<column name="RRi_V_address0">14, 3, 11, 33</column>
<column name="RRi_V_ce0">14, 3, 1, 3</column>
<column name="RRi_V_we0">9, 2, 1, 2</column>
<column name="RRo_V_address0">14, 3, 11, 33</column>
<column name="RRo_V_ce0">14, 3, 1, 3</column>
<column name="RRo_V_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read">9, 2, 1, 2</column>
<column name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read">9, 2, 1, 2</column>
<column name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n">9, 2, 1, 2</column>
<column name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n">9, 2, 1, 2</column>
<column name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n">9, 2, 1, 2</column>
<column name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n">9, 2, 1, 2</column>
<column name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write">9, 2, 1, 2</column>
<column name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_336_reg_228">16, 0, 16, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg">1, 0, 1, 0</column>
<column name="select_ln1558_reg_215">16, 0, 16, 0</column>
<column name="sub_i_i46_i_i_reg_222">17, 0, 17, 0</column>
<column name="tmp_V_2_reg_210">16, 0, 16, 0</column>
<column name="tmp_V_reg_205">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, RFIFilter&lt;0, 2048, ap_int&lt;16&gt; &gt;, return value</column>
<column name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout">in, 16, ap_fifo, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, pointer</column>
<column name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n">in, 1, ap_fifo, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, pointer</column>
<column name="stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read">out, 1, ap_fifo, stream_Brd_STD_I_out_1_RFI_Filter_std_I_i, pointer</column>
<column name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout">in, 16, ap_fifo, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, pointer</column>
<column name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n">in, 1, ap_fifo, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, pointer</column>
<column name="stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read">out, 1, ap_fifo, stream_Brd_STD_R_out_2_RFI_Filter_std_R_i, pointer</column>
<column name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_dout">in, 16, ap_fifo, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, pointer</column>
<column name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n">in, 1, ap_fifo, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, pointer</column>
<column name="stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read">out, 1, ap_fifo, stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i, pointer</column>
<column name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_dout">in, 16, ap_fifo, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, pointer</column>
<column name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n">in, 1, ap_fifo, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, pointer</column>
<column name="stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read">out, 1, ap_fifo, stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout">in, 16, ap_fifo, stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n">in, 1, ap_fifo, stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read">out, 1, ap_fifo, stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout">in, 16, ap_fifo, stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n">in, 1, ap_fifo, stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, pointer</column>
<column name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read">out, 1, ap_fifo, stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, pointer</column>
<column name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din">out, 16, ap_fifo, stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, pointer</column>
<column name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n">in, 1, ap_fifo, stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, pointer</column>
<column name="stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write">out, 1, ap_fifo, stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in, pointer</column>
<column name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din">out, 16, ap_fifo, stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, pointer</column>
<column name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n">in, 1, ap_fifo, stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, pointer</column>
<column name="stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write">out, 1, ap_fifo, stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in, pointer</column>
</table>
</item>
</section>
</profile>
