|DUT
input_vector[0] => AND_GATE:add_instance.B
input_vector[1] => AND_GATE:add_instance.A
output_vector[0] <= AND_GATE:add_instance.OUTPUT


|DUT|AND_GATE:add_instance
A => NAND_2:NAND1.A
B => NAND_2:NAND1.B
OUTPUT <= NAND_2:NAND2.Y


|DUT|AND_GATE:add_instance|NAND_2:NAND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|DUT|AND_GATE:add_instance|NAND_2:NAND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


