{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1395, "design__instance__area": 38999.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.02007429674267769, "power__switching__total": 0.010715512558817863, "power__leakage__total": 5.212195333115233e-07, "power__total": 0.030790330842137337, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.27778449771121966, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.27688782606002155, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6917173696284494, "timing__setup__ws__corner:nom_tt_025C_5v00": 0.40412208057132964, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.691717, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 0.404122, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.29695144406157786, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.29834288661769326, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.5192623145108708, "timing__setup__ws__corner:nom_ss_125C_4v50": -7.71039787174681, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -247.82239184456787, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -7.71039787174681, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.519262, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -7.710398, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 64, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.26882399844835225, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.26690936327708537, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.32133913106616163, "timing__setup__ws__corner:nom_ff_n40C_5v50": 3.97336130799375, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.321339, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 3.973361, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26718991664334274, "clock__skew__worst_setup": 0.265610346790384, "timing__hold__ws": 0.3162906137635018, "timing__setup__ws": -7.812779089259602, "timing__hold__tns": 0, "timing__setup__tns": -259.30038583581864, "timing__hold__wns": 0, "timing__setup__wns": -7.812779089259602, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.316291, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 192, "timing__setup_r2r__ws": -7.812779, "timing__setup_r2r_vio__count": 192, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2048, "design__instance__area__stdcell": 41866.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.536167, "design__instance__utilization__stdcell": 0.536167, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1567.37, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1312.73, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9586.44, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18692.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 250, "design__instance__area__class:timing_repair_buffer": 6462.67, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 73025, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 1053.7, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 316.109, "design__instance__count__setup_buffer": 129, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1448, "route__net__special": 2, "route__drc_errors__iter:0": 319, "route__wirelength__iter:0": 76970, "route__drc_errors__iter:1": 44, "route__wirelength__iter:1": 76523, "route__drc_errors__iter:2": 59, "route__wirelength__iter:2": 76349, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 76283, "route__drc_errors": 0, "route__wirelength": 76283, "route__vias": 9048, "route__vias__singlecut": 9048, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 631.06, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2754703487732424, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.27472438990189957, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6859403239564265, "timing__setup__ws__corner:min_tt_025C_5v00": 0.4530447256688789, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.68594, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 0.453045, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.29297640143178805, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2943342042293059, "timing__hold__ws__corner:min_ss_125C_4v50": 1.5100501276812026, "timing__setup__ws__corner:min_ss_125C_4v50": -7.62309525969172, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -238.2880591402499, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -7.62309525969172, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.51005, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -7.623095, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 64, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26718991664334274, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.265610346790384, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3162906137635018, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.005012435053339, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.316291, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.005013, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28090033871795217, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2795518062829521, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6972025376590436, "timing__setup__ws__corner:max_tt_025C_5v00": 0.3455751338457161, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.697203, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 0.345575, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.302288064247276, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.30319478341713113, "timing__hold__ws__corner:max_ss_125C_4v50": 1.5304484779341503, "timing__setup__ws__corner:max_ss_125C_4v50": -7.812779089259602, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -259.30038583581864, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -7.812779089259602, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.530448, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 64, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -7.812779, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 64, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2711912715595603, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.268547053307027, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.32647185878762086, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.934601200661826, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.326472, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 3.934601, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99851, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99964, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00149183, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00135804, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000351131, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00135804, "design_powergrid__voltage__worst": 0.00135804, "design_powergrid__voltage__worst__net:VDD": 4.99851, "design_powergrid__drop__worst": 0.00149183, "design_powergrid__drop__worst__net:VDD": 0.00149183, "design_powergrid__voltage__worst__net:VSS": 0.00135804, "design_powergrid__drop__worst__net:VSS": 0.00135804, "ir__voltage__worst": 5, "ir__drop__avg": 0.000355, "ir__drop__worst": 0.00149, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}