// ----------------------------------------------------------------------------
// LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
// Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
// For technical issues, please contact: support@legupcomputing.com
// For general inquiries, please contact: info@legupcomputing.com
// Date: Mon May  4 13:00:20 2020
// ----------------------------------------------------------------------------
Target FPGA: INTEL CycloneIV
Clock period constraint: 1.500000e+01ns
Start Function: main
state: LEGUP_0, basic block: LEGUP_0
   Transition: if (start): LEGUP_F_main_BB_for_body_i_i_9_1 default: LEGUP_0
state: LEGUP_F_main_BB_for_body_i_i_9_1, basic block: BB_for_body_i_i_9
   %call1 = tail call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([13 x i8]* @.str, i32 0, i32 0), double 0x4005BF0A626D4346) #1, !dbg !32, !MSB !33, !LSB !34, !extendFrom !33 (endState: LEGUP_F_main_BB_for_body_i_i_9_1)
   ret i32 0, !dbg !35, !MSB !36, !LSB !34, !extendFrom !36
   Transition: default: LEGUP_0

Basic Block: %for.body.i.i.9 Num States: 1
End Function: main
--------------------------------------------------------------------------------

