$date
	Mon Jul 07 12:24:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder_4x2_tb $end
$var wire 2 ! y [1:0] $end
$var reg 4 " i [3:0] $end
$scope module dut $end
$var wire 4 # i [3:0] $end
$var reg 2 $ y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b0 #
b0 "
bx !
$end
#5
b0 !
b0 $
b1 "
b1 #
#10
b1 !
b1 $
b10 "
b10 #
#15
b10 !
b10 $
b100 "
b100 #
#20
b11 !
b11 $
b1000 "
b1000 #
#25
bx !
bx $
b1111 "
b1111 #
#35
