{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.714008",
   "Default View_TopLeft":"-279,-192",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port clk_100MHz -pg 1 -lvl 0 -x -500 -y 220 -defaultsOSRD
preplace port reset_rtl_0 -pg 1 -lvl 0 -x -500 -y 200 -defaultsOSRD
preplace port clk_100MHz_1 -pg 1 -lvl 0 -x -500 -y -210 -defaultsOSRD
preplace port reset_rtl_0_0 -pg 1 -lvl 0 -x -500 -y -239 -defaultsOSRD
preplace port clk_100MHz_2 -pg 1 -lvl 0 -x -500 -y -319 -defaultsOSRD
preplace port reset_rtl_0_0_1 -pg 1 -lvl 0 -x -500 -y -290 -defaultsOSRD
preplace inst fc1_top_0 -pg 1 -lvl 4 -x 1160 -y 130 -defaultsOSRD
preplace inst fc2_top_0 -pg 1 -lvl 5 -x 1670 -y 110 -defaultsOSRD
preplace inst conv1_lif_top_0 -pg 1 -lvl 2 -x 150 -y 70 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -x 150 -y 410 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 4 -x 1160 -y 350 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 4 -x 1160 -y -220 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 5 -x 1670 -y -100 -defaultsOSRD
preplace inst clk_wiz_2 -pg 1 -lvl 5 -x 1670 -y -270 -defaultsOSRD
preplace inst rst_clk_wiz_2_100M -pg 1 -lvl 6 -x 2070 -y -280 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -380 -y 40 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x -380 -y 150 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 3 -x 570 -y 90 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 3 -250 200 360 310 N
preplace netloc clk_wiz_locked 1 2 2 N 420 800
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 4 -260 -70 NJ -70 N -70 1390
preplace netloc clk_wiz_1_clk_out1 1 3 2 820 -110 1390
preplace netloc clk_wiz_1_locked 1 4 1 1450 -210n
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 3 3 830 -10 1430J 260 1890
preplace netloc clk_wiz_2_clk_out1 1 4 2 1470 -340 1860
preplace netloc clk_wiz_2_locked 1 5 1 1860 -260n
preplace netloc rst_clk_wiz_2_100M_peripheral_reset 1 4 3 1460 -380 NJ -380 2250
preplace netloc clk_100MHz_1 1 0 2 NJ 220 -280
preplace netloc reset_rtl_0_1 1 0 6 -480 210 -260 210 N 210 800 -100 1400 -200 1890
preplace netloc clk_100MHz_1_1 1 0 4 NJ -210 N -210 NJ -210 N
preplace netloc reset_rtl_0_0_1 1 0 4 NJ -239 N -239 NJ -239 760
preplace netloc clk_100MHz_2_1 1 0 5 NJ -319 N -319 NJ -319 N -319 1450J
preplace netloc reset_rtl_0_0_1_1 1 0 5 NJ -290 N -290 NJ -290 N -290 1390J
preplace netloc fc1_top_0_out_V_V_din 1 4 2 1450 240 1870
preplace netloc fc1_top_0_out_V_V_write 1 4 2 1410 270 1880
preplace netloc fc2_top_0_in_V_V_read 1 4 2 1420 250 1860
preplace netloc xlconstant_0_dout 1 1 4 -280 -60 N -60 760 -50 1450
preplace netloc xlconstant_1_dout 1 1 1 -290 20n
preplace netloc conv1_lif_top_0_ap_done 1 1 3 -270 -80 NJ -80 790
preplace netloc fc1_top_0_ap_done 1 3 2 840 -20 1440J
preplace netloc conv1_lif_top_0_out_V_V_din 1 2 1 N 100
preplace netloc axis_dwidth_converter_0_m_axis_tdata 1 3 2 780J -40 1380
preplace netloc axis_dwidth_converter_0_m_axis_tvalid 1 3 2 770J -30 1370
preplace netloc conv1_lif_top_0_out_V_V_write 1 2 1 340 60n
preplace netloc axis_dwidth_converter_0_s_axis_tready 1 2 1 350 80n
preplace netloc fc1_top_0_in_V_V_read 1 3 2 810J 0 1360
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 370 -90 NJ -90 1400
levelinfo -pg 1 -500 -380 150 570 1160 1670 2070 2270
pagesize -pg 1 -db -bbox -sgen -660 -540 2270 1190
"
}
{
   "da_board_cnt":"9",
   "da_clkrst_cnt":"3"
}
