OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/ram_example/runs/openlane_test/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/ram_example/runs/openlane_test/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/ram_example/runs/openlane_test/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/ram_example/runs/openlane_test/tmp/placement/8-global.def
[INFO ODB-0128] Design: ram_example
[INFO ODB-0130]     Created 123 pins.
[INFO ODB-0131]     Created 5589 components and 13003 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 12880 connections.
[INFO ODB-0133]     Created 121 nets and 121 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/ram_example/runs/openlane_test/tmp/placement/8-global.def
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 55 input buffers.
[INFO RSZ-0028] Inserted 64 output buffers.
[INFO RSZ-0058] Using max wire length 2947um.
[INFO RSZ-0039] Resized 54 instances.
[WARNING DPL-0037] Use remove_fillers before detailed placement.
Placement Analysis
---------------------------------
total displacement        221.4 u
average displacement        0.0 u
max displacement           10.7 u
original HPWL           76108.7 u
legalized HPWL          76150.1 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 65 instances
[INFO DPL-0021] HPWL before           76150.1 u
[INFO DPL-0022] HPWL after            76003.6 u
[INFO DPL-0023] HPWL delta               -0.2 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
No paths found.
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
No paths found.
max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: oram_clk0 (clock source 'clk0')
Endpoint: openram_1kB/clk0 (internal pin)
Path Group: (none)
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00   50.00 v oram_clk0 (in)
     1    0.00                           oram_clk0 (net)
                  0.00    0.00   50.00 v openram_1kB/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                 50.00   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack INF
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk0
No launch/capture paths found.

Clock clk1
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.28e-13   5.13e-13   3.21e-09   3.21e-09 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.28e-13   5.13e-13   3.21e-09   3.21e-09 100.0%
                           0.0%       0.0%     100.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 197605 u^2 36% utilization.
area_report_end
