timestamp 1654733229
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use comp_clks_stg1 comp_clks_stg1_0 1 0 402 0 -1 1138
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_1230_594#" 7247 2292.48 1230 594 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133210 8874 0 0 21070 1274 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1203_1219#" 7016 2274.21 1203 1219 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130100 8562 0 0 27102 1720 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1260_620#" 5370 1956.82 1260 620 ndif 0 0 0 0 0 0 0 0 53760 2816 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7734 534 0 0 34646 2582 44998 2736 19878 1172 0 0 0 0 0 0 0 0
node "a_1811_1506#" 5529 2571.82 1811 1506 p 0 0 0 0 0 0 0 0 53760 2816 5040 288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7734 534 0 0 47328 3328 47505 2902 19976 1176 0 0 0 0 0 0 0 0
node "w_1715_1303#" 8178 1724.4 1715 1303 nw 0 0 0 0 95120 1284 0 0 67356 3492 5964 310 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68476 4844 206610 7008 0 0 0 0 0 0 0 0 0 0
substrate "a_1112_620#" 0 0 1112 620 ppd 0 0 0 0 0 0 0 0 62400 3200 15720 742 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68816 4796 179993 6286 4144 260 0 0 0 0 0 0 0 0
cap "a_1811_1506#" "w_1715_1303#" 1933.38
cap "a_1260_620#" "a_1203_1219#" 203.852
cap "a_1230_594#" "a_1203_1219#" 483.652
cap "a_1260_620#" "a_1811_1506#" 215.005
cap "a_1260_620#" "w_1715_1303#" 1430.97
cap "a_1230_594#" "a_1811_1506#" 177.176
cap "a_1230_594#" "w_1715_1303#" 152.659
cap "a_1811_1506#" "a_1203_1219#" 192.185
cap "a_1203_1219#" "w_1715_1303#" 183.776
cap "a_1230_594#" "a_1260_620#" 188.666
device msubckt sky130_fd_pr__nfet_01v8 2527 620 2528 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2441 620 2442 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2354 620 2355 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2268 620 2269 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2181 620 2182 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2095 620 2096 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2008 620 2009 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1922 620 1923 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1835 620 1836 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1749 620 1750 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1662 620 1663 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1576 620 1577 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1489 620 1490 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1403 620 1404 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1316 620 1317 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1230 620 1231 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2527 1060 2528 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2441 1060 2442 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2354 1060 2355 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2268 1060 2269 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2181 1060 2182 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2095 1060 2096 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2008 1060 2009 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1922 1060 1923 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1835 1060 1836 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1749 1060 1750 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1662 1060 1663 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1576 1060 1577 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1489 1060 1490 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1403 1060 1404 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1316 1060 1317 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1230 1060 1231 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__pfet_01v8 1930 1375 1931 1376 l=30 w=84 "w_1715_1303#" "a_1260_620#" 60 0 "w_1715_1303#" 84 0 "a_1811_1506#" 84 0
device msubckt sky130_fd_pr__pfet_01v8 1829 1375 1830 1376 l=30 w=84 "w_1715_1303#" "a_1811_1506#" 60 0 "a_1260_620#" 84 0 "w_1715_1303#" 84 0
cap "comp_clks_stg1_0/tg_0/out" "w_1715_1303#" 1.85542
cap "comp_clks_stg1_0/tg_0/out" "comp_clks_stg1_0/inverter_0/out" 6.77363
cap "comp_clks_stg1_0/tg_0/out" "comp_clks_stg1_0/tg_0/clk" 11.0212
cap "comp_clks_stg1_0/tg_0/inp" "w_1715_1303#" 1.21875
cap "comp_clks_stg1_0/tg_0/inp" "comp_clks_stg1_0/inverter_0/out" 8.48778
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/inverter_0/w_n204_204#" 57.9178
cap "comp_clks_stg1_0/tg_0/clk" "comp_clks_stg1_0/inverter_0/out" 2.87692
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/clk_" 19.9285
cap "comp_clks_stg1_0/tg_0/out" "comp_clks_stg1_0/tg_0/clk_" 32.4107
cap "a_1260_620#" "comp_clks_stg1_0/inverter_0/w_n204_204#" 5.77495
cap "comp_clks_stg1_0/tg_0/clk_" "comp_clks_stg1_0/inverter_0/w_n204_204#" 17.9426
cap "comp_clks_stg1_0/tg_0/clk_" "w_1715_1303#" 5.04331
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/clk_" 57.0906
merge "comp_clks_stg1_0/inverter_0/out" "a_1230_594#" 56.9213 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74118 0 0 0 -35 -72 0 0 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/tg_0/out" "a_1203_1219#" 64.2478 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74118 0 0 0 -68 -72 0 0 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/VSUBS" "a_1112_620#" 11.0058 0 0 0 0 0 0 0 0 47880 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16932 0 0 0 0 0 0 0 0 0 0 0
