#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jan 18 13:07:52 2024
# Process ID: 16832
# Current directory: F:/ECE6740/Labs/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5256 F:\ECE6740\Labs\Lab1\Lab1.xpr
# Log file: F:/ECE6740/Labs/Lab1/vivado.log
# Journal file: F:/ECE6740/Labs/Lab1\vivado.jou
# Running On: DESKTOP-NE4QLD0, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 25690 MB
#-----------------------------------------------------------
start_gui
open_project F:/ECE6740/Labs/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
export_ip_user_files -of_objects  [get_files F:/ECE6740/zybo_master/ZYBO_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ECE6740/zybo_master/ZYBO_Master.xdc
add_files -fileset constrs_1 -norecurse F:/ECE6740/zybo_master/base.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files F:/ECE6740/zybo_master/base.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ECE6740/zybo_master/base.xdc
add_files -fileset constrs_1 -norecurse F:/ECE6740/zybo_master/PYNQ-Z1_C.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
add_files -fileset constrs_1 -norecurse F:/ECE6740/zybo_master/ZYBO_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd]
refresh_design
export_ip_user_files -of_objects  [get_files F:/ECE6740/zybo_master/ZYBO_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ECE6740/zybo_master/ZYBO_Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
validate_bd_design
delete_bd_objs [get_bd_intf_ports uart_rtl]
startgroup
set_property CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
reset_run uart_bd_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files F:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd] -no_script -reset -force -quiet
remove_files  F:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
startgroup
set_property -dict [list \
  CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files F:/ECE6740/Labs/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd] -top
add_files -norecurse f:/ECE6740/Labs/Lab1/Lab1.gen/sources_1/bd/uart_bd/hdl/uart_bd_wrapper.vhd
reset_run uart_bd_processing_system7_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file F:/ECE6740/Labs/Lab1/uart_bd_zynqSDK.xsa
