Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\ipcore_dir\clock_generator.v" into library work
Parsing module <clock_generator>.
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\tape.v" into library work
Parsing module <tape>.
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\led_switch_driver.v" into library work
Parsing module <led_switch_driver>.
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\main.v" Line 26: Port clk_100Mn is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\ipcore_dir\clock_generator.v" Line 128: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\ipcore_dir\clock_generator.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <debouncer(CYCLES=10000000,RESET_VALUE=1'b0,COUNTER_WIDTH=32)>.

Elaborating module <led_switch_driver>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\led_switch_driver.v" Line 19: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <fsm>.

Elaborating module <tape(SIZE=2)>.

Elaborating module <register(SIZE=2)>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v" Line 55: Result of 4-bit expression is truncated to fit in 3-bit target.
"\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v" Line 91. $display ERROR IN CTR CASE
"\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v" Line 108. $display ERROR IN CTR CASE
"\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v" Line 125. $display ERROR IN CTR CASE
"\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v" Line 153. $display REJECT STATE REACHED

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\main.v".
INFO:Xst:3210 - "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\main.v" line 26: Output port <clk_100Mn> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\ipcore_dir\clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\debouncer.v".
        CYCLES = 10000000
        RESET_VALUE = 1'b0
        COUNTER_WIDTH = 32
    Found 1-bit register for signal <debounced>.
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <shift_in>.
    Found 32-bit adder for signal <counter[31]_GND_6_o_add_2_OUT> created at line 35.
    Found 32-bit comparator greater for signal <counter[31]_GND_6_o_LessThan_2_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <led_switch_driver>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\led_switch_driver.v".
    Found 2-bit register for signal <ctr>.
    Found 2-bit adder for signal <ctr[1]_GND_7_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <led_switch_driver> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\fsm.v".
    Found 1-bit register for signal <w>.
    Found 3-bit register for signal <head>.
    Found 1-bit register for signal <inc_head>.
    Found 1-bit register for signal <add>.
    Found 1-bit register for signal <add_mode>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <out_sum>.
    Found 1-bit register for signal <equal>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <in<5>>.
    Found 1-bit register for signal <in<4>>.
    Found 1-bit register for signal <in<3>>.
    Found 1-bit register for signal <in<2>>.
    Found 1-bit register for signal <in<1>>.
    Found 1-bit register for signal <in<0>>.
    Found 3-bit register for signal <mode>.
    Found 3-bit adder for signal <head[2]_GND_8_o_add_1_OUT> created at line 55.
    Found 1-bit 8-to-1 multiplexer for signal <head[2]_switch[7]_Mux_7_o> created at line 88.
    Found 3-bit comparator greater for signal <head[2]_PWR_8_o_LessThan_13_o> created at line 97
    Found 3-bit comparator greater for signal <GND_8_o_head[2]_LessThan_14_o> created at line 97
    Found 1-bit comparator not equal for signal <n0075> created at line 157
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  30 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <tape>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\tape.v".
        SIZE = 2
    Found 2-bit register for signal <out>.
    Found 2-bit 8-to-1 multiplexer for signal <head[2]_out_exp[15]_wide_mux_18_OUT> created at line 39.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <tape> synthesized.

Synthesizing Unit <register>.
    Related source file is "\\vmware-host\shared folders\shared_with_vm_cs141\lab3\part2\lab3_xilinx_project\register.v".
        SIZE = 2
    Found 2-bit register for signal <out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <register> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
# Registers                                            : 50
 1-bit register                                        : 14
 2-bit register                                        : 31
 3-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 3-bit comparator greater                              : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 8-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <in_5> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <out_1> of sequential type is unconnected in block <tape2>.

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <fsm>.
The following registers are absorbed into counter <head>: 1 register on signal <head>.
Unit <fsm> synthesized (advanced).

Synthesizing (advanced) Unit <led_switch_driver>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
Unit <led_switch_driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 85
 Flip-Flops                                            : 85
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 3-bit comparator greater                              : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 23
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 8-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <in_5> (without init value) has a constant value of 0 in block <fsm>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...

Optimizing unit <fsm> ...

Optimizing unit <tape> ...

Optimizing unit <debouncer> ...
WARNING:Xst:2677 - Node <FSM/tape2/reg0/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg1/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg2/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg3/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg4/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg5/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg6/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/reg7/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <FSM/tape2/out_1> of sequential type is unconnected in block <main>.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM/tape0/reg7/out_1> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM/tape0/reg7/out_0> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM/tape1/reg7/out_1> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM/tape1/reg7/out_0> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
FlipFlop FSM/head_1 has been replicated 1 time(s)
FlipFlop FSM/head_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 273
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 58
#      LUT3                        : 11
#      LUT4                        : 32
#      LUT5                        : 24
#      LUT6                        : 29
#      MUXCY                       : 58
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 126
#      FD                          : 8
#      FDC                         : 2
#      FDE                         : 4
#      FDR                         : 61
#      FDRE                        : 15
#      FDS                         : 8
#      FDSE                        : 28
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             126  out of  54576     0%  
 Number of Slice LUTs:                  159  out of  27288     0%  
    Number used as Logic:               159  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    180
   Number with an unused Flip Flop:      54  out of    180    30%  
   Number with an unused LUT:            21  out of    180    11%  
   Number of fully used LUT-FF pairs:   105  out of    180    58%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
DEBOUNCE_CENTB/debounced           | NONE(LS_DRIVER/ctr_0)  | 2     |
unbuf_clk                          | DCM_SP:CLK0            | 124   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.177ns (Maximum Frequency: 239.397MHz)
   Minimum input arrival time before clock: 3.794ns
   Maximum output required time after clock: 4.632ns
   Maximum combinational path delay: 5.635ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DEBOUNCE_CENTB/debounced'
  Clock period: 2.163ns (frequency: 462.406MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.163ns (Levels of Logic = 1)
  Source:            LS_DRIVER/ctr_0 (FF)
  Destination:       LS_DRIVER/ctr_0 (FF)
  Source Clock:      DEBOUNCE_CENTB/debounced rising
  Destination Clock: DEBOUNCE_CENTB/debounced rising

  Data Path: LS_DRIVER/ctr_0 to LS_DRIVER/ctr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  LS_DRIVER/ctr_0 (LS_DRIVER/ctr_0)
     INV:I->O              1   0.206   0.579  LS_DRIVER/Mcount_ctr_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          LS_DRIVER/ctr_0
    ----------------------------------------
    Total                      2.163ns (0.755ns logic, 1.408ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'unbuf_clk'
  Clock period: 4.177ns (frequency: 239.397MHz)
  Total number of paths / destination ports: 22056 / 275
-------------------------------------------------------------------------
Delay:               4.177ns (Levels of Logic = 31)
  Source:            DEBOUNCE_CENTB/counter_8 (FF)
  Destination:       DEBOUNCE_CENTB/counter_23 (FF)
  Source Clock:      unbuf_clk rising
  Destination Clock: unbuf_clk rising

  Data Path: DEBOUNCE_CENTB/counter_8 to DEBOUNCE_CENTB/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  DEBOUNCE_CENTB/counter_8 (DEBOUNCE_CENTB/counter_8)
     LUT5:I0->O            1   0.203   0.000  DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_lut<0> (DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<0> (DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<1> (DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<2> (DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<3> (DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O          26   0.019   1.207  DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<4> (DEBOUNCE_CENTB/Mcompar_counter[31]_GND_6_o_LessThan_2_o_cy<4>)
     LUT2:I1->O            1   0.205   0.000  DEBOUNCE_CENTB/Mcount_counter_lut<0> (DEBOUNCE_CENTB/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<0> (DEBOUNCE_CENTB/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<1> (DEBOUNCE_CENTB/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<2> (DEBOUNCE_CENTB/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<3> (DEBOUNCE_CENTB/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<4> (DEBOUNCE_CENTB/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<5> (DEBOUNCE_CENTB/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<6> (DEBOUNCE_CENTB/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<7> (DEBOUNCE_CENTB/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<8> (DEBOUNCE_CENTB/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<9> (DEBOUNCE_CENTB/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<10> (DEBOUNCE_CENTB/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<11> (DEBOUNCE_CENTB/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<12> (DEBOUNCE_CENTB/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<13> (DEBOUNCE_CENTB/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<14> (DEBOUNCE_CENTB/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<15> (DEBOUNCE_CENTB/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<16> (DEBOUNCE_CENTB/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<17> (DEBOUNCE_CENTB/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<18> (DEBOUNCE_CENTB/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<19> (DEBOUNCE_CENTB/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<20> (DEBOUNCE_CENTB/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<21> (DEBOUNCE_CENTB/Mcount_counter_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  DEBOUNCE_CENTB/Mcount_counter_cy<22> (DEBOUNCE_CENTB/Mcount_counter_cy<22>)
     XORCY:CI->O           1   0.180   0.000  DEBOUNCE_CENTB/Mcount_counter_xor<23> (DEBOUNCE_CENTB/Mcount_counter23)
     FDR:D                     0.102          DEBOUNCE_CENTB/counter_23
    ----------------------------------------
    Total                      4.177ns (1.975ns logic, 2.202ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'unbuf_clk'
  Total number of paths / destination ports: 18 / 4
-------------------------------------------------------------------------
Offset:              3.794ns (Levels of Logic = 4)
  Source:            switch<7> (PAD)
  Destination:       FSM/in_0 (FF)
  Destination Clock: unbuf_clk rising

  Data Path: switch<7> to FSM/in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.077  switch_7_IBUF (switch_7_IBUF)
     LUT6:I2->O            1   0.203   0.000  FSM/Mmux_head[2]_switch[7]_Mux_7_o_3 (FSM/Mmux_head[2]_switch[7]_Mux_7_o_3)
     MUXF7:I1->O           2   0.140   0.845  FSM/Mmux_head[2]_switch[7]_Mux_7_o_2_f7 (FSM/head[2]_switch[7]_Mux_7_o)
     LUT4:I1->O            1   0.205   0.000  FSM/in_0_rstpot1 (FSM/in_0_rstpot1)
     FD:D                      0.102          FSM/in_0
    ----------------------------------------
    Total                      3.794ns (1.872ns logic, 1.922ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'unbuf_clk'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              4.632ns (Levels of Logic = 2)
  Source:            FSM/equal (FF)
  Destination:       led<7> (PAD)
  Source Clock:      unbuf_clk rising

  Data Path: FSM/equal to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.830  FSM/equal (FSM/equal)
     LUT3:I2->O            1   0.205   0.579  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      4.632ns (3.223ns logic, 1.409ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.635ns (Levels of Logic = 3)
  Source:            switch<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: switch<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.058  switch_7_IBUF (switch_7_IBUF)
     LUT3:I0->O            1   0.205   0.579  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.635ns (3.998ns logic, 1.637ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DEBOUNCE_CENTB/debounced
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
DEBOUNCE_CENTB/debounced|    2.163|         |         |         |
unbuf_clk               |    3.578|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock unbuf_clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
DEBOUNCE_CENTB/debounced|    3.608|         |         |         |
unbuf_clk               |    4.177|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.39 secs
 
--> 

Total memory usage is 194804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    2 (   0 filtered)

