{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580526752086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580526752088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 11:12:31 2020 " "Processing started: Sat Feb 01 11:12:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580526752088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580526752088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coder_fast -c coder_fast " "Command: quartus_map --read_settings_files=on --write_settings_files=off coder_fast -c coder_fast" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580526752088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1580526752586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/tables.v 1 1 " "Found 1 design units, including 1 entities, in source file code/tables.v" { { "Info" "ISGN_ENTITY_NAME" "1 tables " "Found entity 1: tables" {  } { { "code/tables.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/tables.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/find_highest_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/find_highest_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_highest_bit " "Found entity 1: find_highest_bit" {  } { { "code/find_highest_bit.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/find_highest_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "code/testbench.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752688 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit mq_coder.v(6) " "Verilog HDL Declaration warning at mq_coder.v(6): \"bit\" is SystemVerilog-2005 keyword" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1580526752698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mq_coder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/mq_coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 mq_coder " "Found entity 1: mq_coder" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/bit_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/bit_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_fifo " "Found entity 1: bit_fifo" {  } { { "ipcore/bit_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/ipcore/bit_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/cx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/cx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cx_fifo " "Found entity 1: cx_fifo" {  } { { "ipcore/cx_fifo.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/ipcore/cx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/code_queue_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file code/code_queue_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_queue_tb " "Found entity 1: code_queue_tb" {  } { { "code/code_queue_tb.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/code_queue_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/code_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file code/code_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_queue " "Found entity 1: code_queue" {  } { { "code/code_queue.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/code_queue.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580526752735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580526752735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mq_coder " "Elaborating entity \"mq_coder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580526752882 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "step_next mq_coder.v(71) " "Verilog HDL Always Construct warning at mq_coder.v(71): inferring latch(es) for variable \"step_next\", which holds its previous value in one or more paths through the always construct" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1580526752886 "|mq_coder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 8 mq_coder.v(126) " "Verilog HDL assignment warning at mq_coder.v(126): truncated value with size 28 to match size of target (8)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580526752886 "|mq_coder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.UPDATE mq_coder.v(71) " "Inferred latch for \"step_next.UPDATE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580526752886 "|mq_coder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step_next.IDLE mq_coder.v(71) " "Inferred latch for \"step_next.IDLE\" at mq_coder.v(71)" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1580526752886 "|mq_coder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_highest_bit find_highest_bit:find_highest_bit_inst1 " "Elaborating entity \"find_highest_bit\" for hierarchy \"find_highest_bit:find_highest_bit_inst1\"" {  } { { "code/mq_coder.v" "find_highest_bit_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580526752889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tables tables:tables_inst1 " "Elaborating entity \"tables\" for hierarchy \"tables:tables_inst1\"" {  } { { "code/mq_coder.v" "tables_inst1" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580526752893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580526754465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/mq_coder.v" "" { Text "C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/coder_fast/code/mq_coder.v" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580526756753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580526756753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580526760973 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580526761312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580526761312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1052 " "Implemented 1052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580526761538 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580526761538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1034 " "Implemented 1034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580526761538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580526761538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580526761580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 11:12:41 2020 " "Processing ended: Sat Feb 01 11:12:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580526761580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580526761580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580526761580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580526761580 ""}
