;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -704, <-20
	ADD 270, 60
	MOV -7, <20
	ADD 270, 60
	SUB @197, 106
	SUB @127, 106
	ADD <-30, 9
	MOV -7, <-27
	ADD <-30, 9
	SUB @0, @0
	SUB @0, @2
	CMP #72, @200
	JMP 12, <10
	SUB @500, @2
	SUB @121, 103
	JMN -1, @-20
	CMP @0, @2
	SUB 12, @10
	ADD 270, 60
	SLT -1, <-20
	SUB @0, @2
	DAT <-30, #9
	JMP @72, #200
	JMP 0, <2
	DJN 0, <332
	DJN 0, <332
	SLT #270, <1
	SLT #270, <1
	JMP @72, #200
	JMP @72, #200
	SLT 210, 81
	DJN 12, <10
	JMP <121, 103
	SUB @0, @2
	SUB 700, 600
	DAT #-601, #-18
	SPL -700, -600
	SPL -700, -601
	SPL <-700, -610
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 270, 60
	MOV -1, <-20
	SLT <300, 90
	CMP -207, <-120
