read_verilog ../../common/add_sub.v
proc
write_ilang result.out
design -reset
read_ilang result.out
