
<html><head><title>Updating Verilog-A Modules</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-09-18" />
<meta name="CreateTime" content="1568827683" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the analog and mixed-signal aspects of the Cadence Verilog-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems." />
<meta name="DocTitle" content="Cadence Verilog-AMS Language Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Updating Verilog-A Modules" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.1" />
<meta name="Keyword" content="verilogamsref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-18" />
<meta name="ModifiedTime" content="1568827683" />
<meta name="NextFile" content="glossary.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="appF.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence Verilog-AMS Language Reference -- Updating Verilog-A Modules" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="verilogamsref1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verilogamsrefTOC.html">Contents</a></li><li><a class="prev" href="appF.html" title="Unsupported Elements of Verilog-AMS">Unsupported Elements of Verilo ...</a></li><li style="float: right;"><a class="viewPrint" href="verilogamsref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="glossary.html" title="Glossary">Glossary</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence Verilog-AMS Language Reference<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>F
<a id="pgfId-1034420"></a></h1>
<h1>
<a id="pgfId-1034422"></a><hr />
Updating Verilog-A Modules<hr />
</h1>

<p>
<a id="pgfId-1034686"></a>The Verilog<sup>&#174;</sup>-A language is a subset of Verilog-AMS, but some of the language elements in that subset have changed since Verilog-A was released by itself. As a consequence, you might need to revise your Verilog-A modules before using them as Verilog-AMS modules. The following table highlights the differences.</p>

<p>
<a id="pgfId-1036049"></a><a id="33347"></a></p>
<table class="webflareTable" id="#id1034424">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1034426">
<a id="pgfId-1034426"></a>Feature</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1034428">
<a id="pgfId-1034428"></a>Independent
Verilog-A</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1034430">
<a id="pgfId-1034430"></a>Verilog-AMS</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1034432">
<a id="pgfId-1034432"></a>Change type</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034434"></a>Analog time</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034436"></a><code>$realtime</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034438"></a><code>$abstime</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034440"></a>new</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034482"></a>Empty discipline</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034484"></a>Predefined as type <code>wire</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034486"></a>Type not defined</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034488"></a>default definition</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034490"></a>Implicit nodes</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034492"></a>&#8217;default_nodetype discipline_identifier<br />default: <code>wire</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034494"></a>default type: empty discipline, no domain type</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034496"></a>default definition</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034498"></a><code>initial_step</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034500"></a>Default = <code>TRAN</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034502"></a>Default = <code>ALL</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034504"></a>default definition</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034506"></a><code>final_step</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034508"></a>Default = <code>TRAN</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034510"></a>Default = <code>ALL</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034512"></a>default definition</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034522"></a><code>$realtime</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034524"></a><code>$realtime</code>:<br />timescale =1 sec</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034526"></a><code>$realtime</code>:<br />timescale= <code>&#8217;timescale</code> def=1n. See <code>$abstime</code> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034528"></a>definition</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034538"></a>Discontinuity function</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034540"></a><code>discontinuity(</code><span class="webflare-courier-new" style="white-space:pre"><em>x</em></span><code>)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034542"></a><code>$discontinuity(</code><span class="webflare-courier-new" style="white-space:pre"><em>x</em></span><code>)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034544"></a>syntax</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034546"></a>Limiting exponential function</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034548"></a><code>$limexp(</code><span class="webflare-courier-new" style="white-space:pre"><em>expression</em></span><code>)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034550"></a><code>limexp(</code><span class="webflare-courier-new" style="white-space:pre"><em>expression</em></span><code>)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034552"></a>syntax</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034554"></a>Port branch access</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034556"></a><code>I(</code><span class="webflare-courier-new" style="white-space:pre"><em>a</em></span>,<span class="webflare-courier-new" style="white-space:pre"><em>a</em></span><code>)</code></p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1035451"></a>Cadence<sup>&#174;</sup> Verilog-A supports only this form.</div>

</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034558"></a><code>I(&lt;</code><span class="webflare-courier-new" style="white-space:pre"><em>a</em></span><code>&gt;)</code></p>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1035448"></a>This form is <em>not</em> supported in Cadence Verilog-A.</div>

</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034560"></a>syntax</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034562"></a>Timestep control (maximum stepsize)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034564"></a><code>bound_step(</code><span class="webflare-courier-new" style="white-space:pre"><em>const_<br />expression</em></span>)</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034566"></a><code>$bound_step(</code><span class="webflare-courier-new" style="white-space:pre"><em>expr</em></span><code>)</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034568"></a>syntax</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034570"></a>Continuous waveform delay</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034572"></a><code>delay()</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034574"></a><code>absdelay()</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034576"></a>syntax</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034578"></a>User-defined analog functions</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034580"></a>Function</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034582"></a>Analog function</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034584"></a>syntax</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034586"></a>Discipline domain</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034588"></a>N/A, assumed continuous</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034590"></a>Now continuous (default) and discrete</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034592"></a>Extension</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034618"></a>Time tolerance on timer functions</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034620"></a>N/A</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034622"></a>Supports additional time tolerance argument for <code>timer()</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034624"></a>Extension</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034626"></a>Time tolerance on transition filter</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034628"></a>N/A</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034630"></a>Supports additional time tolerance argument for <code>transition()</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034632"></a>Extension</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034634"></a>&#8217;default_nodetype</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034636"></a><code>&#8217;default_nodetype</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034638"></a><code>&#8217;default_discipline</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034640"></a>Obsolete</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034650"></a>Generate statement</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034652"></a><code>generate</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034654"></a>N/A</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034656"></a>Obsolete</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034658"></a>Null statement</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034660"></a><code>;</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034662"></a>Limited to <code>case</code>, <code>conditional</code>, and <code>event</code> statements</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1034664"></a>Obsolete</p>
</td>
</tr>
</tbody></table>
<h2>
<a id="pgfId-1034825"></a>Suggestions for Updating Models</h2>

<p>
<a id="pgfId-1035403"></a>The remainder of this appendix describes some of these changes in greater detail and suggests ways of modifying your existing Verilog-A models so that they work in version 4.4.6 of Verilog-A and in version 1.0 of Verilog-AMS. The changes recommended here might not work with 4.4.5 or earlier versions of Verilog-A.</p>

<h3>
<a id="pgfId-1035398"></a>Current Probes</h3>

<p>
<a id="pgfId-1034827"></a>OVI Verilog-A 1.0 syntax for a current probe is <code>I(a,a)</code>. OVI Verilog-AMS 2.0 changes this to <code>I(&lt;a&gt;)</code>.</p>
<p>
<a id="pgfId-1034828"></a><strong>Suggested change</strong>: Put <code>I(&lt;a&gt;)</code> inside an <code>`ifdef __VAMS_ENABLE__</code>, which makes the syntax effective only for Verilog-AMS. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034831"></a>iin_val = I(vin,vin);</pre>

<p>
<a id="pgfId-1034832"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034834"></a>`ifdef __VAMS_ENABLE__ 
&#160;&#160;&#160;&#160;iin_val = I(&lt;vin&gt;);   
`else       
&#160;&#160;&#160;&#160;iin_val = I(vin,vin);   <br />`endif</pre>

<p>
<a id="pgfId-1034833"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034835"></a>Analog Functions</h3>

<p>
<a id="pgfId-1034837"></a>OVI Verilog-A 1.0 declaration of an analog function is</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035080"></a><code>function </code><code><em>name</em></code><code>;</code> </pre>

<p>
<a id="pgfId-1035081"></a>OVI Verilog-AMS 2.0 uses the syntax </p>

<pre class="webflare-courier-new">
<a id="pgfId-1035085"></a><code>analog function </code><code><em>name</em></code><code>;</code></pre>

<p>
<a id="pgfId-1034838"></a><strong>Suggested change:</strong> Prefix all function declarations by the word <code>analog</code>. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034840"></a>function real foo;</pre>

<p>
<a id="pgfId-1034842"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035096"></a>analog function real foo;</pre>

<p>
<a id="pgfId-1034843"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034848"></a>NULL Statements</h3>

<p>
<a id="pgfId-1034850"></a>OVI Verilog-A 1.0 allows <code>NULL</code> statements to be used anywhere in an analog block. OVI Verilog-AMS 2.0 allows NULL statements to be used only after <code>case</code> statements or event control statements.</p>
<p>
<a id="pgfId-1034851"></a><strong>Suggested change:</strong></p>
<p>
<a id="pgfId-1034852"></a>Remove illegal NULL statements. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034854"></a>begin<br />end;</pre>

<p>
<a id="pgfId-1034855"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034856"></a>begin<br />end</pre>

<p>
<a id="pgfId-1034857"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034858"></a>inf Used as a Number</h3>

<p>
<a id="pgfId-1034860"></a>Spectre Verilog-A allows <code>&#39;inf</code> to be used as a number. OVI Verilog-AMS 2.0 allows <code>&#39;inf</code> to be used only on ranges.</p>
<p>
<a id="pgfId-1034861"></a><strong>Suggested change:</strong></p>
<p>
<a id="pgfId-1034862"></a>Change all illegal references to <code>&#39;inf</code> to a large number such as 1M. For example, change;</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034864"></a>parameter real points_per_cycle = inf from [6:inf];</pre>

<p>
<a id="pgfId-1035264"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035270"></a>parameter real points_per_cycle = 1M from [6:inf];</pre>

<p>
<a id="pgfId-1034865"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034866"></a>Changing Delay to Absdelay</h3>

<p>
<a id="pgfId-1034868"></a>OVI Verilog-A 1.0 uses <code>delay</code> as the analog delay operator but OVI Verilog-AMS 2.0 uses <code>absdelay</code>.</p>
<p>
<a id="pgfId-1034869"></a><strong>Suggested change: </strong>Change <code>delay</code> to <code>absdelay</code>. This change usually leads to faster, better results.</p>
<p>
<a id="pgfId-1034871"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034876"></a>Changing $realtime to $abstime</h3>

<p>
<a id="pgfId-1034878"></a>OVI Verilog-A 1.0 uses <code>$realtime</code> as absolute time but OVI Verilog-AMS 2.0 uses <code>$abstime</code>.</p>
<p>
<a id="pgfId-1034879"></a><strong>Suggested change: </strong>Change <code>$realtime</code> to <code>$abstime</code>.</p>
<p>
<a id="pgfId-1034881"></a><strong>Verilog-A warning:</strong> Yes</p>

<h3>
<a id="pgfId-1034882"></a>Changing bound_step to $bound_step</h3>

<p>
<a id="pgfId-1034884"></a>OVI Verilog-A 1.0 uses <code>bound_step</code> for step bounding but OVI Verilog-AMS 2.0 uses <code>$bound_step</code>.</p>
<p>
<a id="pgfId-1034885"></a><strong>Suggested change: </strong>Change <code>bound_step</code> to <code>$bound_step</code>.</p>
<p>
<a id="pgfId-1034887"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034888"></a>Changing Array Specifications</h3>

<p>
<a id="pgfId-1034890"></a>OVI Verilog-A 1.0 uses <code>[]</code> to specify arrays but OVI Verilog-AMS 2.0 uses <code>{}</code>.</p>
<p>
<a id="pgfId-1034891"></a><strong>Suggested change: </strong>Change <code>[]</code> to <code>{}</code>. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034894"></a>svcvs #(.poles([-2*`PI*bw,0])) output_filter</pre>

<p>
<a id="pgfId-1035295"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035297"></a>svcvs #(.poles({-2*`PI*bw,0})) output_filter</pre>

<p>
<a id="pgfId-1034895"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034900"></a>Chained Assignments Made Illegal</h3>

<p>
<a id="pgfId-1034902"></a>Spectre-Verilog-A allows chained assignments, such as <code>x=y=z</code>, but OVI Verilog-AMS 2.0 makes this illegal.</p>
<p>
<a id="pgfId-1034903"></a><strong>Suggested change: </strong>Break chain assignments into single assignments. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034906"></a>x=y=z;</pre>

<p>
<a id="pgfId-1035309"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035311"></a>y = z; x = y;</pre>

<p>
<a id="pgfId-1034907"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034909"></a>Real Argument Not Supported as Direction Argument</h3>

<p>
<a id="pgfId-1034911"></a>Spectre-Verilog-A allows real numbers to be used for the arguments of <code>@cross</code> and <code>last_crossing</code> but OVI Verilog-AMS 2.0 makes this illegal.</p>
<p>
<a id="pgfId-1034912"></a><strong>Suggested change: </strong>Change the real numbers to integers. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034915"></a>@(cross(V(in),1.0) begin</pre>

<p>
<a id="pgfId-1035323"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035325"></a>@(cross(V(in),1) begin</pre>

<p>
<a id="pgfId-1034916"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034917"></a>$limexp Changed to limexp</h3>

<p>
<a id="pgfId-1034919"></a>OVI Verilog-A 1.0 uses <code>$limexp</code>, but OVI Verilog-AMS 2.0 uses <code>limexp</code>.</p>
<p>
<a id="pgfId-1034920"></a><strong>Suggested change: </strong>Change <code>$limexp</code> to <code>limexp</code>. For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034923"></a>I(vp,vn) &lt;+ is * ($limexp(vacross/$vt) - 1);</pre>

<p>
<a id="pgfId-1035333"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035335"></a>I(vp,vn) &lt;+ is * (limexp(vacross/$vt) - 1);</pre>

<p>
<a id="pgfId-1034924"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034929"></a>&#39;if &#39;MACRO is Not Allowed</h3>

<p>
<a id="pgfId-1034931"></a>Spectre-Verilog-A allows users to type <code>&#39;if &#39;</code><span class="webflare-courier-new" style="white-space:pre"><em>MACRO</em></span>, but OVI Verilog-AMS 2.0, 1.0 and 1364 say this is illegal.</p>
<p>
<a id="pgfId-1034932"></a><strong>Suggested change:</strong> Change <code>&#39;if &#39;</code><span class="webflare-courier-new" style="white-space:pre"><em>MACRO</em></span> to <code>&#39;if </code><span class="webflare-courier-new" style="white-space:pre"><em>MACRO</em></span> (Do not use the tick mark for the macro). For example, change</p>

<pre class="webflare-courier-new">
<a id="pgfId-1034935"></a>`ifdef `CHECK_BACK_SURFACE</pre>

<p>
<a id="pgfId-1035359"></a>to</p>

<pre class="webflare-courier-new">
<a id="pgfId-1035361"></a>`ifdef CHECK_BACK_SURFACE</pre>

<p>
<a id="pgfId-1034936"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034937"></a>$warning is Not Allowed</h3>

<p>
<a id="pgfId-1034939"></a>Spectre-Verilog-A supports <code>$warning</code>, but OVI Verilog-AMS 2.0, 1.0 and 1364 do not support this as a standard built-in function.</p>
<p>
<a id="pgfId-1034940"></a><strong>Suggested change: </strong>Change <code>$warning</code> to <code>$strobe</code>.</p>
<p>
<a id="pgfId-1034942"></a><strong>Verilog-A warning:</strong> None</p>

<h3>
<a id="pgfId-1034944"></a>discontinuity Changed to $discontinuity</h3>

<p>
<a id="pgfId-1035050"></a>OVI Verilog-A 1.0 uses <code>discontinuity</code>, but OVI Verilog-AMS 2.0 uses <code>$discontinuity</code>.</p>
<p>
<a id="pgfId-1034946"></a><strong>Suggested change:</strong> Change <code>discontinuity</code> to <code>$discontinuity</code>.</p>
<p>
<a id="pgfId-1034948"></a><strong>Verilog-A warning:</strong> None</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appF.html" id="prev" title="Unsupported Elements of Verilog-AMS">Unsupported Elements of Verilo ...</a></em></b><b><em><a href="glossary.html" id="nex" title="Glossary">Glossary</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>