# VBlank/NMI Timing System - Architectural Review

**Date:** 2025-10-09
**Reviewer:** Claude Code (Senior Code Reviewer)
**Context:** VBlank wait loop tests failing after removing legacy `refreshPpuNmiLevel()` function
**Test Status:** 957/967 tests passing (10 VBlank-related failures)

---

## Executive Summary

### Critical Issues Found

1. **DUPLICATE STATE UPDATES**: `ppu.status.vblank` is set in two places (Ppu.zig:147 + VBlankLedger)
2. **ORPHANED LEGACY FIELD**: `ppu_nmi_active` field still exists but is NEVER read
3. **DOCUMENTATION CONTRADICTS CODE**: Comments say "don't call refreshPpuNmiLevel()" but field remains
4. **TIMING QUERY HAPPENS TOO LATE**: NMI line queried AFTER clock advance, not BEFORE
5. **MISSING TEST LEDGER UPDATES**: Tests manually set flags without updating ledger

### Root Cause of Test Failures

Tests are failing because `$2002` reads are **not being recorded in the VBlankLedger** during instruction execution. The ledger update happens in `BusRouting.busRead()` (line 27), but tests that manually tick CPU bypass this path.

---

## Part 1: Complete VBlank/NMI Signal Flow

### ASCII Architectural Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         MASTER CLOCK (MasterClock.zig)                  â”‚
â”‚  Single source of truth: ppu_cycles counter                              â”‚
â”‚  Advances BEFORE components process (nextTimingStep)                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
             â”‚
             â”‚ tick() advances clock, then calls components
             â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EMULATION STATE (State.zig)                          â”‚
â”‚                                                                           â”‚
â”‚  1. nextTimingStep() â†’ Advance clock by 1-2 cycles (odd frame skip)     â”‚
â”‚  2. stepPpuCycle() â†’ Execute PPU at current scanline/dot                â”‚
â”‚  3. applyPpuCycleResult() â†’ Process PPU events (VBlank set/clear)       â”‚
â”‚  4. stepCpuCycle() â†’ Execute CPU if isCpuTick() is true                 â”‚
â”‚                                                                           â”‚
â”‚  State fields:                                                           â”‚
â”‚    - ppu_nmi_active: bool [ORPHANED - NEVER READ]                       â”‚
â”‚    - vblank_ledger: VBlankLedger [SINGLE SOURCE OF TRUTH]               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                                     â”‚
         â”‚ PPU path                            â”‚ CPU path
         â–¼                                     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   PPU (Ppu.zig)      â”‚           â”‚  CPU EXECUTION (execution.zig)    â”‚
â”‚                      â”‚           â”‚                                   â”‚
â”‚ Line 142-149:        â”‚           â”‚ Line 76-84: QUERY NMI LINE       â”‚
â”‚   if (scanline==241  â”‚           â”‚   nmi_line = ledger.              â”‚
â”‚       && dot==1)     â”‚           â”‚     shouldAssertNmiLine(...)      â”‚
â”‚     status.vblank=1  â”‚           â”‚   cpu.nmi_line = nmi_line         â”‚
â”‚     flags.nmi_signal â”‚           â”‚                                   â”‚
â”‚       = true         â”‚           â”‚ Line 138: CHECK INTERRUPTS        â”‚
â”‚                      â”‚           â”‚   if (nmi_line && !prev_nmi)      â”‚
â”‚ Line 153-161:        â”‚           â”‚     pending_interrupt = .nmi      â”‚
â”‚   if (scanline==261  â”‚           â”‚                                   â”‚
â”‚       && dot==1)     â”‚           â”‚ Line 192-199: ACK NMI             â”‚
â”‚     status.vblank=0  â”‚           â”‚   if (was_nmi)                    â”‚
â”‚     flags.vblank_    â”‚           â”‚     ledger.acknowledgeCpu()       â”‚
â”‚       clear = true   â”‚           â”‚                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚                                    â–²
           â”‚ Returns TickFlags                  â”‚ Reads via busRead()
           â–¼                                    â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              APPLY PPU CYCLE RESULT (State.zig:442-473)              â”‚
â”‚                                                                        â”‚
â”‚  Line 459-465: VBlank SET                                             â”‚
â”‚    if (result.nmi_signal)                                             â”‚
â”‚      ledger.recordVBlankSet(clock.ppu_cycles, ppu.ctrl.nmi_enable)   â”‚
â”‚                                                                        â”‚
â”‚  Line 467-472: VBlank CLEAR                                           â”‚
â”‚    if (result.vblank_clear)                                           â”‚
â”‚      ledger.recordVBlankSpanEnd(clock.ppu_cycles)                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â”‚ Events recorded in ledger
           â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              VBLANK LEDGER (VBlankLedger.zig)                         â”‚
â”‚                                                                        â”‚
â”‚  State:                                                                â”‚
â”‚    span_active: bool         [VBlank window: 241.1 â†’ 261.1]          â”‚
â”‚    nmi_edge_pending: bool    [Latched NMI waiting for CPU ack]       â”‚
â”‚                                                                        â”‚
â”‚  Timestamps (PPU cycles):                                              â”‚
â”‚    last_set_cycle            [Scanline 241 dot 1]                     â”‚
â”‚    last_clear_cycle          [Scanline 261 dot 1 OR $2002 read]       â”‚
â”‚    last_status_read_cycle    [$2002 read timestamp]                   â”‚
â”‚    last_ctrl_toggle_cycle    [PPUCTRL write timestamp]                â”‚
â”‚    last_cpu_ack_cycle        [NMI acknowledged by CPU]                â”‚
â”‚                                                                        â”‚
â”‚  Core Logic:                                                           â”‚
â”‚    recordVBlankSet() â†’ Sets span_active, checks for edge              â”‚
â”‚    recordVBlankSpanEnd() â†’ Clears span_active                         â”‚
â”‚    recordStatusRead() â†’ Records $2002 read timestamp                  â”‚
â”‚    recordCtrlToggle() â†’ Detects 0â†’1 transition during VBlank          â”‚
â”‚    shouldAssertNmiLine() â†’ Query if NMI line should be HIGH           â”‚
â”‚    acknowledgeCpu() â†’ Clears nmi_edge_pending                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â–²
           â”‚ Called from bus routing
           â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              BUS ROUTING (routing.zig)                                 â”‚
â”‚                                                                        â”‚
â”‚  busRead() Line 20-33: $2002 (PPUSTATUS) read                         â”‚
â”‚    1. PpuLogic.readRegister() â†’ Clears ppu.status.vblank              â”‚
â”‚    2. ledger.recordStatusRead() â†’ Records timestamp                   â”‚
â”‚                                                                        â”‚
â”‚  busWrite() Line 271-286: $2000 (PPUCTRL) write                       â”‚
â”‚    1. Capture old_nmi_enabled BEFORE write                            â”‚
â”‚    2. BusRouting.busWrite() â†’ Updates ppu.ctrl                        â”‚
â”‚    3. ledger.recordCtrlToggle() â†’ Detects 0â†’1 edge                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â–²
           â”‚ Called by CPU instruction execution
           â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              PPU REGISTER LOGIC (registers.zig)                        â”‚
â”‚                                                                        â”‚
â”‚  readRegister() Line 31-49: $2002 side effects                        â”‚
â”‚    1. Capture status byte with open bus bits                          â”‚
â”‚    2. state.status.vblank = false   [CLEARS READABLE FLAG]            â”‚
â”‚    3. state.internal.resetToggle()  [Reset w latch]                   â”‚
â”‚    4. state.open_bus.write(value)   [Update open bus]                 â”‚
â”‚                                                                        â”‚
â”‚  NOTE: Does NOT touch ledger - that's done in BusRouting              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Execution Order in tick()

```
1. nextTimingStep()
   - Capture current scanline/dot BEFORE advancing
   - Advance clock by 1 (or 2 if odd frame skip)
   - Return TimingStep with pre-advance position

2. stepPpuCycle(POST-advance scanline, POST-advance dot)
   - Execute PPU at NEW position
   - Check if (scanline==241 && dot==1) â†’ set vblank flag + nmi_signal
   - Check if (scanline==261 && dot==1) â†’ clear vblank flag + vblank_clear
   - Return TickFlags

3. applyPpuCycleResult(result)
   - if (result.nmi_signal) â†’ ledger.recordVBlankSet()
   - if (result.vblank_clear) â†’ ledger.recordVBlankSpanEnd()

4. if (step.cpu_tick) â†’ stepCpuCycle()
   - Query ledger: nmi_line = ledger.shouldAssertNmiLine()
   - Set cpu.nmi_line = nmi_line
   - Execute CPU microstep
   - if (was_nmi) â†’ ledger.acknowledgeCpu()
```

---

## Part 2: Architectural Issues

### 2.1 CRITICAL: Duplicate VBlank Flag Updates

**Location:** `ppu.status.vblank` is written in TWO places

**Source 1:** `src/emulation/Ppu.zig:147`
```zig
if (scanline == 241 and dot == 1) {
    if (!state.status.vblank) { // Only set if not already set
        state.status.vblank = true;  // â† FIRST WRITE
        flags.nmi_signal = true;
    }
}
```

**Source 2:** Via `VBlankLedger.recordVBlankSet()` (implied by ledger name)
- **WAIT**: Ledger doesn't actually SET the flag - it only records timestamp!
- **CORRECTION**: This is NOT duplication - ledger is separate tracking

**Verdict:** FALSE ALARM - Ledger and readable flag are intentionally separate

### 2.2 HIGH PRIORITY: Orphaned Legacy Field

**Location:** `src/emulation/State.zig:88`

```zig
/// Latched PPU NMI level (asserted while VBlank active and enabled)
ppu_nmi_active: bool = false,
```

**Evidence it's orphaned:**
```bash
$ grep -r "ppu_nmi_active" src/
src/emulation/State.zig:88:    ppu_nmi_active: bool = false,
src/emulation/State.zig:217:        self.ppu_nmi_active = false,
```

**Analysis:**
- Declared but NEVER READ anywhere in codebase
- Only written on `reset()` to false
- Was part of legacy `refreshPpuNmiLevel()` function (now removed)
- Comment at line 88 is now INCORRECT - this is not "latched NMI level"

**Impact:** Confuses future developers, suggests dual sources of truth

**Recommendation:** DELETE this field entirely

### 2.3 HIGH PRIORITY: Obsolete Comment in BusRouting

**Location:** `src/emulation/bus/routing.zig:98`

```zig
// NOTE: Caller must call refreshPpuNmiLevel() when reg == 0x00
// Writing to $2000 (PPUCTRL) can change nmi_enable, which affects NMI generation
// We return the register index so the caller can handle this
```

**Problem:** This comment refers to `refreshPpuNmiLevel()` which was REMOVED

**Current behavior:**
- `State.busWrite()` already handles PPUCTRL writes correctly (line 271-286)
- Captures old/new NMI enable state
- Calls `ledger.recordCtrlToggle()`
- Does NOT need any "caller" to do anything

**Recommendation:** Update comment to:
```zig
// NOTE: PPUCTRL writes are handled by caller (State.busWrite)
// which records NMI enable toggles in VBlankLedger
```

### 2.4 MEDIUM: NMI Line Query Timing

**Location:** `src/emulation/cpu/execution.zig:76-84`

```zig
pub fn stepCycle(state: anytype) CpuCycleResult {
    // Query VBlankLedger for NMI line state (single source of truth)
    const nmi_line = state.vblank_ledger.shouldAssertNmiLine(
        state.clock.ppu_cycles,  // â† CURRENT cycle (POST-advance)
        state.ppu.ctrl.nmi_enable,
        state.ppu.status.vblank,
    );
    state.cpu.nmi_line = nmi_line;
```

**Current Flow:**
1. `tick()` calls `nextTimingStep()` â†’ clock advances
2. `tick()` calls `stepPpuCycle()` â†’ PPU executes at NEW position
3. `tick()` calls `applyPpuCycleResult()` â†’ Ledger updated
4. `tick()` calls `stepCpuCycle()` â†’ Queries ledger at NEW position

**Issue:** CPU queries ledger AFTER clock has advanced

**Example scenario:**
- Clock at cycle 82,180 (scanline 241, dot 0)
- `nextTimingStep()` advances to 82,181 (scanline 241, dot 1)
- PPU sets VBlank flag and calls `ledger.recordVBlankSet(82181, nmi_enabled)`
- CPU queries `shouldAssertNmiLine(82181, ...)` - sees NEW state

**Is this correct?**
- **YES**: CPU should see NMI line state at the CURRENT cycle
- Hardware: NMI line changes are visible immediately
- CPU checks interrupts at START of instruction fetch

**Verdict:** Current behavior is CORRECT

### 2.5 LOW: VBlank Span vs Readable Flag Confusion

**Ledger has TWO concepts:**

1. **VBlank Span** (`span_active`): True between 241.1 and 261.1
2. **Readable Flag** (`ppu.status.vblank`): Cleared by $2002 reads

**Current behavior:**
- `recordVBlankSet()` sets `span_active = true`
- `recordVBlankSpanEnd()` sets `span_active = false`
- `recordStatusRead()` does NOT clear `span_active`

**This is correct!** Reading $2002:
- Clears READABLE flag (`ppu.status.vblank`)
- Does NOT clear SPAN state (still in VBlank period)
- Does NOT clear latched NMI (`nmi_edge_pending`)

**But:** `recordVBlankClear()` function exists but is NEVER CALLED

```zig
// Line 71-74 in VBlankLedger.zig
pub fn recordVBlankClear(self: *VBlankLedger, cycle: u64) void {
    // Note: Clearing the readable flag does NOT clear pending NMI edge
    self.last_clear_cycle = cycle;
}
```

**Recommendation:** Either use this function when $2002 is read, or delete it

---

## Part 3: Missing Test Ledger Updates

### 3.1 Problem: Tests Manually Set PPU Flags

**Example:** Many tests do this:
```zig
state.ppu.status.vblank = true;  // Set flag manually
state.ppu.ctrl.nmi_enable = true;
```

**What's missing:**
```zig
state.vblank_ledger.recordVBlankSet(state.clock.ppu_cycles, true);
```

**Impact:** Ledger doesn't know VBlank is active, so `shouldAssertNmiLine()` returns false

### 3.2 Solution: Test Helper Functions

**Recommendation:** Add to `State.zig`:

```zig
/// TEST HELPER: Simulate VBlank flag set with ledger update
/// Use this instead of manually setting ppu.status.vblank
pub fn testSetVBlank(self: *EmulationState) void {
    self.ppu.status.vblank = true;
    const nmi_enabled = self.ppu.ctrl.nmi_enable;
    self.vblank_ledger.recordVBlankSet(self.clock.ppu_cycles, nmi_enabled);
}

/// TEST HELPER: Simulate PPUCTRL write with ledger update
pub fn testSetNmiEnable(self: *EmulationState, enabled: bool) void {
    const old_enabled = self.ppu.ctrl.nmi_enable;
    self.ppu.ctrl.nmi_enable = enabled;
    self.vblank_ledger.recordCtrlToggle(
        self.clock.ppu_cycles,
        old_enabled,
        enabled
    );
}
```

---

## Part 4: Timing Alignment Verification

### 4.1 PPU to CPU Cycle Mapping

**Hardware relationship:**
- 1 CPU cycle = 3 PPU cycles (exact)
- CPU ticks when `ppu_cycles % 3 == 0`

**Implementation:** `MasterClock.isCpuTick()` line 118-120
```zig
pub fn isCpuTick(self: MasterClock) bool {
    return (self.ppu_cycles % 3) == 0;
}
```

**Verified:** âœ… CORRECT

### 4.2 VBlank Set Timing

**Hardware:** VBlank flag sets at scanline 241, dot 1

**Implementation:** `Ppu.zig:142-149`
```zig
if (scanline == 241 and dot == 1) {
    if (!state.status.vblank) {
        state.status.vblank = true;
        flags.nmi_signal = true;
    }
}
```

**Clock position:** 241 Ã— 341 + 1 = 82,181 PPU cycles

**CPU equivalent:** 82,181 / 3 = 27,393.67 â†’ cycle 27,393 (before), 27,394 (after)

**Verified:** âœ… CORRECT - happens at exact hardware timing

### 4.3 VBlank Clear Timing

**Hardware:** VBlank flag clears at scanline 261, dot 1

**Implementation:** `Ppu.zig:153-161`
```zig
if (scanline == 261 and dot == 1) {
    state.status.vblank = false;
    // ... clear other flags
    flags.vblank_clear = true;
}
```

**Clock position:** 261 Ã— 341 + 1 = 89,002 PPU cycles

**Verified:** âœ… CORRECT

### 4.4 Can VBlank Set Multiple Times Per Frame?

**Answer:** NO

**Protection:** `Ppu.zig:143` checks `if (!state.status.vblank)` before setting

**This prevents:**
- Multiple `nmi_signal` events if PPU ticks multiple times at 241.1
- Double-recording in ledger

**Verified:** âœ… CORRECT

### 4.5 Clock Advance Order

**Critical question:** Does clock advance BEFORE or AFTER component execution?

**Answer:** Clock advances BEFORE, components execute at NEW position

**Evidence:** `State.zig:406-411`
```zig
// Compute next timing step and advance clock
const step = self.nextTimingStep();  // â† Clock advances here

// Process PPU at the POST-advance position
var ppu_result = self.stepPpuCycle(self.clock.scanline(), self.clock.dot());
```

**Inside `nextTimingStep()`:** Lines 338-373
```zig
const current_scanline = self.clock.scanline();  // BEFORE advance
const current_dot = self.clock.dot();

self.clock.advance(1);  // â† ADVANCE HAPPENS HERE

// Return PRE-advance position for reference
return .{
    .scanline = current_scanline,
    .dot = current_dot,
    .cpu_tick = self.clock.isCpuTick(),  // â† POST-advance
    .apu_tick = self.clock.isApuTick(),
};
```

**BUT WAIT:** PPU receives POST-advance scanline/dot!

Line 411:
```zig
var ppu_result = self.stepPpuCycle(self.clock.scanline(), self.clock.dot());
                                   ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
                                   These are POST-advance!
```

**Verified:** âœ… CORRECT - This is intentional for frame completion detection

---

## Part 5: Side Effect Analysis

### Functions that Modify VBlank/NMI State

| Function | File | Lines | What It Modifies |
|----------|------|-------|------------------|
| `Ppu.tick()` | Ppu.zig | 142-161 | `ppu.status.vblank` (set/clear) |
| `PpuLogic.readRegister()` | registers.zig | 41 | `ppu.status.vblank = false` |
| `applyPpuCycleResult()` | State.zig | 459-472 | `ledger.recordVBlankSet/SpanEnd()` |
| `busWrite()` | State.zig | 271-286 | `ledger.recordCtrlToggle()` |
| `busRead()` | routing.zig | 27 | `ledger.recordStatusRead()` |
| `stepCycle()` | execution.zig | 79-84, 198 | `cpu.nmi_line`, `ledger.acknowledgeCpu()` |

### Hidden Side Effects

**None found!** All side effects are:
- Documented in function names (`record*`, `apply*`, `set*`)
- Visible at call sites
- Properly sequenced

### Race Conditions

**Potential:** $2002 read on same cycle as VBlank set

**Hardware behavior:** Reading $2002 during cycle VBlank sets suppresses NMI

**Implementation:** `VBlankLedger.shouldNmiEdge()` lines 121-124
```zig
// Race condition check: If $2002 read happened on exact VBlank set cycle,
// NMI may be suppressed (hardware quirk documented on nesdev.org)
const read_on_set = self.last_status_read_cycle == self.last_set_cycle;
if (read_on_set) return false;
```

**Verified:** âœ… CORRECT - Hardware quirk is properly emulated

---

## Part 6: Recommendations

### 6.1 IMMEDIATE: Remove Orphaned Field

**File:** `src/emulation/State.zig`

**Line 88:** DELETE
```zig
ppu_nmi_active: bool = false,
```

**Line 217:** DELETE
```zig
self.ppu_nmi_active = false,
```

**Impact:** Zero - field is never read

### 6.2 IMMEDIATE: Fix Obsolete Comment

**File:** `src/emulation/bus/routing.zig`

**Lines 98-100:** REPLACE with
```zig
// NOTE: PPUCTRL writes handled by State.busWrite() which records
// NMI enable toggles in VBlankLedger for edge detection
```

### 6.3 IMMEDIATE: Add Test Helper Functions

**File:** `src/emulation/State.zig`

**Add after `syncDerivedSignals()`:**
```zig
/// TEST HELPER: Simulate VBlank flag set with ledger coordination
/// Use this in tests instead of manually setting ppu.status.vblank
///
/// This ensures both the readable flag AND the ledger are updated,
/// maintaining consistency between PPU state and NMI edge detection.
///
/// Example:
///   state.testSetVBlank();  // Correct
///   state.ppu.status.vblank = true;  // WRONG - bypasses ledger
pub fn testSetVBlank(self: *EmulationState) void {
    self.ppu.status.vblank = true;
    const nmi_enabled = self.ppu.ctrl.nmi_enable;
    self.vblank_ledger.recordVBlankSet(self.clock.ppu_cycles, nmi_enabled);
}

/// TEST HELPER: Simulate PPUCTRL NMI enable toggle with ledger coordination
pub fn testSetNmiEnable(self: *EmulationState, enabled: bool) void {
    const old_enabled = self.ppu.ctrl.nmi_enable;
    self.ppu.ctrl.nmi_enable = enabled;
    self.vblank_ledger.recordCtrlToggle(
        self.clock.ppu_cycles,
        old_enabled,
        enabled
    );
}

/// TEST HELPER: Simulate $2002 read with side effects
pub fn testReadPpuStatus(self: *EmulationState) u8 {
    const value = self.ppu.status.toByte(self.bus.open_bus);
    self.ppu.status.vblank = false;  // Side effect: clear flag
    self.ppu.internal.resetToggle();
    self.vblank_ledger.recordStatusRead(self.clock.ppu_cycles);
    return value;
}
```

### 6.4 MEDIUM: Clarify Ledger Functions

**File:** `src/emulation/state/VBlankLedger.zig`

**Line 71-74:** Either DELETE `recordVBlankClear()` or USE it

**Option A:** Use it when $2002 is read
```zig
// In routing.zig, line 27
if (reg == 0x02) {
    state.vblank_ledger.recordStatusRead(state.clock.ppu_cycles);
    state.vblank_ledger.recordVBlankClear(state.clock.ppu_cycles);  // NEW
}
```

**Option B:** Delete function (recommended - redundant with recordStatusRead)

### 6.5 LOW: Add Diagnostic Assertions

**File:** `src/emulation/State.zig`

**In `applyPpuCycleResult()`:** Add assertion
```zig
if (result.nmi_signal) {
    // Sanity check: VBlank should not already be in span
    std.debug.assert(!self.vblank_ledger.span_active);

    const nmi_enabled = self.ppu.ctrl.nmi_enable;
    self.vblank_ledger.recordVBlankSet(self.clock.ppu_cycles, nmi_enabled);
}
```

---

## Part 7: Architecture Quality Assessment

### Strengths âœ…

1. **Single Source of Truth**: VBlankLedger is clearly the authoritative NMI state
2. **Clean Separation**: Readable flag (`ppu.status.vblank`) vs latched NMI (`nmi_edge_pending`)
3. **Hardware Accurate**: Timing matches nesdev.org documentation
4. **No Hidden Mutations**: All state changes explicit in function names
5. **Race Condition Handled**: $2002 read suppression implemented correctly
6. **Cycle-Accurate Timestamps**: Every event recorded with master clock cycles

### Weaknesses âš ï¸

1. **Orphaned Legacy Code**: `ppu_nmi_active` field serves no purpose
2. **Obsolete Documentation**: Comments reference removed functions
3. **Test Brittleness**: Tests must manually coordinate flag + ledger updates
4. **Unused Function**: `recordVBlankClear()` is dead code
5. **No Sanity Checks**: Missing assertions for impossible states

### Code Cleanliness: B+

**Deductions:**
- -5%: Orphaned field (`ppu_nmi_active`)
- -5%: Obsolete comments
- -5%: Unused function

**Strengths:**
- +10%: Excellent separation of concerns
- +10%: Hardware-accurate implementation
- +5%: Clear signal flow

---

## Part 8: Test Failure Root Cause

### Why Tests Fail

**Scenario:** Test sets `ppu.status.vblank = true` manually

**What happens:**
1. Test: `state.ppu.status.vblank = true`
2. Test: Execute `LDA $2002` instruction
3. CPU: `busRead(0x2002)` calls `PpuLogic.readRegister()`
4. PPU: Clears `ppu.status.vblank = false`
5. Routing: Calls `ledger.recordStatusRead(current_cycle)`
6. CPU: Queries `ledger.shouldAssertNmiLine()`
7. Ledger: Returns FALSE because `span_active == false`

**The bug:** Ledger never saw `recordVBlankSet()`, so it doesn't know VBlank is active

### Why `shouldAssertNmiLine()` Returns False

**Code:** `VBlankLedger.zig:138-151`
```zig
pub fn shouldAssertNmiLine(...) bool {
    // If edge is pending (latched), NMI line stays asserted
    if (self.shouldNmiEdge(cycle, nmi_enabled)) {
        return true;
    }

    // Otherwise, reflect current level state (readable flags)
    return vblank_flag and nmi_enabled;
}
```

**Step-by-step for failing test:**
1. `shouldNmiEdge()` checks `span_active` â†’ FALSE (ledger never recorded VBlank)
2. Falls through to level check: `vblank_flag and nmi_enabled`
3. BUT `vblank_flag` is already CLEARED by `$2002` read!
4. Returns FALSE â†’ NMI line not asserted

### The Fix

**Tests must use ledger API instead of direct flag manipulation:**

```zig
// BEFORE (wrong):
state.ppu.status.vblank = true;

// AFTER (correct):
state.testSetVBlank();  // Updates both flag AND ledger
```

---

## Part 9: Final Recommendations

### Priority 1: CRITICAL (Do immediately)

1. âœ… **Remove `ppu_nmi_active` field** - orphaned legacy code
2. âœ… **Add test helper functions** - fix test failures
3. âœ… **Update obsolete comments** - prevent future confusion

### Priority 2: HIGH (Next session)

4. âš ï¸ **Delete or use `recordVBlankClear()`** - dead code cleanup
5. âš ï¸ **Add sanity assertions** - catch impossible states
6. âš ï¸ **Update test files** - use new helper functions

### Priority 3: MEDIUM (Future)

7. ğŸ’¡ **Add architecture diagram to docs** - this review's diagram is valuable
8. ğŸ’¡ **Document ledger usage patterns** - when to use which function

### Priority 4: LOW (Nice to have)

9. ğŸ“ **Add more unit tests for ledger** - edge cases
10. ğŸ“ **Performance profiling** - is ledger overhead measurable?

---

## Conclusion

### Overall Assessment: GOOD ARCHITECTURE, MINOR CLEANUP NEEDED

The VBlank/NMI timing system is **fundamentally sound**:
- Clean separation between readable flag and latched NMI
- Hardware-accurate timing with cycle-level precision
- Proper race condition handling
- No duplicate logic (false alarm on dual writes)

**But:** Legacy cleanup incomplete:
- Orphaned field left behind from `refreshPpuNmiLevel()` removal
- Obsolete documentation references deleted function
- Tests not updated to use new ledger-based API

**Root cause of test failures:** Tests bypass ledger by manually setting flags

**Estimated fix time:** 30 minutes (add helpers + update 5-10 tests)

**Risk level:** LOW - changes are additive (new helpers) + deletions (dead code)

---

**END OF REVIEW**
