Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Dec 12 13:20:45 2016
| Host         : DESKTOP-CBA5RBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Fourier_Func_Gen_timing_summary_routed.rpt -rpx Fourier_Func_Gen_timing_summary_routed.rpx
| Design       : Fourier_Func_Gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: DAC_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Display_Clk_Gen/Toggle_reg/Q (HIGH)

 There are 999 register/latch pins with no clock driven by root clock pin: Initial_Theta_Clock_Gen/Toggle_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1297 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.757        0.000                      0                  480        0.104        0.000                      0                  480        4.500        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.757        0.000                      0                  480        0.104        0.000                      0                  480        4.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.215ns (39.207%)  route 3.434ns (60.793%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.787    10.735    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.215ns (39.207%)  route 3.434ns (60.793%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.787    10.735    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.215ns (39.207%)  route 3.434ns (60.793%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.787    10.735    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.215ns (39.207%)  route 3.434ns (60.793%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.787    10.735    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.215ns (39.643%)  route 3.372ns (60.357%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.724    10.673    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[24]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.215ns (39.643%)  route 3.372ns (60.357%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.724    10.673    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.215ns (39.643%)  route 3.372ns (60.357%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.724    10.673    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 2.215ns (39.643%)  route 3.372ns (60.357%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.724    10.673    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.435    14.776    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.491    Initial_Theta_Clock_Gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.215ns (39.132%)  route 3.445ns (60.868%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.797    10.746    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444    14.785    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.621    Initial_Theta_Clock_Gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 2.215ns (39.132%)  route 3.445ns (60.868%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.564     5.085    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Initial_Theta_Clock_Gen/counter_reg[1]/Q
                         net (fo=2, routed)           0.608     6.149    Initial_Theta_Clock_Gen/counter_reg[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.805 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.805    Initial_Theta_Clock_Gen/counter_reg[0]_i_13_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.919 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    Initial_Theta_Clock_Gen/counter_reg[0]_i_14_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.033    Initial_Theta_Clock_Gen/counter_reg[0]_i_15_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  Initial_Theta_Clock_Gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.147    Initial_Theta_Clock_Gen/counter_reg[0]_i_16_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.481 f  Initial_Theta_Clock_Gen/counter_reg[0]_i_17/O[1]
                         net (fo=1, routed)           0.959     8.440    Initial_Theta_Clock_Gen/plusOp[18]
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.303     8.743 r  Initial_Theta_Clock_Gen/counter[0]_i_6/O
                         net (fo=1, routed)           1.081     9.824    Initial_Theta_Clock_Gen/counter[0]_i_6_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.948 r  Initial_Theta_Clock_Gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.797    10.746    Initial_Theta_Clock_Gen/clear
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444    14.785    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y44         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.621    Initial_Theta_Clock_Gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X37Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    DAC_Clk_Gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_7
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.958    DAC_Clk_Gen/CLK
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    DAC_Clk_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     1.446    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Initial_Theta_Clock_Gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    Initial_Theta_Clock_Gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    Initial_Theta_Clock_Gen/counter_reg[24]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.957    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    Initial_Theta_Clock_Gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X37Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    DAC_Clk_Gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_5
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.958    DAC_Clk_Gen/CLK
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    DAC_Clk_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     1.446    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Initial_Theta_Clock_Gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    Initial_Theta_Clock_Gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    Initial_Theta_Clock_Gen/counter_reg[24]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.957    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    Initial_Theta_Clock_Gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X37Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    DAC_Clk_Gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_6
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.958    DAC_Clk_Gen/CLK
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    DAC_Clk_Gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DAC_Clk_Gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC_Clk_Gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     1.447    DAC_Clk_Gen/CLK
    SLICE_X37Y49         FDRE                                         r  DAC_Clk_Gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DAC_Clk_Gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    DAC_Clk_Gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  DAC_Clk_Gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    DAC_Clk_Gen/counter_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  DAC_Clk_Gen/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    DAC_Clk_Gen/counter_reg[28]_i_1__0_n_4
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.830     1.958    DAC_Clk_Gen/CLK
    SLICE_X37Y50         FDRE                                         r  DAC_Clk_Gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    DAC_Clk_Gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     1.446    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Initial_Theta_Clock_Gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    Initial_Theta_Clock_Gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    Initial_Theta_Clock_Gen/counter_reg[24]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.957    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    Initial_Theta_Clock_Gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     1.446    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Initial_Theta_Clock_Gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    Initial_Theta_Clock_Gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    Initial_Theta_Clock_Gen/counter_reg[24]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.957    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y50         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    Initial_Theta_Clock_Gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     1.446    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Initial_Theta_Clock_Gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    Initial_Theta_Clock_Gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    Initial_Theta_Clock_Gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Initial_Theta_Clock_Gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    Initial_Theta_Clock_Gen/counter_reg[28]_i_1_n_7
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.957    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    Initial_Theta_Clock_Gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Initial_Theta_Clock_Gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initial_Theta_Clock_Gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.563     1.446    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y49         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Initial_Theta_Clock_Gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    Initial_Theta_Clock_Gen/counter_reg[23]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Initial_Theta_Clock_Gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    Initial_Theta_Clock_Gen/counter_reg[20]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Initial_Theta_Clock_Gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.907    Initial_Theta_Clock_Gen/counter_reg[24]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  Initial_Theta_Clock_Gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    Initial_Theta_Clock_Gen/counter_reg[28]_i_1_n_5
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.829     1.957    Initial_Theta_Clock_Gen/CLK
    SLICE_X35Y51         FDRE                                         r  Initial_Theta_Clock_Gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.818    Initial_Theta_Clock_Gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   Store_Amplitude/B_Press_Once_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   Store_Amplitude/B_Prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26   Store_Amplitude/B_Pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   Store_Amplitude/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   Store_Amplitude/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   Store_Amplitude/FSM_sequential_PS_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y30   Store_Amplitude/FSM_sequential_PS_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y30   Store_Amplitude/L_Press_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y30   Store_Amplitude/L_Prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   Initial_Theta_Clock_Gen/Toggle_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   Store_Amplitude/s_reg1_inv_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   Store_Amplitude/s_reg2_inv_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y36   Store_Amplitude/s_reg5_inv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   Store_Amplitude/s_reg5_inv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   Store_Amplitude/s_reg5_inv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   Store_Amplitude/s_reg5_inv_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   Store_Amplitude/s_reg5_inv_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y36   Store_Amplitude/s_reg5_inv_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y35   Store_Amplitude/s_reg7_inv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   Store_Amplitude/L_Press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   Store_Amplitude/L_Prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   Store_Amplitude/M_Press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y24   Store_Amplitude/M_Prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   Store_Amplitude/R_Press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y25   Store_Amplitude/R_Prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y30   Store_Amplitude/State_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y30   Store_Amplitude/State_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   Display_Clk_Gen/Toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   Display_Clk_Gen/counter_reg[10]/C



