// Seed: 3032028362
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input wor void id_0,
    input tri id_1,
    output logic id_2,
    output logic id_3
);
  logic id_5;
  initial begin : LABEL_0
    forever id_2 <= 1;
  end
  always id_3 = id_5;
  assign id_2 = 1;
  wire id_6;
  always @(id_0) id_3 <= 1;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_7;
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    input wor id_11
);
  assign id_10 = id_7;
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
