/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  reg [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] & celloutsig_0_1z[2]);
  assign celloutsig_1_6z = ~(in_data[113] | celloutsig_1_5z[13]);
  assign celloutsig_1_0z = ~in_data[163];
  assign celloutsig_1_13z = ~_00_;
  assign celloutsig_1_18z = celloutsig_1_5z[4] | ~(in_data[103]);
  reg [4:0] _08_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 5'h00;
    else _08_ <= { celloutsig_1_5z[9:7], celloutsig_1_1z, celloutsig_1_10z };
  assign { _01_[4:3], _00_, _01_[1:0] } = _08_;
  assign celloutsig_1_5z = { in_data[146:137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } & { in_data[111:99], celloutsig_1_1z };
  assign celloutsig_1_1z = { in_data[184:182], celloutsig_1_0z } == in_data[125:122];
  assign celloutsig_0_3z = in_data[67:56] == { celloutsig_0_1z[8], celloutsig_0_1z[10:2], 2'h0 };
  assign celloutsig_1_2z = { in_data[146:142], celloutsig_1_1z } >= { in_data[185:182], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = in_data[173:167] <= { celloutsig_1_8z[5:3], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z } < { in_data[148:147], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_1z[10:6] : { celloutsig_0_1z[5:2], 1'h0 };
  assign celloutsig_1_8z = ~ celloutsig_1_5z[12:1];
  assign celloutsig_0_0z = & in_data[91:88];
  assign celloutsig_0_8z = & { celloutsig_0_5z[11:4], celloutsig_0_3z };
  assign celloutsig_0_9z = | celloutsig_0_5z[7:4];
  assign celloutsig_1_9z = | { in_data[111:105], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } >>> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z[10:2], 2'h0 };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z } >>> { celloutsig_0_1z[2], 2'h0 };
  assign celloutsig_1_19z = ~((celloutsig_1_3z & celloutsig_1_13z) | celloutsig_1_3z);
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_7z = in_data[33:25];
  assign { out_data[22:16], out_data[14:0] } = { celloutsig_0_1z[8:2], celloutsig_0_8z, celloutsig_0_5z } | { celloutsig_0_7z[7:1], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_1z[10:2] = in_data[61:53] ^ { in_data[7:0], celloutsig_0_0z };
  assign _01_[2] = _00_;
  assign celloutsig_0_1z[1:0] = 2'h0;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[15] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_7z[0] };
endmodule
