==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/shufflenet.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/components.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:22 . Memory (MB): peak = 358.008 ; gain = 12.586 ; free physical = 6518 ; free virtual = 10745
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 358.008 ; gain = 12.586 ; free physical = 6506 ; free virtual = 10745
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 486.922 ; gain = 141.500 ; free physical = 6454 ; free virtual = 10707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 486.922 ; gain = 141.500 ; free physical = 6443 ; free virtual = 10694
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:962) in function 'conv_last' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:751) in function 'subconv_1x1_4_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:697) in function 'subconv_1x1_8p_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:472) in function 'subconv_1x1_8_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:417) in function 'subconv_1x1_16p_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:192) in function 'subconv_1x1_16_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (acceleartor_hls_padding/components.cpp:106) in function 'subconv_1x1_32_p' partially with a factor of 8.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1.1.1' (acceleartor_hls_padding/components.cpp:41) in function 'conv1_p' partially with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'weight_temp.V' (acceleartor_hls_padding/components.cpp:926) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'conv_last_output.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_96_96_1x1.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_96_4x4_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_2_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_48_48_1x1.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_48_8x8_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_1_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weights_24_24_1x1.V'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'buffer1_1_24_16x16_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'ShuffleConvs_0_DownsampleUnit__conv1r_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_temp.V' (acceleartor_hls_padding/components.cpp:15) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'conv1_output_p.V'  in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.0.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.1.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.2.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.3.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.4.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.5.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.6.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_temp.V.7.0' (acceleartor_hls_padding/components.cpp:926) in dimension 3 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:781:15) to (acceleartor_hls_padding/components.cpp:780:25) in function 'subconv_3x3_8_stride_no_relu_p.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:784:20) to (acceleartor_hls_padding/components.cpp:777:22) in function 'subconv_3x3_8_stride_no_relu_p.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:781:15) to (acceleartor_hls_padding/components.cpp:780:25) in function 'subconv_3x3_8_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:784:20) to (acceleartor_hls_padding/components.cpp:777:22) in function 'subconv_3x3_8_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:523:15) to (acceleartor_hls_padding/components.cpp:522:25) in function 'subconv_3x3_8_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:526:20) to (acceleartor_hls_padding/components.cpp:519:22) in function 'subconv_3x3_8_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:802:15) to (acceleartor_hls_padding/components.cpp:801:25) in function 'subconv_3x3_4_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:805:20) to (acceleartor_hls_padding/components.cpp:798:22) in function 'subconv_3x3_4_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:223:15) to (acceleartor_hls_padding/components.cpp:222:25) in function 'subconv_3x3_32_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:226:20) to (acceleartor_hls_padding/components.cpp:219:23) in function 'subconv_3x3_32_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:502:15) to (acceleartor_hls_padding/components.cpp:501:25) in function 'subconv_3x3_16_stride_no_relu_p.1'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:506:20) to (acceleartor_hls_padding/components.cpp:498:22) in function 'subconv_3x3_16_stride_no_relu_p.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:502:15) to (acceleartor_hls_padding/components.cpp:501:25) in function 'subconv_3x3_16_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:506:20) to (acceleartor_hls_padding/components.cpp:498:22) in function 'subconv_3x3_16_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:245:15) to (acceleartor_hls_padding/components.cpp:244:25) in function 'subconv_3x3_16_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:248:20) to (acceleartor_hls_padding/components.cpp:241:23) in function 'subconv_3x3_16_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:697:27) in function 'subconv_1x1_8p_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:472:27) in function 'subconv_1x1_8_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:751:27) in function 'subconv_1x1_4_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:106:27) in function 'subconv_1x1_32_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:417:27) in function 'subconv_1x1_16p_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:192:26) in function 'subconv_1x1_16_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1014:11) to (acceleartor_hls_padding/components.cpp:1013:25) in function 'fc'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1017:18) to (acceleartor_hls_padding/components.cpp:1011:23) in function 'fc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:962:27) in function 'conv_last'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:975:5) to (acceleartor_hls_padding/components.cpp:975:26) in function 'conv_last'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (acceleartor_hls_padding/components.cpp:41:28) in function 'conv1_p'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:57:11) to (acceleartor_hls_padding/components.cpp:57:32) in function 'conv1_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:999:5) to (acceleartor_hls_padding/components.cpp:998:20) in function 'avgpool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:1002:16) to (acceleartor_hls_padding/components.cpp:995:24) in function 'avgpool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:00:42 . Memory (MB): peak = 550.891 ; gain = 205.469 ; free physical = 6335 ; free virtual = 10564
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:685:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:684:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:706:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:705:17) in function 'subconv_1x1_8p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:460:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:459:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:481:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:480:17) in function 'subconv_1x1_8_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:739:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:738:16) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:760:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:759:17) in function 'subconv_1x1_4_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:94:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:93:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:115:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:114:17) in function 'subconv_1x1_32_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:405:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:404:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:427:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:426:17) in function 'subconv_1x1_16p_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:180:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:179:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3.1' (acceleartor_hls_padding/components.cpp:202:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (acceleartor_hls_padding/components.cpp:201:16) in function 'subconv_1x1_16_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:939:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:981:7) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:980:6) in function 'conv_last'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (acceleartor_hls_padding/components.cpp:27:8) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (acceleartor_hls_padding/components.cpp:26:7) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (acceleartor_hls_padding/components.cpp:25:6) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4.1' (acceleartor_hls_padding/components.cpp:63:13) in function 'conv1_p'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (acceleartor_hls_padding/components.cpp:62:9) in function 'conv1_p'.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:517:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:775:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:796:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:239:25) into subconv_3x3_16_no_re.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p.1' (acceleartor_hls_padding/components.cpp:496:25) into subconv_3x3_16_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:775:25) into subconv_3x3_8_stride.1.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:217:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:496:25) into subconv_3x3_16_strid.1.
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:93:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:97:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 10 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:101:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'DATA_INPUT_OUTPUT' (acceleartor_hls_padding/shufflenet.cpp:109:8).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:122:13).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:126:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:137:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:140:6).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:149:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:152:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:166:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:178:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:181:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:208:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:211:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:221:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:224:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:233:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:271:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:274:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:284:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:287:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:294:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:297:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:327:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:340:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:343:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:351:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:354:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'weight.V' (acceleartor_hls_padding/components.cpp:1014:11).
INFO: [XFORM 203-811] Inferring bus burst write of length 10 on port 'output.V' (acceleartor_hls_padding/components.cpp:1018:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:40 ; elapsed = 00:01:09 . Memory (MB): peak = 1062.004 ; gain = 716.582 ; free physical = 5822 ; free virtual = 10095
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_16_strid.1' to 'subconv_3x3_16_strid_1'.
WARNING: [SYN 201-103] Legalizing function name 'subconv_3x3_8_stride.1' to 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:67) of constant 0 on array 'conv1_output_p_V_0' and 'load' operation ('conv1_output_p_V_0_l_2', acceleartor_hls_padding/components.cpp:66) on array 'conv1_output_p_V_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.48 seconds; current allocated memory: 712.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.79 seconds; current allocated memory: 714.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.34 seconds; current allocated memory: 717.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 719.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 720.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 720.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 722.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.55 seconds; current allocated memory: 724.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 725.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 725.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 725.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 726.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 726.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 727.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 727.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 728.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 730.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 732.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 732.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 733.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 735.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 737.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 738.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 738.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 738.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 739.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 739.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 740.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 740.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 741.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 741.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 742.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 743.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 746.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 746.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 747.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 749.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 751.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 752.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 752.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 752.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 753.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 753.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 754.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 754.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 755.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 755.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 756.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (acceleartor_hls_padding/components.cpp:986) of constant 0 on array 'conv_last_output_V_0' and 'load' operation ('conv_last_output_V_0_5', acceleartor_hls_padding/components.cpp:985) on array 'conv_last_output_V_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 758.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 760.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 761.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 761.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 761.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 762.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.99 seconds; current allocated memory: 792.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 34.79 seconds; current allocated memory: 849.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_0_V' to 'conv1_p_weight_tebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_1_V' to 'conv1_p_weight_tecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_2_V' to 'conv1_p_weight_tedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_3_V' to 'conv1_p_weight_teeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_4_V' to 'conv1_p_weight_tefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_5_V' to 'conv1_p_weight_teg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_6_V' to 'conv1_p_weight_tehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1_p_weight_temp_7_V' to 'conv1_p_weight_teibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_mux_83_8_1' to 'ShuffleNetV2_mux_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_p'.
INFO: [HLS 200-111]  Elapsed time: 21.32 seconds; current allocated memory: 858.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32_p'.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 873.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 883.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16_p'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 889.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 898.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 900.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 902.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_p'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 905.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 909.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 919.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8_p'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 925.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 934.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 936.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 939.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 941.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_p'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 945.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 949.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 959.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4_p'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 965.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l_p'.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 974.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 977.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 979.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 982.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_p'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 985.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_0_0_0' to 'conv_last_weight_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_1_0_0' to 'conv_last_weight_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_2_0_0' to 'conv_last_weight_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_3_0_0' to 'conv_last_weight_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_4_0_0' to 'conv_last_weight_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_5_0_0' to 'conv_last_weight_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_6_0_0' to 'conv_last_weight_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_last_weight_temp_7_0_0' to 'conv_last_weight_rcU' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 990.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'ShuffleNetV2_mux_jbC' is changed to 'ShuffleNetV2_mux_jbC_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'ShuffleNetV2_mux_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 1000.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1002.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_INPUT_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_OTHER_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/p3X3_1X1_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias_V' to 'ShuffleNetV2_convsc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias_V' to 'ShuffleNetV2_convtde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias_V' to 'ShuffleNetV2_fc_budo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_image_p_V' to 'ShuffleNetV2_imagvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_0' to 'ShuffleNetV2_convwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_1' to 'ShuffleNetV2_convxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_2' to 'ShuffleNetV2_convyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_3' to 'ShuffleNetV2_convzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_4' to 'ShuffleNetV2_convAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_5' to 'ShuffleNetV2_convBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_6' to 'ShuffleNetV2_convCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V_7' to 'ShuffleNetV2_convDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24_V' to 'ShuffleNetV2_biasEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_7' to 'ShuffleNetV2_ShufFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_6' to 'ShuffleNetV2_ShufGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_5' to 'ShuffleNetV2_ShufHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_4' to 'ShuffleNetV2_ShufIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_3' to 'ShuffleNetV2_ShufJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_2' to 'ShuffleNetV2_ShufKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs_1' to 'ShuffleNetV2_ShufLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_ShufMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_s' to 'ShuffleNetV2_weigNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_1' to 'ShuffleNetV2_weigOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_2' to 'ShuffleNetV2_weigPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_3' to 'ShuffleNetV2_weigQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_4' to 'ShuffleNetV2_weigRg6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_5' to 'ShuffleNetV2_weigShg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_6' to 'ShuffleNetV2_weigThq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V_7' to 'ShuffleNetV2_weigUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3_V' to 'ShuffleNetV2_weigVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16_p' to 'ShuffleNetV2_buffWhU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_7' to 'ShuffleNetV2_buffXh4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_6' to 'ShuffleNetV2_buffYie' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_5' to 'ShuffleNetV2_buffZio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_4' to 'ShuffleNetV2_buff0iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_3' to 'ShuffleNetV2_buff1iI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_2' to 'ShuffleNetV2_buff2iS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p_1' to 'ShuffleNetV2_buff3i2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p' to 'ShuffleNetV2_buff4jc' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit0_outp' to 'ShuffleNetV2_down5jm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_0_outpu' to 'ShuffleNetV2_shuf6jw' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_1_outpu' to 'ShuffleNetV2_shuf7jG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_2_outpu' to 'ShuffleNetV2_shuf8jQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48_V' to 'ShuffleNetV2_bias9j0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_7' to 'ShuffleNetV2_Shufbak' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_6' to 'ShuffleNetV2_Shufbbk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_5' to 'ShuffleNetV2_Shufbck' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_4' to 'ShuffleNetV2_Shufbdk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_3' to 'ShuffleNetV2_Shufbek' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_2' to 'ShuffleNetV2_Shufbfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs_1' to 'ShuffleNetV2_Shufbgk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_Shufbhl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_s' to 'ShuffleNetV2_weigbil' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_1' to 'ShuffleNetV2_weigbjl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_2' to 'ShuffleNetV2_weigbkl' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_3' to 'ShuffleNetV2_weigbll' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_4' to 'ShuffleNetV2_weigbml' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_5' to 'ShuffleNetV2_weigbnm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_6' to 'ShuffleNetV2_weigbom' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V_7' to 'ShuffleNetV2_weigbpm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3_V' to 'ShuffleNetV2_weigbqm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8_p_V' to 'ShuffleNetV2_buffbrm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_8' to 'ShuffleNetV2_buffbsm' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_1' to 'ShuffleNetV2_buffbtn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_2' to 'ShuffleNetV2_buffbun' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_3' to 'ShuffleNetV2_buffbvn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_4' to 'ShuffleNetV2_buffbwn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_5' to 'ShuffleNetV2_buffbxn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_6' to 'ShuffleNetV2_buffbyn' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V_7' to 'ShuffleNetV2_buffbzo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit1_outp' to 'ShuffleNetV2_downbAo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_0_outpu' to 'ShuffleNetV2_shufbBo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_1_outpu' to 'ShuffleNetV2_shufbCo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_2_outpu' to 'ShuffleNetV2_shufbDo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_3_outpu' to 'ShuffleNetV2_shufbEo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_4_outpu' to 'ShuffleNetV2_shufbFp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_5_outpu' to 'ShuffleNetV2_shufbGp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_6_outpu' to 'ShuffleNetV2_shufbHp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_7_outpu' to 'ShuffleNetV2_shufbIp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96_V' to 'ShuffleNetV2_biasbJp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_7' to 'ShuffleNetV2_ShufbKp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_6' to 'ShuffleNetV2_ShufbLp' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_5' to 'ShuffleNetV2_ShufbMq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_4' to 'ShuffleNetV2_ShufbNq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_3' to 'ShuffleNetV2_ShufbOq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_2' to 'ShuffleNetV2_ShufbPq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs_1' to 'ShuffleNetV2_ShufbQq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufbRq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_s' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_s' to 'ShuffleNetV2_weigbSr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_1' to 'ShuffleNetV2_weigbTr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_2' to 'ShuffleNetV2_weigbUr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_3' to 'ShuffleNetV2_weigbVr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_4' to 'ShuffleNetV2_weigbWr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_5' to 'ShuffleNetV2_weigbXr' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_6' to 'ShuffleNetV2_weigbYs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V_7' to 'ShuffleNetV2_weigbZs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3_V' to 'ShuffleNetV2_weigb0s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4_p_V' to 'ShuffleNetV2_buffb1s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_8' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_8' to 'ShuffleNetV2_buffb2s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_1' to 'ShuffleNetV2_buffb3s' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_2' to 'ShuffleNetV2_buffb4t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_3' to 'ShuffleNetV2_buffb5t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_4' to 'ShuffleNetV2_buffb6t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_5' to 'ShuffleNetV2_buffb7t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_6' to 'ShuffleNetV2_buffb8t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V_7' to 'ShuffleNetV2_buffb9t' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit2_outp' to 'ShuffleNetV2_downcau' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_0_outpu' to 'ShuffleNetV2_shufcbu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_1_outpu' to 'ShuffleNetV2_shufccu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufcdu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu_1' to 'ShuffleNetV2_shufceu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_0' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_0' to 'ShuffleNetV2_convcfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_1' to 'ShuffleNetV2_convcgu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_2' to 'ShuffleNetV2_convchv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_3' to 'ShuffleNetV2_convciv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_4' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_4' to 'ShuffleNetV2_convcjv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_5' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_5' to 'ShuffleNetV2_convckv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_6' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_6' to 'ShuffleNetV2_convclv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V_7' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V_7' to 'ShuffleNetV2_convcmv' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output_V' to 'ShuffleNetV2_avgpcnw' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'image_V', 'conv1_weight_V', 'shuffle_conv_3x3_V', 'shuffle_conv_1x1_V', 'conv_last_weight_V', 'fc_weight_V', 'bias_V' and 'fc_output_V' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-111]  Elapsed time: 12.86 seconds; current allocated memory: 1.037 GB.
INFO: [RTMG 210-278] Implementing memory 'conv1_p_weight_tebkb_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv_last_weight_kbM_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convsc4_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convtde_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_budo_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_imagvdy_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufFfa_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigNgs_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigVhK_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffWhU_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffXh4_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_down5jm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_bias9j0_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_Shufbak_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbil_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbqm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbrm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffbsm_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downbAo_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasbJp_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_ShufbKp_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigbSr_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigb0s_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffb1s_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffb2s_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downcau_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_shufceu_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convcfu_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:29 ; elapsed = 00:04:13 . Memory (MB): peak = 1543.660 ; gain = 1198.238 ; free physical = 4777 ; free virtual = 9445
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-112] Total elapsed time: 253.79 seconds; peak allocated memory: 1.037 GB.
