Real time: Aug/28/2013 20:38:07

Profiler Stats
--------------
Elapsed_time_in_seconds: 1503
Elapsed_time_in_minutes: 25.05
Elapsed_time_in_hours: 0.4175
Elapsed_time_in_days: 0.0173958

Virtual_time_in_seconds: 1499.75
Virtual_time_in_minutes: 24.9958
Virtual_time_in_hours:   0.416597
Virtual_time_in_days:    0.416597

Ruby_current_time: 12260684
Ruby_start_time: 1
Ruby_cycles: 12260683

mbytes_resident: 114.535
mbytes_total: 137.887
resident_ratio: 0.830647

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

instruction_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 1.22607e+07 [ 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 1.22607e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 1138557
  L1D_cache_total_misses: 631272	(55.4449%)
  L1D_cache_total_demand_misses: 631272
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 631272
  L1D_cache_misses_per_instruction: 631272
  L1D_cache_instructions_per_misses: 1.5841e-06

  L1D_cache_request_type_LD:   205876	(18.0822)%
  L1D_cache_request_type_ST:   208913	(18.3489)%
  L1D_cache_request_type_ATOMIC:   723768	(63.5689)%

  L1D_cache_request_size: [binsize: log2 max: 128 count: 1138557 average: 34.3457 | standard deviation: 13.6331 | 0 0 0 0 0 0 1098201 18804 21552 ]

  L1D_cache_miss_type_LD:   125448	(19.8723)%
  L1D_cache_miss_type_ST:   117115	(18.5522)%
  L1D_cache_miss_type_ATOMIC:   388709	(61.5755)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L2_cache cache stats: 
  L2_cache_total_requests: 631272
  L2_cache_total_misses: 18978	(3.00631%)
  L2_cache_total_demand_misses: 18978
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18978
  L2_cache_misses_per_instruction: 18978
  L2_cache_instructions_per_misses: 5.26926e-05

  L2_cache_request_type_LD:   125448	(19.8723)%
  L2_cache_request_type_ST:   505824	(80.1277)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 631272 average:     8 | standard deviation: 0 | 0 0 0 0 631272 ]

  L2_cache_miss_type_LD:   45	(0.237117)%
  L2_cache_miss_type_ST:   18933	(99.7629)%


TBE Queries: 11161786
Busy TBE Counts: 0
Busy Controller Counts:
L2Cache-0:258567  L2Cache-1:253369  L2Cache-2:333448  L2Cache-3:255283  L2Cache-4:256119  L2Cache-5:257864  L2Cache-6:521905  L2Cache-7:257224  

L1Cache-0:122823  L1Cache-1:668123  L1Cache-2:8232  L1Cache-3:1025  L1Cache-4:1004  L1Cache-5:1003  L1Cache-6:995  L1Cache-7:992  
L1Cache-8:1010  L1Cache-9:961  L1Cache-10:937  L1Cache-11:285710  L1Cache-12:185693  L1Cache-13:312047  L1Cache-14:878804  L1Cache-15:607510  



Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 1213477 average: 22.5968 | standard deviation: 5.60969 | 44869 5676 5241 4990 5014 5020 5093 5167 5287 5489 5958 583340 398953 108546 15586 2353 941 753 571 420 399 382 363 418 506 548 310 387 493 250 131 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 1138557 average: 51.5544 | standard deviation: 20.6167 | 12863 16605 40555 19187 14627 13681 13564 12956 12114 10592 10033 9342 8571 8156 8429 8517 8803 9074 9428 9731 9912 10124 10278 10657 10981 11499 12061 12728 13764 15966 21116 59421 683222 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 16 max: 3046 count: 1138557 average: 669.66 | standard deviation: 379.922 | 118154 7062 3792 4034 3954 3919 4242 8000 6350 6499 6615 6549 7436 7312 7057 7374 7524 7844 7905 8425 8370 8880 9652 9756 10365 10350 11372 10897 11997 11875 12941 12482 13116 13697 13754 14414 14436 15970 14736 17006 16136 17517 16499 17057 18453 16875 17941 16763 18237 16489 17778 16730 16684 17035 15973 18155 16337 18645 17188 18729 19145 20147 19069 19636 20495 18554 19944 17921 18438 15732 15514 13867 12908 11060 10353 9200 7406 6956 5560 4803 3688 3033 2354 1713 1288 1026 826 618 459 358 322 256 213 175 177 175 162 170 134 146 161 131 126 169 146 159 141 127 139 115 123 152 114 85 119 115 100 73 78 99 75 76 63 39 57 51 43 42 39 21 31 28 23 26 18 15 14 5 9 7 8 4 6 1 4 2 9 1 3 2 3 1 1 0 0 1 2 2 4 3 1 1 0 2 0 0 1 0 0 0 1 0 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 16 max: 2513 count: 205876 average: 761.241 | standard deviation: 359.069 | 13160 1787 600 428 306 367 569 542 634 571 653 637 742 712 819 889 844 1120 1056 1163 1143 1295 1456 1468 1524 1566 1783 1783 1985 1954 2178 2033 2105 2357 2352 2448 2413 2667 2442 2909 2816 3002 2909 3123 3511 3148 3496 3267 3573 2996 3577 3298 3335 3323 2981 3664 3056 3723 3132 3624 3586 4006 3898 4298 4521 3982 4556 4059 4654 3861 3919 3539 3458 2801 2930 2593 1937 1959 1543 1427 1120 893 659 503 366 313 218 164 115 93 65 50 44 27 29 31 31 31 22 30 18 20 18 26 20 20 25 17 20 18 27 26 13 19 17 20 16 13 12 20 10 20 11 8 16 11 9 5 6 5 6 4 7 7 1 3 5 2 0 1 3 0 2 0 0 0 1 0 2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ST: [binsize: 16 max: 3046 count: 208913 average: 641.053 | standard deviation: 403.107 | 23575 1529 835 1036 1013 927 871 1996 1269 1455 1678 1749 1753 1723 1785 2032 1917 1926 1984 2141 2028 2266 2418 2351 2427 2461 2509 2277 2568 2391 2506 2375 2431 2475 2360 2406 2269 2431 2277 2669 2463 2611 2540 2536 2825 2506 2879 2480 2852 2486 2717 2463 2384 2495 2146 2508 2136 2452 2321 2595 2672 2907 2666 2897 3025 2996 3375 3235 3248 2960 3034 2782 2811 2441 2330 2097 1839 1598 1427 1203 987 852 700 516 433 373 343 270 189 137 117 90 73 56 50 40 31 28 27 24 28 22 14 16 19 28 25 17 22 13 15 26 26 12 19 22 22 13 23 17 9 10 9 10 9 6 12 14 13 7 4 9 2 6 4 1 3 1 1 3 3 1 1 1 1 1 1 0 1 1 2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 ]
miss_latency_ATOMIC: [binsize: 16 max: 2775 count: 723768 average: 651.867 | standard deviation: 374.894 | 81419 3746 2357 2570 2635 2625 2802 5462 4447 4473 4284 4163 4941 4877 4453 4453 4763 4798 4865 5121 5199 5319 5778 5937 6414 6323 7080 6837 7444 7530 8257 8074 8580 8865 9042 9560 9754 10872 10017 11428 10857 11904 11050 11398 12117 11221 11566 11016 11812 11007 11484 10969 10965 11217 10846 11983 11145 12470 11735 12510 12887 13234 12505 12441 12949 11576 12013 10627 10536 8911 8561 7546 6639 5818 5093 4510 3630 3399 2590 2173 1581 1288 995 694 489 340 265 184 155 128 140 116 96 92 98 104 100 111 85 92 115 89 94 127 107 111 91 93 97 84 81 100 75 54 83 73 62 47 43 62 56 46 43 21 32 34 22 23 20 9 21 15 14 13 13 11 6 2 8 3 2 3 3 0 3 1 7 1 0 1 1 1 1 0 0 1 2 0 4 3 1 1 0 2 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 16 max: 3046 count: 1138557 average: 669.66 | standard deviation: 379.922 | 118154 7062 3792 4034 3954 3919 4242 8000 6350 6499 6615 6549 7436 7312 7057 7374 7524 7844 7905 8425 8370 8880 9652 9756 10365 10350 11372 10897 11997 11875 12941 12482 13116 13697 13754 14414 14436 15970 14736 17006 16136 17517 16499 17057 18453 16875 17941 16763 18237 16489 17778 16730 16684 17035 15973 18155 16337 18645 17188 18729 19145 20147 19069 19636 20495 18554 19944 17921 18438 15732 15514 13867 12908 11060 10353 9200 7406 6956 5560 4803 3688 3033 2354 1713 1288 1026 826 618 459 358 322 256 213 175 177 175 162 170 134 146 161 131 126 169 146 159 141 127 139 115 123 152 114 85 119 115 100 73 78 99 75 76 63 39 57 51 43 42 39 21 31 28 23 26 18 15 14 5 9 7 8 4 6 1 4 2 9 1 3 2 3 1 1 0 0 1 2 2 4 3 1 1 0 2 0 0 1 0 0 0 1 0 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 64 max: 2552 count: 3100626 average: 78.7177 | standard deviation: 82.166 | 1924189 35615 927661 205568 2761 1713 773 506 271 218 184 135 112 85 83 65 49 46 47 46 39 48 59 40 49 41 43 45 34 26 32 17 7 9 1 0 6 1 1 1 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 64 max: 2042 count: 1292858 average: 20.7241 | standard deviation: 26.5551 | 1270571 15890 2054 1125 849 715 540 325 222 165 132 90 68 41 32 16 5 1 0 0 2 1 7 1 0 1 0 1 2 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 64 max: 2552 count: 1807768 average: 120.193 | standard deviation: 83.3651 | 653618 19725 925607 204443 1912 998 233 181 49 53 52 45 44 44 51 49 44 45 47 46 37 47 52 39 49 40 43 44 32 26 31 16 7 9 1 0 6 1 1 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 32 max: 1047 count: 83476 average: 18.1495 | standard deviation: 49.6093 | 81047 608 612 347 53 62 58 33 36 55 59 51 41 47 41 29 26 25 32 18 24 41 27 19 24 16 13 11 6 6 2 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_3_delay_cycles: [binsize: 64 max: 2042 count: 1209382 average: 20.9018 | standard deviation: 24.1554 | 1188916 14931 1939 1034 758 605 452 255 171 115 67 44 28 17 20 10 2 1 0 0 2 1 7 1 0 1 0 1 2 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1497
system_time: 2
page_reclaims: 29650
page_faults: 1
swaps: 0
block_inputs: 14256
block_outputs: 2472

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 0
L2_DATA_GX = 2223155
L1_DATA_GX = 268555
L2_DATA_S = 557270
L1_DATA_PC = 41
L1_MSG = 0
L2_COHMSG_FWD = 67705
L1_DATA_F = 69970
L1_DATA_PX = 2811725
L2_COHMSG_RCL = 180
L2_MSG = 0
L2_COHMSG_INV = 15591
L1_COHMSG_RCLACK = 137
L2_COHMSG = 555827
L2_ATOMIC = 0
L1_DATA = 0
L1_COHMSG = 1259423
L1_COHMSG_INVACK = 15591
----------------------
total_flits_messages = 7845170
----------------------

DATA_GX_OW = 518865
DATA_PX_C = 1739764
DATA_PX_D = 1071961
DATA_GX_C = 1972845
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:42240 full:0 size:[binsize: 2 max: 54 count: 42240 average: 43.2273 | standard deviation: 15.9144 | 997 806 979 766 470 425 364 289 286 327 389 398 389 389 360 336 336 406 394 388 388 431 505 777 2192 9554 18871 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:294794 full:0 size:[binsize: 2 max: 55 count: 294794 average: 36.9305 | standard deviation: 19.7989 | 5301 9510 28272 9606 7286 5942 4869 3393 3090 2964 2862 2887 2943 3014 2933 2994 3051 3135 3272 3480 3632 3869 4261 5018 7418 32765 126266 761 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:2844 full:0 size:[binsize: 2 max: 53 count: 2844 average: 34.1203 | standard deviation: 20.4672 | 485 55 58 22 20 15 17 42 55 69 28 47 51 32 42 40 39 41 27 39 62 42 45 60 135 612 664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:438 full:0 size:[binsize: 1 max: 2 count: 438 average: 1.00913 | standard deviation: 0.095673 | 0 434 4 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:438 full:0 size:[binsize: 1 max: 1 count: 438 average:     1 | standard deviation: 0 | 0 438 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:439 full:0 size:[binsize: 1 max: 1 count: 439 average:     1 | standard deviation: 0 | 0 439 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:431 full:0 size:[binsize: 1 max: 1 count: 431 average:     1 | standard deviation: 0 | 0 431 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:438 full:0 size:[binsize: 1 max: 1 count: 438 average:     1 | standard deviation: 0 | 0 438 ]
MessageBuffer: [Chip 0 8, L1Cache, mandatoryQueue] stats - msgs:455 full:0 size:[binsize: 1 max: 1 count: 455 average:     1 | standard deviation: 0 | 0 455 ]
MessageBuffer: [Chip 0 9, L1Cache, mandatoryQueue] stats - msgs:427 full:0 size:[binsize: 1 max: 1 count: 427 average:     1 | standard deviation: 0 | 0 427 ]
MessageBuffer: [Chip 0 10, L1Cache, mandatoryQueue] stats - msgs:449 full:0 size:[binsize: 1 max: 1 count: 449 average:     1 | standard deviation: 0 | 0 449 ]
MessageBuffer: [Chip 0 11, L1Cache, mandatoryQueue] stats - msgs:144800 full:0 size:[binsize: 2 max: 55 count: 144800 average: 26.2315 | standard deviation: 21.0846 | 5314 10451 29174 7217 4794 3949 3093 2385 2064 1873 1949 1803 1894 1887 1830 1850 1918 1849 1861 1875 1920 1966 2154 2400 3204 10664 33142 320 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 12, L1Cache, mandatoryQueue] stats - msgs:66353 full:0 size:[binsize: 2 max: 55 count: 66353 average: 46.4146 | standard deviation: 13.0503 | 517 510 701 654 629 573 568 442 383 418 431 515 602 550 572 550 551 571 595 654 682 763 858 1014 1327 6226 44384 113 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 13, L1Cache, mandatoryQueue] stats - msgs:114466 full:0 size:[binsize: 2 max: 55 count: 114466 average: 45.4683 | standard deviation: 13.7543 | 927 1153 1390 1237 1210 1134 1170 973 872 894 940 943 1028 1041 1090 1076 1044 1131 1108 1147 1271 1365 1483 1813 3056 15490 68299 181 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 14, L1Cache, mandatoryQueue] stats - msgs:278546 full:0 size:[binsize: 2 max: 54 count: 278546 average: 44.796 | standard deviation: 12.7186 | 2705 4142 3528 2660 2046 1923 1773 1583 1620 1661 1705 1780 1838 1873 1957 2045 2108 2150 2252 2364 2484 2894 5687 19544 60319 89582 54238 85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 15, L1Cache, mandatoryQueue] stats - msgs:190999 full:0 size:[binsize: 2 max: 54 count: 190999 average: 42.2985 | standard deviation: 13.9365 | 2467 3944 3575 2649 1860 1610 1541 1535 1387 1303 1385 1481 1539 1560 1602 1641 1808 1931 2046 2352 2948 4236 8628 23121 49027 50589 13210 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L2Cache) : [L2Cache]=0 [L1Cache]=429703 [Directory]=0 
NI_1 (L2Cache) : [L2Cache]=0 [L1Cache]=421231 [Directory]=0 
NI_2 (L2Cache) : [L2Cache]=0 [L1Cache]=443770 [Directory]=0 
NI_3 (L2Cache) : [L2Cache]=0 [L1Cache]=420541 [Directory]=0 
NI_4 (L2Cache) : [L2Cache]=0 [L1Cache]=421618 [Directory]=0 
NI_5 (L2Cache) : [L2Cache]=0 [L1Cache]=423781 [Directory]=0 
NI_6 (L2Cache) : [L2Cache]=0 [L1Cache]=430933 [Directory]=0 
NI_7 (L2Cache) : [L2Cache]=0 [L1Cache]=428151 [Directory]=0 
NI_8 (L1Cache) : [L2Cache]=174324 [L1Cache]=11325 [Directory]=0 
NI_9 (L1Cache) : [L2Cache]=811160 [L1Cache]=8954 [Directory]=0 
NI_10 (L1Cache) : [L2Cache]=10684 [L1Cache]=2323 [Directory]=0 
NI_11 (L1Cache) : [L2Cache]=474 [L1Cache]=894 [Directory]=0 
NI_12 (L1Cache) : [L2Cache]=447 [L1Cache]=856 [Directory]=0 
NI_13 (L1Cache) : [L2Cache]=443 [L1Cache]=855 [Directory]=0 
NI_14 (L1Cache) : [L2Cache]=439 [L1Cache]=855 [Directory]=0 
NI_15 (L1Cache) : [L2Cache]=435 [L1Cache]=850 [Directory]=0 
NI_16 (L1Cache) : [L2Cache]=451 [L1Cache]=850 [Directory]=0 
NI_17 (L1Cache) : [L2Cache]=423 [L1Cache]=840 [Directory]=0 
NI_18 (L1Cache) : [L2Cache]=396 [L1Cache]=818 [Directory]=0 
NI_19 (L1Cache) : [L2Cache]=282212 [L1Cache]=748 [Directory]=0 
NI_20 (L1Cache) : [L2Cache]=274758 [L1Cache]=1542 [Directory]=0 
NI_21 (L1Cache) : [L2Cache]=451172 [L1Cache]=4512 [Directory]=0 
NI_22 (L1Cache) : [L2Cache]=1247651 [L1Cache]=149975 [Directory]=0 
NI_23 (L1Cache) : [L2Cache]=815857 [L1Cache]=167919 [Directory]=0 
L1_L2_flits_transferred = 7845170
L1_out_flits = 4425442
L2_out_flits = 3419728
-------------
Average Link Utilization :: 0.0259152 flits/cycle
total_flits_on_link = 27960952
-------------
Total VC Load [0] = 13491412 flits
Total VC Load [1] = 250428 flits
Total VC Load [2] = 0 flits
Total VC Load [3] = 11706508 flits
Total VC Load [4] = 2512604 flits
-------------
Average VC Load [0] = 1.10038 flits/cycle 
Average VC Load [1] = 0.0204253 flits/cycle 
Average VC Load [2] = 0 flits/cycle 
Average VC Load [3] = 0.954801 flits/cycle 
Average VC Load [4] = 0.204932 flits/cycle 
-------------
Average network latency = 19.9472
-------------
Dynamic_Link_Power = 1.01081
Static_Link_Power = 3.91128
Total_Link_Power = 4.9221
Total Link Area = 2.17382e+07 uM^2 
Router Dynamic Power:
       Input buffer: 0.0614988, Crossbar: 0.163735, VC allocator: 0, SW allocator: 0.00822594, Clock: 1.0328, Total: 1.26626
Router Static Power:
       Input buffer: 1.21774, Crossbar: 1.31949, VC allocator: 0, SW allocator: 0.0078226, Clock: 0.197854, Total: 2.74292
Router Total Power: 4.00917
Dynamic_Router_Power = 1.26626
Static_Router_Power = 2.74292
Total_Router_Power = 4.00917
Area:
Input buffer: 6.02853e-06, Crossbar: 8.39443e-05, VC allocator: 0, SW allocator: 2.45287e-08

Total_Dynamic_Power = 2.27707
Total_Static_Power = 6.6542
Total_Power = 8.93127
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  194312
L1_GETX  824616
L1_UPGRADE  16633
L1_PUTX  680333
L1_PUTX_old  1700
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  14870
L2_Replacement_clean  12
Mem_Data  18978
WB_Data  14036
WB_Data_clean  1
Ack  84
Ack_all  53
Unblock  13994
Unblock_Cancel  0
Exclusive_Unblock  614157

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  45
NP  L1_GETX  18933
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  3121
SS  L1_GETX  6442
SS  L1_UPGRADE  7482
SS  L1_PUTX  121
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  53
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  108288
M  L1_GETX  419256
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  14779
M  L2_Replacement_clean  7

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  13994
MT  L1_GETX  53711
MT  L1_PUTX  546142
MT  L1_PUTX_old  1700
MT  L2_Replacement  38
MT  L2_Replacement_clean  5

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  38
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  5
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  84
S_I  Ack_all  53

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  45

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  69
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  18933

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  31339
SS_MB  L1_GETX  8510
SS_MB  L1_UPGRADE  8895
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Unblock_Cancel  0 <-- 
SS_MB  Exclusive_Unblock  13924

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  10998
MT_MB  L1_GETX  317154
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  113880
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Unblock_Cancel  0 <-- 
MT_MB  Exclusive_Unblock  600233

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  16160
MT_IIB  L1_GETX  323
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  19808
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  13993
MT_IIB  WB_Data_clean  1
MT_IIB  Unblock  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 
MT_IB  Unblock_Cancel  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  10367
MT_SB  L1_GETX  218
MT_SB  L1_UPGRADE  256
MT_SB  L1_PUTX  382
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  13994

 --- L1Cache ---
 - Event Counts -
Load  212252
Ifetch  0
Store  973556
Inv  15771
L1_Replacement  612377
Fwd_GETX  53711
Fwd_GETS  13994
Fwd_GET_INSTR  0
Data  6404
Data_Exclusive  108333
DataS_fromL1  13994
Data_all_Acks  495059
Ack  9187
Ack_all  13886
WB_Ack  548345

 - Transitions -
NP  Load  121044
NP  Ifetch  0 <-- 
NP  Store  481531
NP  Inv  5720
NP  L1_Replacement  0 <-- 

I  Load  4404
I  Ifetch  0 <-- 
I  Store  16678
I  Inv  7
I  L1_Replacement  38923

S  Load  5514
S  Ifetch  0 <-- 
S  Store  7615
S  Inv  9631
S  L1_Replacement  13228

E  Load  16877
E  Ifetch  0 <-- 
E  Store  39776
E  Inv  0 <-- 
E  L1_Replacement  63394
E  Fwd_GETX  2039
E  Fwd_GETS  3124
E  Fwd_GET_INSTR  0 <-- 

M  Load  58037
M  Ifetch  0 <-- 
M  Store  387081
M  Inv  43
M  L1_Replacement  484951
M  Fwd_GETX  49972
M  Fwd_GETS  10367
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  116
IS  L1_Replacement  2770
IS  Data_Exclusive  108333
IS  DataS_fromL1  13958
IS  Data_all_Acks  3041

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  121
IM  L1_Replacement  8290
IM  Data  6404
IM  Data_all_Acks  491938
IM  Ack  43

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  133
SM  L1_Replacement  821
SM  Ack  9144
SM  Ack_all  13886

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  36
IS_I  Data_all_Acks  80

M_I  Load  6374
M_I  Ifetch  0 <-- 
M_I  Store  40819
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  1700
M_I  Fwd_GETS  503
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  546142

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  2
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  56
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  2203

 --- Directory ---
 - Event Counts -
Fetch  0
Data  0
Memory_Data  0
Memory_Ack  0

 - Transitions -


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:9683 full:0 size:[binsize: 1 max: 2 count: 9683 average: 1.00021 | standard deviation: 0.0143725 | 0 9681 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:10043 full:0 size:[binsize: 1 max: 2 count: 10043 average: 1.0001 | standard deviation: 0.00997907 | 0 10042 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:10205 full:0 size:[binsize: 1 max: 2 count: 10205 average: 1.00029 | standard deviation: 0.0171465 | 0 10202 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:10060 full:0 size:[binsize: 1 max: 2 count: 10060 average: 1.0004 | standard deviation: 0.0199413 | 0 10056 4 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestFromL2Cache] stats - msgs:10094 full:0 size:[binsize: 1 max: 1 count: 10094 average:     1 | standard deviation: 0 | 0 10094 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestFromL2Cache] stats - msgs:10089 full:0 size:[binsize: 1 max: 2 count: 10089 average: 1.0001 | standard deviation: 0.00995629 | 0 10088 1 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestFromL2Cache] stats - msgs:11528 full:0 size:[binsize: 1 max: 2 count: 11528 average: 1.00121 | standard deviation: 0.0348502 | 0 11514 14 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestFromL2Cache] stats - msgs:10023 full:0 size:[binsize: 1 max: 2 count: 10023 average: 1.0001 | standard deviation: 0.00998902 | 0 10022 1 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:140115 full:0 size:[binsize: 1 max: 5 count: 140115 average: 1.01425 | standard deviation: 0.133576 | 0 138363 1529 203 19 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:137213 full:0 size:[binsize: 1 max: 6 count: 137213 average: 1.01422 | standard deviation: 0.136164 | 0 135516 1488 173 29 5 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:143018 full:0 size:[binsize: 1 max: 11 count: 143018 average: 1.06243 | standard deviation: 0.557202 | 0 139688 1854 399 197 165 155 150 138 122 92 58 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:136960 full:0 size:[binsize: 1 max: 6 count: 136960 average: 1.01771 | standard deviation: 0.158691 | 0 134955 1675 261 50 17 2 ]
MessageBuffer: [Chip 0 4, L2Cache, responseFromL2Cache] stats - msgs:137267 full:0 size:[binsize: 1 max: 6 count: 137267 average: 1.0181 | standard deviation: 0.159498 | 0 135207 1717 280 48 12 3 ]
MessageBuffer: [Chip 0 5, L2Cache, responseFromL2Cache] stats - msgs:138014 full:0 size:[binsize: 1 max: 9 count: 138014 average: 1.02377 | standard deviation: 0.195057 | 0 135441 2071 370 85 30 11 4 1 1 ]
MessageBuffer: [Chip 0 6, L2Cache, responseFromL2Cache] stats - msgs:139882 full:0 size:[binsize: 1 max: 11 count: 139882 average: 1.02649 | standard deviation: 0.225611 | 0 137186 2054 449 108 48 16 7 4 4 4 2 ]
MessageBuffer: [Chip 0 7, L2Cache, responseFromL2Cache] stats - msgs:139443 full:0 size:[binsize: 1 max: 14 count: 139443 average: 1.04231 | standard deviation: 0.331494 | 0 135772 2521 659 263 96 50 30 16 12 4 11 5 3 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:78722 full:0 size:[binsize: 1 max: 1 count: 78722 average:     1 | standard deviation: 0 | 0 78722 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:77571 full:0 size:[binsize: 1 max: 1 count: 77571 average:     1 | standard deviation: 0 | 0 77571 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:79797 full:0 size:[binsize: 1 max: 1 count: 79797 average:     1 | standard deviation: 0 | 0 79797 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:77443 full:0 size:[binsize: 1 max: 1 count: 77443 average:     1 | standard deviation: 0 | 0 77443 ]
MessageBuffer: [Chip 0 4, L2Cache, unblockToL2Cache] stats - msgs:77601 full:0 size:[binsize: 1 max: 1 count: 77601 average:     1 | standard deviation: 0 | 0 77601 ]
MessageBuffer: [Chip 0 5, L2Cache, unblockToL2Cache] stats - msgs:77972 full:0 size:[binsize: 1 max: 1 count: 77972 average:     1 | standard deviation: 0 | 0 77972 ]
MessageBuffer: [Chip 0 6, L2Cache, unblockToL2Cache] stats - msgs:80395 full:0 size:[binsize: 1 max: 1 count: 80395 average:     1 | standard deviation: 0 | 0 80395 ]
MessageBuffer: [Chip 0 7, L2Cache, unblockToL2Cache] stats - msgs:78650 full:0 size:[binsize: 1 max: 1 count: 78650 average:     1 | standard deviation: 0 | 0 78650 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:148154 full:0 size:[binsize: 1 max: 2 count: 148154 average: 1.00455 | standard deviation: 0.0672986 | 0 147480 674 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:145502 full:0 size:[binsize: 1 max: 3 count: 145502 average: 1.00434 | standard deviation: 0.0662182 | 0 144874 624 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:151394 full:0 size:[binsize: 1 max: 14 count: 151394 average: 1.06833 | standard deviation: 0.69358 | 0 148997 898 176 168 157 150 151 142 147 139 124 96 48 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:145259 full:0 size:[binsize: 1 max: 3 count: 145259 average: 1.00538 | standard deviation: 0.0744899 | 0 144491 754 14 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestToL2Cache] stats - msgs:145564 full:0 size:[binsize: 1 max: 3 count: 145564 average: 1.00484 | standard deviation: 0.0700854 | 0 144867 690 7 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestToL2Cache] stats - msgs:146324 full:0 size:[binsize: 1 max: 3 count: 146324 average: 1.00513 | standard deviation: 0.0724477 | 0 145583 731 10 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestToL2Cache] stats - msgs:149693 full:0 size:[binsize: 1 max: 13 count: 149693 average: 1.20739 | standard deviation: 1.12596 | 0 142852 1422 791 696 680 648 630 637 632 416 227 60 2 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestToL2Cache] stats - msgs:147727 full:0 size:[binsize: 1 max: 3 count: 147727 average: 1.00499 | standard deviation: 0.0709673 | 0 146995 727 5 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1656 full:0 size:[binsize: 1 max: 1 count: 1656 average:     1 | standard deviation: 0 | 0 1656 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1763 full:0 size:[binsize: 1 max: 1 count: 1763 average:     1 | standard deviation: 0 | 0 1763 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1882 full:0 size:[binsize: 1 max: 1 count: 1882 average:     1 | standard deviation: 0 | 0 1882 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:1779 full:0 size:[binsize: 1 max: 1 count: 1779 average:     1 | standard deviation: 0 | 0 1779 ]
MessageBuffer: [Chip 0 4, L2Cache, responseToL2Cache] stats - msgs:1821 full:0 size:[binsize: 1 max: 1 count: 1821 average:     1 | standard deviation: 0 | 0 1821 ]
MessageBuffer: [Chip 0 5, L2Cache, responseToL2Cache] stats - msgs:1791 full:0 size:[binsize: 1 max: 1 count: 1791 average:     1 | standard deviation: 0 | 0 1791 ]
MessageBuffer: [Chip 0 6, L2Cache, responseToL2Cache] stats - msgs:1728 full:0 size:[binsize: 1 max: 1 count: 1728 average:     1 | standard deviation: 0 | 0 1728 ]
MessageBuffer: [Chip 0 7, L2Cache, responseToL2Cache] stats - msgs:1754 full:0 size:[binsize: 1 max: 1 count: 1754 average:     1 | standard deviation: 0 | 0 1754 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:50053 full:412467 size:[binsize: 1 max: 20 count: 50053 average: 19.3774 | standard deviation: 2.96131 | 0 464 187 147 145 141 134 125 116 113 107 103 105 112 110 105 108 112 115 106 47398 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:231844 full:1797354 size:[binsize: 1 max: 20 count: 231844 average: 19.1568 | standard deviation: 3.32039 | 0 1720 1393 1040 1054 913 956 859 859 795 846 828 830 814 829 818 835 848 873 944 213790 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:3195 full:23531 size:[binsize: 1 max: 20 count: 3195 average: 17.7549 | standard deviation: 5.91232 | 0 303 15 9 9 6 6 8 8 7 7 6 7 8 7 8 9 8 6 8 2750 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:292 full:0 size:[binsize: 1 max: 4 count: 292 average: 1.02397 | standard deviation: 0.227038 | 0 288 2 1 1 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:283 full:0 size:[binsize: 1 max: 1 count: 283 average:     1 | standard deviation: 0 | 0 283 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:277 full:0 size:[binsize: 1 max: 1 count: 277 average:     1 | standard deviation: 0 | 0 277 ]
MessageBuffer: [Chip 0 8, L1Cache, requestFromL1Cache] stats - msgs:277 full:0 size:[binsize: 1 max: 1 count: 277 average:     1 | standard deviation: 0 | 0 277 ]
MessageBuffer: [Chip 0 9, L1Cache, requestFromL1Cache] stats - msgs:267 full:0 size:[binsize: 1 max: 1 count: 267 average:     1 | standard deviation: 0 | 0 267 ]
MessageBuffer: [Chip 0 10, L1Cache, requestFromL1Cache] stats - msgs:244 full:0 size:[binsize: 1 max: 1 count: 244 average:     1 | standard deviation: 0 | 0 244 ]
MessageBuffer: [Chip 0 11, L1Cache, requestFromL1Cache] stats - msgs:80915 full:563310 size:[binsize: 1 max: 20 count: 80915 average: 18.3815 | standard deviation: 4.48201 | 0 1255 1105 612 645 543 591 541 566 516 541 541 542 519 572 582 587 589 599 680 68789 ]
MessageBuffer: [Chip 0 12, L1Cache, requestFromL1Cache] stats - msgs:78545 full:663831 size:[binsize: 1 max: 20 count: 78545 average: 19.7385 | standard deviation: 1.87675 | 0 186 157 102 98 84 89 85 89 83 87 86 92 100 103 98 106 111 111 118 76560 ]
MessageBuffer: [Chip 0 13, L1Cache, requestFromL1Cache] stats - msgs:129025 full:1081757 size:[binsize: 1 max: 20 count: 129025 average: 19.7032 | standard deviation: 1.98501 | 0 289 278 200 205 174 170 166 174 173 174 170 174 183 185 194 189 188 213 211 125315 ]
MessageBuffer: [Chip 0 14, L1Cache, requestFromL1Cache] stats - msgs:363640 full:3250493 size:[binsize: 1 max: 20 count: 363640 average: 19.697 | standard deviation: 1.99866 | 0 746 717 584 596 555 561 555 546 503 498 496 499 513 528 510 528 540 557 572 353036 ]
MessageBuffer: [Chip 0 15, L1Cache, requestFromL1Cache] stats - msgs:240196 full:2155566 size:[binsize: 1 max: 20 count: 240196 average: 19.5158 | standard deviation: 2.52703 | 0 945 796 602 596 564 538 541 514 508 517 531 546 553 534 519 541 544 557 563 229187 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:3727 full:9116 size:[binsize: 1 max: 20 count: 3727 average: 5.48216 | standard deviation: 6.36856 | 0 1361 596 309 246 146 122 97 61 35 37 35 34 39 36 32 32 29 25 185 270 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2979 full:6351 size:[binsize: 1 max: 20 count: 2979 average: 3.9473 | standard deviation: 5.50984 | 0 1360 608 287 191 76 51 18 16 16 8 6 12 16 11 11 10 11 8 94 169 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:804 full:3357 size:[binsize: 1 max: 20 count: 804 average: 6.051 | standard deviation: 7.41166 | 0 393 72 47 32 21 19 8 6 10 7 3 3 6 2 2 3 2 5 61 102 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:296 full:0 size:[binsize: 1 max: 4 count: 296 average: 1.02365 | standard deviation: 0.225494 | 0 292 2 1 1 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:283 full:0 size:[binsize: 1 max: 1 count: 283 average:     1 | standard deviation: 0 | 0 283 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:277 full:0 size:[binsize: 1 max: 1 count: 277 average:     1 | standard deviation: 0 | 0 277 ]
MessageBuffer: [Chip 0 8, L1Cache, responseFromL1Cache] stats - msgs:279 full:0 size:[binsize: 1 max: 2 count: 279 average: 1.00358 | standard deviation: 0.059976 | 0 278 1 ]
MessageBuffer: [Chip 0 9, L1Cache, responseFromL1Cache] stats - msgs:267 full:0 size:[binsize: 1 max: 2 count: 267 average: 1.00375 | standard deviation: 0.0613139 | 0 266 1 ]
MessageBuffer: [Chip 0 10, L1Cache, responseFromL1Cache] stats - msgs:244 full:0 size:[binsize: 1 max: 1 count: 244 average:     1 | standard deviation: 0 | 0 244 ]
MessageBuffer: [Chip 0 11, L1Cache, responseFromL1Cache] stats - msgs:213 full:0 size:[binsize: 1 max: 2 count: 213 average: 1.00469 | standard deviation: 0.0686803 | 0 212 1 ]
MessageBuffer: [Chip 0 12, L1Cache, responseFromL1Cache] stats - msgs:524 full:4087 size:[binsize: 1 max: 20 count: 524 average: 10.3702 | standard deviation: 8.51935 | 0 128 51 33 25 8 12 5 5 4 5 6 3 4 3 3 2 1 2 74 150 ]
MessageBuffer: [Chip 0 13, L1Cache, responseFromL1Cache] stats - msgs:1499 full:5060 size:[binsize: 1 max: 20 count: 1499 average: 7.88793 | standard deviation: 7.16876 | 0 321 195 134 101 62 63 39 47 35 25 25 25 24 25 16 23 21 20 117 181 ]
MessageBuffer: [Chip 0 14, L1Cache, responseFromL1Cache] stats - msgs:40940 full:5873 size:[binsize: 1 max: 20 count: 40940 average: 2.67291 | standard deviation: 2.48306 | 0 12901 12421 7400 4017 1589 946 419 288 145 90 54 45 47 47 33 42 34 38 157 227 ]
MessageBuffer: [Chip 0 15, L1Cache, responseFromL1Cache] stats - msgs:44574 full:4350 size:[binsize: 1 max: 20 count: 44574 average: 2.38942 | standard deviation: 2.12508 | 0 16375 13926 6956 4120 1222 790 279 194 89 86 62 49 38 34 21 21 22 18 114 158 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:26337 full:0 size:[binsize: 1 max: 8 count: 26337 average: 3.92987 | standard deviation: 0.853394 | 0 433 636 4279 17392 2565 671 348 13 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:116827 full:0 size:[binsize: 1 max: 8 count: 116827 average: 3.82739 | standard deviation: 0.579356 | 0 1720 1839 14470 96578 1491 540 184 5 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:1788 full:0 size:[binsize: 1 max: 8 count: 1788 average: 4.04418 | standard deviation: 1.49575 | 0 180 54 226 753 311 151 112 1 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:164 full:0 size:[binsize: 1 max: 3 count: 164 average: 1.02439 | standard deviation: 0.191859 | 0 161 2 1 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:161 full:0 size:[binsize: 1 max: 1 count: 161 average:     1 | standard deviation: 0 | 0 161 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:158 full:0 size:[binsize: 1 max: 1 count: 158 average:     1 | standard deviation: 0 | 0 158 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:154 full:0 size:[binsize: 1 max: 1 count: 154 average:     1 | standard deviation: 0 | 0 154 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:155 full:0 size:[binsize: 1 max: 1 count: 155 average:     1 | standard deviation: 0 | 0 155 ]
MessageBuffer: [Chip 0 8, L1Cache, unblockFromL1Cache] stats - msgs:161 full:0 size:[binsize: 1 max: 1 count: 161 average:     1 | standard deviation: 0 | 0 161 ]
MessageBuffer: [Chip 0 9, L1Cache, unblockFromL1Cache] stats - msgs:153 full:0 size:[binsize: 1 max: 1 count: 153 average:     1 | standard deviation: 0 | 0 153 ]
MessageBuffer: [Chip 0 10, L1Cache, unblockFromL1Cache] stats - msgs:150 full:0 size:[binsize: 1 max: 1 count: 150 average:     1 | standard deviation: 0 | 0 150 ]
MessageBuffer: [Chip 0 11, L1Cache, unblockFromL1Cache] stats - msgs:40676 full:0 size:[binsize: 1 max: 7 count: 40676 average: 3.76591 | standard deviation: 0.71419 | 0 1261 1007 5152 32238 710 207 101 ]
MessageBuffer: [Chip 0 12, L1Cache, unblockFromL1Cache] stats - msgs:39467 full:0 size:[binsize: 1 max: 7 count: 39467 average: 3.91274 | standard deviation: 0.456822 | 0 181 264 3589 34619 533 160 121 ]
MessageBuffer: [Chip 0 13, L1Cache, unblockFromL1Cache] stats - msgs:65132 full:0 size:[binsize: 1 max: 7 count: 65132 average: 3.90185 | standard deviation: 0.522395 | 0 324 712 7417 54028 2013 507 131 ]
MessageBuffer: [Chip 0 14, L1Cache, unblockFromL1Cache] stats - msgs:198454 full:0 size:[binsize: 1 max: 8 count: 198454 average: 3.93765 | standard deviation: 0.921282 | 0 1856 10159 41910 95841 42469 5724 475 20 ]
MessageBuffer: [Chip 0 15, L1Cache, unblockFromL1Cache] stats - msgs:138214 full:0 size:[binsize: 1 max: 8 count: 138214 average: 4.04075 | standard deviation: 1.05821 | 0 1535 8344 29270 53004 36952 8098 997 14 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:2975 full:0 size:[binsize: 1 max: 30 count: 2975 average: 1.78622 | standard deviation: 3.58014 | 0 2744 25 25 17 15 14 16 10 4 5 7 9 7 8 4 2 7 5 6 2 4 2 3 2 9 10 3 5 4 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2386 full:0 size:[binsize: 1 max: 22 count: 2386 average: 1.70327 | standard deviation: 3.01596 | 0 2233 8 6 4 2 4 6 14 6 10 12 14 13 5 5 6 6 6 9 10 6 1 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:680 full:0 size:[binsize: 1 max: 10 count: 680 average: 1.52794 | standard deviation: 1.61637 | 0 591 15 15 15 7 14 4 8 8 3 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:293 full:0 size:[binsize: 1 max: 1 count: 293 average:     1 | standard deviation: 0 | 0 293 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:283 full:0 size:[binsize: 1 max: 1 count: 283 average:     1 | standard deviation: 0 | 0 283 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:277 full:0 size:[binsize: 1 max: 1 count: 277 average:     1 | standard deviation: 0 | 0 277 ]
MessageBuffer: [Chip 0 8, L1Cache, requestToL1Cache] stats - msgs:278 full:0 size:[binsize: 1 max: 1 count: 278 average:     1 | standard deviation: 0 | 0 278 ]
MessageBuffer: [Chip 0 9, L1Cache, requestToL1Cache] stats - msgs:267 full:0 size:[binsize: 1 max: 1 count: 267 average:     1 | standard deviation: 0 | 0 267 ]
MessageBuffer: [Chip 0 10, L1Cache, requestToL1Cache] stats - msgs:244 full:0 size:[binsize: 1 max: 1 count: 244 average:     1 | standard deviation: 0 | 0 244 ]
MessageBuffer: [Chip 0 11, L1Cache, requestToL1Cache] stats - msgs:213 full:0 size:[binsize: 1 max: 1 count: 213 average:     1 | standard deviation: 0 | 0 213 ]
MessageBuffer: [Chip 0 12, L1Cache, requestToL1Cache] stats - msgs:420 full:0 size:[binsize: 1 max: 32 count: 420 average: 7.05952 | standard deviation: 9.71503 | 0 273 4 7 1 3 1 2 5 4 7 4 5 4 10 2 3 2 1 3 5 12 11 8 5 1 2 8 6 2 12 6 1 ]
MessageBuffer: [Chip 0 13, L1Cache, requestToL1Cache] stats - msgs:1177 full:0 size:[binsize: 1 max: 19 count: 1177 average: 2.1011 | standard deviation: 3.35778 | 0 1020 14 13 13 12 7 10 4 6 7 7 8 15 14 10 8 2 3 4 ]
MessageBuffer: [Chip 0 14, L1Cache, requestToL1Cache] stats - msgs:35335 full:0 size:[binsize: 1 max: 18 count: 35335 average: 1.03221 | standard deviation: 0.537336 | 0 35148 32 22 12 11 17 12 13 12 15 12 6 7 5 4 1 5 1 ]
MessageBuffer: [Chip 0 15, L1Cache, requestToL1Cache] stats - msgs:38084 full:0 size:[binsize: 1 max: 25 count: 38084 average: 1.03589 | standard deviation: 0.770078 | 0 37955 15 15 11 6 6 7 2 2 1 1 3 3 2 1 5 6 7 5 7 5 5 9 1 4 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:51002 full:0 size:[binsize: 1 max: 1 count: 51002 average:     1 | standard deviation: 0 | 0 51002 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:232189 full:0 size:[binsize: 1 max: 1 count: 232189 average:     1 | standard deviation: 0 | 0 232189 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:3295 full:0 size:[binsize: 1 max: 1 count: 3295 average:     1 | standard deviation: 0 | 0 3295 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:294 full:0 size:[binsize: 1 max: 1 count: 294 average:     1 | standard deviation: 0 | 0 294 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:283 full:0 size:[binsize: 1 max: 1 count: 283 average:     1 | standard deviation: 0 | 0 283 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:282 full:0 size:[binsize: 1 max: 1 count: 282 average:     1 | standard deviation: 0 | 0 282 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:277 full:0 size:[binsize: 1 max: 1 count: 277 average:     1 | standard deviation: 0 | 0 277 ]
MessageBuffer: [Chip 0 8, L1Cache, responseToL1Cache] stats - msgs:277 full:0 size:[binsize: 1 max: 1 count: 277 average:     1 | standard deviation: 0 | 0 277 ]
MessageBuffer: [Chip 0 9, L1Cache, responseToL1Cache] stats - msgs:267 full:0 size:[binsize: 1 max: 1 count: 267 average:     1 | standard deviation: 0 | 0 267 ]
MessageBuffer: [Chip 0 10, L1Cache, responseToL1Cache] stats - msgs:244 full:0 size:[binsize: 1 max: 1 count: 244 average:     1 | standard deviation: 0 | 0 244 ]
MessageBuffer: [Chip 0 11, L1Cache, responseToL1Cache] stats - msgs:81025 full:0 size:[binsize: 1 max: 1 count: 81025 average:     1 | standard deviation: 0 | 0 81025 ]
MessageBuffer: [Chip 0 12, L1Cache, responseToL1Cache] stats - msgs:78668 full:0 size:[binsize: 1 max: 1 count: 78668 average:     1 | standard deviation: 0 | 0 78668 ]
MessageBuffer: [Chip 0 13, L1Cache, responseToL1Cache] stats - msgs:129588 full:0 size:[binsize: 1 max: 1 count: 129588 average:     1 | standard deviation: 0 | 0 129588 ]
MessageBuffer: [Chip 0 14, L1Cache, responseToL1Cache] stats - msgs:370386 full:0 size:[binsize: 1 max: 1 count: 370386 average:     1 | standard deviation: 0 | 0 370386 ]
MessageBuffer: [Chip 0 15, L1Cache, responseToL1Cache] stats - msgs:246849 full:0 size:[binsize: 1 max: 1 count: 246849 average:     1 | standard deviation: 0 | 0 246849 ]
ruby_n_accesses[global_load] = 253930
ruby_n_accesses[global_store] = 252835
ruby_n_accesses[global_atomic] = 867107
ruby_n_accesses[local_load] = 0
ruby_n_accesses[local_store] = 0
ruby_n_mem_accesses[global_load] = 205876
ruby_n_mem_accesses[global_store] = 208913
ruby_n_mem_accesses[global_atomic] = 723768
ruby_n_mem_accesses[local_load] = 0
ruby_n_mem_accesses[local_store] = 0
ruby_stall[ruby_unready] = 8578923
ruby_stall[mshrs_hit_full] = 109713
ruby_stall[mshrs_miss_full] = 96352
ruby_stall[mshr_write_to_pending] = 506444
ruby_stall[mshr_same_warp_second_W] = 0
ruby_stall[mshr_same_warp_WR] = 0
ruby_stall[mshr_diff_warp_RWR] = 0
