
ubuntu-preinstalled/xauth:     file format elf32-littlearm


Disassembly of section .init:

00001a4c <.init>:
    1a4c:	push	{r3, lr}
    1a50:	bl	2068 <close@plt+0x288>
    1a54:	pop	{r3, pc}

Disassembly of section .plt:

00001a58 <fdopen@plt-0x14>:
    1a58:	push	{lr}		; (str lr, [sp, #-4]!)
    1a5c:	ldr	lr, [pc, #4]	; 1a68 <fdopen@plt-0x4>
    1a60:	add	lr, pc, lr
    1a64:	ldr	pc, [lr, #8]!
    1a68:	andeq	r5, r1, ip, lsl r4

00001a6c <fdopen@plt>:
    1a6c:	add	ip, pc, #0, 12
    1a70:	add	ip, ip, #86016	; 0x15000
    1a74:	ldr	pc, [ip, #1052]!	; 0x41c

00001a78 <calloc@plt>:
    1a78:	add	ip, pc, #0, 12
    1a7c:	add	ip, ip, #86016	; 0x15000
    1a80:	ldr	pc, [ip, #1044]!	; 0x414

00001a84 <strcmp@plt>:
    1a84:	add	ip, pc, #0, 12
    1a88:	add	ip, ip, #86016	; 0x15000
    1a8c:	ldr	pc, [ip, #1036]!	; 0x40c

00001a90 <__cxa_finalize@plt>:
    1a90:	add	ip, pc, #0, 12
    1a94:	add	ip, ip, #86016	; 0x15000
    1a98:	ldr	pc, [ip, #1028]!	; 0x404

00001a9c <strtol@plt>:
    1a9c:	add	ip, pc, #0, 12
    1aa0:	add	ip, ip, #86016	; 0x15000
    1aa4:	ldr	pc, [ip, #1020]!	; 0x3fc

00001aa8 <XauWriteAuth@plt>:
    1aa8:	add	ip, pc, #0, 12
    1aac:	add	ip, ip, #86016	; 0x15000
    1ab0:	ldr	pc, [ip, #1012]!	; 0x3f4

00001ab4 <fopen@plt>:
    1ab4:	add	ip, pc, #0, 12
    1ab8:	add	ip, ip, #86016	; 0x15000
    1abc:	ldr	pc, [ip, #1004]!	; 0x3ec

00001ac0 <fflush@plt>:
    1ac0:	add	ip, pc, #0, 12
    1ac4:	add	ip, ip, #86016	; 0x15000
    1ac8:	ldr	pc, [ip, #996]!	; 0x3e4

00001acc <free@plt>:
    1acc:			; <UNDEFINED> instruction: 0xe7fd4778
    1ad0:	add	ip, pc, #0, 12
    1ad4:	add	ip, ip, #86016	; 0x15000
    1ad8:	ldr	pc, [ip, #984]!	; 0x3d8

00001adc <fgets@plt>:
    1adc:	add	ip, pc, #0, 12
    1ae0:	add	ip, ip, #86016	; 0x15000
    1ae4:	ldr	pc, [ip, #976]!	; 0x3d0

00001ae8 <_exit@plt>:
    1ae8:	add	ip, pc, #0, 12
    1aec:	add	ip, ip, #86016	; 0x15000
    1af0:	ldr	pc, [ip, #968]!	; 0x3c8

00001af4 <memcpy@plt>:
    1af4:	add	ip, pc, #0, 12
    1af8:	add	ip, ip, #86016	; 0x15000
    1afc:	ldr	pc, [ip, #960]!	; 0x3c0

00001b00 <signal@plt>:
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #86016	; 0x15000
    1b08:	ldr	pc, [ip, #952]!	; 0x3b8

00001b0c <memcmp@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #86016	; 0x15000
    1b14:	ldr	pc, [ip, #944]!	; 0x3b0

00001b18 <inet_ntoa@plt>:
    1b18:			; <UNDEFINED> instruction: 0xe7fd4778
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #86016	; 0x15000
    1b24:	ldr	pc, [ip, #932]!	; 0x3a4

00001b28 <XauUnlockAuth@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #86016	; 0x15000
    1b30:	ldr	pc, [ip, #924]!	; 0x39c

00001b34 <gethostbyaddr@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #86016	; 0x15000
    1b3c:	ldr	pc, [ip, #916]!	; 0x394

00001b40 <strdup@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #86016	; 0x15000
    1b48:	ldr	pc, [ip, #908]!	; 0x38c

00001b4c <__stack_chk_fail@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #86016	; 0x15000
    1b54:	ldr	pc, [ip, #900]!	; 0x384

00001b58 <unlink@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #86016	; 0x15000
    1b60:	ldr	pc, [ip, #892]!	; 0x37c

00001b64 <realloc@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #86016	; 0x15000
    1b6c:	ldr	pc, [ip, #884]!	; 0x374

00001b70 <XSecurityFreeXauth@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #86016	; 0x15000
    1b78:	ldr	pc, [ip, #876]!	; 0x36c

00001b7c <__xstat@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #86016	; 0x15000
    1b84:	ldr	pc, [ip, #868]!	; 0x364

00001b88 <__memcpy_chk@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #86016	; 0x15000
    1b90:	ldr	pc, [ip, #860]!	; 0x35c

00001b94 <fwrite@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #86016	; 0x15000
    1b9c:	ldr	pc, [ip, #852]!	; 0x354

00001ba0 <XSecurityGenerateAuthorization@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #86016	; 0x15000
    1ba8:	ldr	pc, [ip, #844]!	; 0x34c

00001bac <__stpcpy_chk@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #86016	; 0x15000
    1bb4:	ldr	pc, [ip, #836]!	; 0x344

00001bb8 <strcpy@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #86016	; 0x15000
    1bc0:	ldr	pc, [ip, #828]!	; 0x33c

00001bc4 <puts@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #86016	; 0x15000
    1bcc:	ldr	pc, [ip, #820]!	; 0x334

00001bd0 <malloc@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #86016	; 0x15000
    1bd8:	ldr	pc, [ip, #812]!	; 0x32c

00001bdc <XauLockAuth@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #86016	; 0x15000
    1be4:	ldr	pc, [ip, #804]!	; 0x324

00001be8 <__libc_start_main@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #86016	; 0x15000
    1bf0:	ldr	pc, [ip, #796]!	; 0x31c

00001bf4 <XmuGetHostname@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #86016	; 0x15000
    1bfc:	ldr	pc, [ip, #788]!	; 0x314

00001c00 <XOpenDisplay@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #86016	; 0x15000
    1c08:	ldr	pc, [ip, #780]!	; 0x30c

00001c0c <__ctype_tolower_loc@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #86016	; 0x15000
    1c14:	ldr	pc, [ip, #772]!	; 0x304

00001c18 <__gmon_start__@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #86016	; 0x15000
    1c20:	ldr	pc, [ip, #764]!	; 0x2fc

00001c24 <open@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #86016	; 0x15000
    1c2c:	ldr	pc, [ip, #756]!	; 0x2f4

00001c30 <rename@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #86016	; 0x15000
    1c38:	ldr	pc, [ip, #748]!	; 0x2ec

00001c3c <__ctype_b_loc@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #86016	; 0x15000
    1c44:	ldr	pc, [ip, #740]!	; 0x2e4

00001c48 <exit@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #86016	; 0x15000
    1c50:	ldr	pc, [ip, #732]!	; 0x2dc

00001c54 <XauDisposeAuth@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #86016	; 0x15000
    1c5c:	ldr	pc, [ip, #724]!	; 0x2d4

00001c60 <strlen@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #86016	; 0x15000
    1c68:	ldr	pc, [ip, #716]!	; 0x2cc

00001c6c <strchr@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #86016	; 0x15000
    1c74:	ldr	pc, [ip, #708]!	; 0x2c4

00001c78 <XSetErrorHandler@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #86016	; 0x15000
    1c80:	ldr	pc, [ip, #700]!	; 0x2bc

00001c84 <__errno_location@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #86016	; 0x15000
    1c8c:	ldr	pc, [ip, #692]!	; 0x2b4

00001c90 <__strcat_chk@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #86016	; 0x15000
    1c98:	ldr	pc, [ip, #684]!	; 0x2ac

00001c9c <__sprintf_chk@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #86016	; 0x15000
    1ca4:	ldr	pc, [ip, #676]!	; 0x2a4

00001ca8 <XGetErrorText@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #86016	; 0x15000
    1cb0:	ldr	pc, [ip, #668]!	; 0x29c

00001cb4 <memset@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #86016	; 0x15000
    1cbc:	ldr	pc, [ip, #660]!	; 0x294

00001cc0 <strncpy@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #86016	; 0x15000
    1cc8:	ldr	pc, [ip, #652]!	; 0x28c

00001ccc <XSync@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #86016	; 0x15000
    1cd4:	ldr	pc, [ip, #644]!	; 0x284

00001cd8 <__printf_chk@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #86016	; 0x15000
    1ce0:	ldr	pc, [ip, #636]!	; 0x27c

00001ce4 <write@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #86016	; 0x15000
    1cec:	ldr	pc, [ip, #628]!	; 0x274

00001cf0 <fileno@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #86016	; 0x15000
    1cf8:	ldr	pc, [ip, #620]!	; 0x26c

00001cfc <XSecurityAllocXauth@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #86016	; 0x15000
    1d04:	ldr	pc, [ip, #612]!	; 0x264

00001d08 <__fprintf_chk@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #86016	; 0x15000
    1d10:	ldr	pc, [ip, #604]!	; 0x25c

00001d14 <access@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #86016	; 0x15000
    1d1c:	ldr	pc, [ip, #596]!	; 0x254

00001d20 <fclose@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #86016	; 0x15000
    1d28:	ldr	pc, [ip, #588]!	; 0x24c

00001d2c <XSecurityQueryExtension@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #86016	; 0x15000
    1d34:	ldr	pc, [ip, #580]!	; 0x244

00001d38 <strrchr@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #86016	; 0x15000
    1d40:	ldr	pc, [ip, #572]!	; 0x23c

00001d44 <fputc@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #86016	; 0x15000
    1d4c:	ldr	pc, [ip, #564]!	; 0x234

00001d50 <putc@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #86016	; 0x15000
    1d58:	ldr	pc, [ip, #556]!	; 0x22c

00001d5c <freeaddrinfo@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #86016	; 0x15000
    1d64:	ldr	pc, [ip, #548]!	; 0x224

00001d68 <getaddrinfo@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #86016	; 0x15000
    1d70:	ldr	pc, [ip, #540]!	; 0x21c

00001d74 <inet_ntop@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #86016	; 0x15000
    1d7c:	ldr	pc, [ip, #532]!	; 0x214

00001d80 <umask@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #86016	; 0x15000
    1d88:	ldr	pc, [ip, #524]!	; 0x20c

00001d8c <XCloseDisplay@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #86016	; 0x15000
    1d94:	ldr	pc, [ip, #516]!	; 0x204

00001d98 <isatty@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #86016	; 0x15000
    1da0:	ldr	pc, [ip, #508]!	; 0x1fc

00001da4 <fputs@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #86016	; 0x15000
    1dac:	ldr	pc, [ip, #500]!	; 0x1f4

00001db0 <strncmp@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #86016	; 0x15000
    1db8:	ldr	pc, [ip, #492]!	; 0x1ec

00001dbc <abort@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #86016	; 0x15000
    1dc4:	ldr	pc, [ip, #484]!	; 0x1e4

00001dc8 <XauFileName@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #86016	; 0x15000
    1dd0:	ldr	pc, [ip, #476]!	; 0x1dc

00001dd4 <getc@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #86016	; 0x15000
    1ddc:	ldr	pc, [ip, #468]!	; 0x1d4

00001de0 <close@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #86016	; 0x15000
    1de8:	ldr	pc, [ip, #460]!	; 0x1cc

Disassembly of section .text:

00001dec <.text>:
    1dec:	svcmi	0x00f0e92d
    1df0:	ldclmi	8, cr2, [r1, #-4]!
    1df4:	blmi	1c6e008 <__bss_end__@@Base+0x1c569e0>
    1df8:	ldrbtmi	r4, [sp], #-3185	; 0xfffff38f
    1dfc:	stmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e00:	ldmdavs	fp, {r2, r3, r5, r8, fp, ip, lr}
    1e04:	movwls	r9, #1025	; 0x401
    1e08:	stclle	0, cr6, [r1, #-136]	; 0xffffff78
    1e0c:			; <UNDEFINED> instruction: 0xb1b4f8df
    1e10:			; <UNDEFINED> instruction: 0xf8df2700
    1e14:	strcs	sl, [r1], #-436	; 0xfffffe4c
    1e18:	asrsls	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    1e1c:			; <UNDEFINED> instruction: 0xf8df44fb
    1e20:	ldrbtmi	r8, [sl], #432	; 0x1b0
    1e24:	ldrd	pc, [ip, pc]!	; <UNPREDICTABLE>
    1e28:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    1e2c:			; <UNDEFINED> instruction: 0xf85144fe
    1e30:	bl	49ec8 <__bss_end__@@Base+0x328a0>
    1e34:	ldmdavc	r3, {r2, r7, r9, sl}
    1e38:	cmnle	r2, sp, lsr #22
    1e3c:	andcc	r7, r1, #5439488	; 0x530000
    1e40:	strcs	fp, [r1], -r3, lsl #6
    1e44:	blcs	810ba4 <__bss_end__@@Base+0x7f957c>
    1e48:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1e4c:	cmpne	r3, r3	; <UNPREDICTABLE>
    1e50:	tstne	r1, r1, lsl r1
    1e54:	tstne	r1, r1, lsl r1
    1e58:	cmpne	r0, r1, lsl r1
    1e5c:	cmpne	r6, r1, lsl r1
    1e60:	tstne	r1, r1, lsl r3
    1e64:	cmpne	r0, r1, lsl r1
    1e68:	tstne	r1, r1, lsl ip
    1e6c:	andseq	r1, r5, r1, lsl r1
    1e70:	cmple	ip, r0, lsl #30
    1e74:			; <UNDEFINED> instruction: 0xf9f8f003
    1e78:	andvs	pc, r0, lr, asr #17
    1e7c:	svccc	0x0001f812
    1e80:	bicsle	r2, pc, r0, lsl #22
    1e84:	adcmi	r3, r0, #16777216	; 0x1000000
    1e88:	svccs	0x0000dcd1
    1e8c:	addhi	pc, pc, r0, asr #32
    1e90:	ldrbtmi	r4, [pc], #-3921	; 1e98 <close@plt+0xb8>
    1e94:	movwcc	r6, #6203	; 0x183b
    1e98:	mrcmi	0, 2, sp, cr0, cr1, {3}
    1e9c:			; <UNDEFINED> instruction: 0xf8df2402
    1ea0:	ldrbtmi	r8, [lr], #-320	; 0xfffffec0
    1ea4:			; <UNDEFINED> instruction: 0x364444f8
    1ea8:	ldrbtmi	r4, [pc], #-3918	; 1eb0 <close@plt+0xd0>
    1eac:	blcs	1bfa0 <__bss_end__@@Base+0x4978>
    1eb0:	blmi	1376004 <__bss_end__@@Base+0x135e9dc>
    1eb4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1eb8:	blx	fe33deca <__bss_end__@@Base+0xfe3268a2>
    1ebc:	eorsle	r2, lr, r0, lsl #16
    1ec0:			; <UNDEFINED> instruction: 0xf7ff2001
    1ec4:	movwcs	lr, #3778	; 0xec2
    1ec8:	andcc	pc, r0, r8, asr #17
    1ecc:			; <UNDEFINED> instruction: 0xf8cbe7d6
    1ed0:	ldrb	r6, [r3, ip]
    1ed4:	andvs	pc, r8, sl, asr #17
    1ed8:	strcc	lr, [r1], #-2000	; 0xfffff830
    1edc:	lfmle	f4, 4, [r1], {160}	; 0xa0
    1ee0:	sbcle	r2, r7, r0, lsl #30
    1ee4:	bls	14bf0 <_IO_stdin_used@@Base+0xf8a4>
    1ee8:	andsvs	r4, sl, fp, ror r4
    1eec:			; <UNDEFINED> instruction: 0xf8c9e7c2
    1ef0:	strb	r6, [r3, r4]
    1ef4:	ldmdami	lr!, {r0, r1, r2, r7, r8, fp, ip, sp, pc}
    1ef8:			; <UNDEFINED> instruction: 0xf7ff4478
    1efc:	andcs	lr, r0, r4, ror #28
    1f00:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1f04:	eorcc	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    1f08:	movwls	r2, #1793	; 0x701
    1f0c:	blmi	e7bdec <__bss_end__@@Base+0xe647c4>
    1f10:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    1f14:			; <UNDEFINED> instruction: 0xe7ad601a
    1f18:	bls	14bfc <_IO_stdin_used@@Base+0xf8b0>
    1f1c:	andsvs	r4, sl, fp, ror r4
    1f20:	svccs	0x0000e7e9
    1f24:	blmi	d76424 <__bss_end__@@Base+0xd5edfc>
    1f28:	ldrbtmi	r1, [fp], #-2820	; 0xfffff4fc
    1f2c:	andcc	r6, r1, #1703936	; 0x1a0000
    1f30:	andcs	sp, r0, #1073741824	; 0x40000000
    1f34:			; <UNDEFINED> instruction: 0xf8df601a
    1f38:	ldrbtmi	r8, [r8], #200	; 0xc8
    1f3c:			; <UNDEFINED> instruction: 0x4622e7b4
    1f40:	tstcs	r1, r3, lsr r6
    1f44:			; <UNDEFINED> instruction: 0xf0024640
    1f48:			; <UNDEFINED> instruction: 0x4604fe73
    1f4c:	stc2l	0, cr15, [r2], #8
    1f50:	svclt	0x00181e20
    1f54:			; <UNDEFINED> instruction: 0xf7ff2001
    1f58:			; <UNDEFINED> instruction: 0xf7ffee78
    1f5c:	eorsvs	lr, r8, r6, lsr pc
    1f60:			; <UNDEFINED> instruction: 0xd1a62800
    1f64:	tstcs	r1, r7, lsr #16
    1f68:	bmi	9e8b74 <__bss_end__@@Base+0x9d154c>
    1f6c:	ldmdavs	fp, {r3, r5, fp, ip, lr}
    1f70:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1f74:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1f78:			; <UNDEFINED> instruction: 0xf7ff2001
    1f7c:	blmi	8fd91c <__bss_end__@@Base+0x8e62f4>
    1f80:	cdpmi	4, 2, cr2, cr3, cr2, {0}
    1f84:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    1f88:	ldrbtmi	r5, [lr], #-2283	; 0xfffff715
    1f8c:			; <UNDEFINED> instruction: 0x364444f8
    1f90:			; <UNDEFINED> instruction: 0xf7ff6818
    1f94:			; <UNDEFINED> instruction: 0xf7ffeeae
    1f98:	stmdacc	r0, {r8, r9, sl, fp, sp, lr, pc}
    1f9c:	andcs	fp, r1, r8, lsl pc
    1fa0:			; <UNDEFINED> instruction: 0xe7816038
    1fa4:	bls	14c1c <_IO_stdin_used@@Base+0xf8d0>
    1fa8:	andsvs	r4, sl, fp, ror r4
    1fac:	blmi	6fbea0 <__bss_end__@@Base+0x6e4878>
    1fb0:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    1fb4:			; <UNDEFINED> instruction: 0xe76b601a
    1fb8:	andeq	r5, r1, r6, lsl #1
    1fbc:	andeq	r5, r1, r4, lsl r8
    1fc0:	andeq	r0, r0, r8, asr r1
    1fc4:	strdeq	r5, [r1], -r4
    1fc8:	andeq	r5, r1, lr, ror #15
    1fcc:	andeq	r5, r1, r8, ror #15
    1fd0:	andeq	r5, r1, r6, lsr r3
    1fd4:	andeq	r5, r1, r4, lsr r3
    1fd8:	andeq	r5, r1, lr, asr #5
    1fdc:	andeq	r5, r1, r2, asr #5
    1fe0:	muleq	r0, r0, r6
    1fe4:	andeq	r5, r1, r6, ror #14
    1fe8:	andeq	r5, r1, ip, asr r7
    1fec:	andeq	r5, r1, r8, lsr #14
    1ff0:	ldrdeq	r3, [r0], -r0
    1ff4:	strdeq	r5, [r1], -lr
    1ff8:	strdeq	r5, [r1], -r4
    1ffc:	andeq	r5, r1, r6, lsr r2
    2000:	andeq	r4, r0, lr, lsl #11
    2004:	andeq	r0, r0, r8, asr #2
    2008:	andeq	r4, r0, r0, ror #10
    200c:	andeq	r0, r0, r0, ror #2
    2010:	ldrdeq	r5, [r1], -sl
    2014:	andeq	r3, r0, r8, lsr #11
    2018:	andeq	r5, r1, r8, ror #12
    201c:	andeq	r5, r1, lr, asr r6
    2020:	bleq	3e164 <__bss_end__@@Base+0x26b3c>
    2024:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2028:	strbtmi	fp, [sl], -r2, lsl #24
    202c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2030:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2034:	ldrmi	sl, [sl], #776	; 0x308
    2038:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    203c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2040:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2044:			; <UNDEFINED> instruction: 0xf85a4b06
    2048:	stmdami	r6, {r0, r1, ip, sp}
    204c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2050:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    2054:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
    2058:	andeq	r4, r1, ip, lsr #28
    205c:	andeq	r0, r0, r4, lsr r1
    2060:	andeq	r0, r0, r4, asr r1
    2064:	andeq	r0, r0, r4, ror #2
    2068:	ldr	r3, [pc, #20]	; 2084 <close@plt+0x2a4>
    206c:	ldr	r2, [pc, #20]	; 2088 <close@plt+0x2a8>
    2070:	add	r3, pc, r3
    2074:	ldr	r2, [r3, r2]
    2078:	cmp	r2, #0
    207c:	bxeq	lr
    2080:	b	1c18 <__gmon_start__@plt>
    2084:	andeq	r4, r1, ip, lsl #28
    2088:	andeq	r0, r0, ip, asr #2
    208c:	blmi	1d40ac <__bss_end__@@Base+0x1bca84>
    2090:	bmi	1d3278 <__bss_end__@@Base+0x1bbc50>
    2094:	addmi	r4, r3, #2063597568	; 0x7b000000
    2098:	andle	r4, r3, sl, ror r4
    209c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    20a0:	ldrmi	fp, [r8, -r3, lsl #2]
    20a4:	svclt	0x00004770
    20a8:	andeq	r5, r1, r4, lsr #2
    20ac:	andeq	r5, r1, r0, lsr #2
    20b0:	andeq	r4, r1, r8, ror #27
    20b4:	andeq	r0, r0, ip, lsr r1
    20b8:	stmdbmi	r9, {r3, fp, lr}
    20bc:	bmi	2532a4 <__bss_end__@@Base+0x23bc7c>
    20c0:	bne	2532ac <__bss_end__@@Base+0x23bc84>
    20c4:	svceq	0x00cb447a
    20c8:			; <UNDEFINED> instruction: 0x01a1eb03
    20cc:	andle	r1, r3, r9, asr #32
    20d0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    20d4:	ldrmi	fp, [r8, -r3, lsl #2]
    20d8:	svclt	0x00004770
    20dc:	strdeq	r5, [r1], -r8
    20e0:	strdeq	r5, [r1], -r4
    20e4:			; <UNDEFINED> instruction: 0x00014dbc
    20e8:	andeq	r0, r0, r4, ror r1
    20ec:	blmi	2af514 <__bss_end__@@Base+0x297eec>
    20f0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    20f4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    20f8:	blmi	2706ac <__bss_end__@@Base+0x259084>
    20fc:	ldrdlt	r5, [r3, -r3]!
    2100:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2104:			; <UNDEFINED> instruction: 0xf7ff6818
    2108:			; <UNDEFINED> instruction: 0xf7ffecc4
    210c:	blmi	1c2010 <__bss_end__@@Base+0x1aa9e8>
    2110:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2114:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2118:	andeq	r5, r1, r2, asr #1
    211c:	andeq	r4, r1, ip, lsl #27
    2120:	andeq	r0, r0, r8, lsr r1
    2124:	strdeq	r4, [r1], -lr
    2128:	andeq	r5, r1, r2, lsr #1
    212c:	svclt	0x0000e7c4
    2130:	movwcs	fp, #1336	; 0x538
    2134:	stmdahi	r1, {r0, r1, r5, r8, sl, fp, lr}^
    2138:			; <UNDEFINED> instruction: 0x632b447d
    213c:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    2140:	stmdahi	r2, {r0, r3, r5, r7, r8, ip, sp, pc}
    2144:	bcs	19395c <__bss_end__@@Base+0x17c334>
    2148:	bcs	31db0 <__bss_end__@@Base+0x1a788>
    214c:	bcs	1b6588 <__bss_end__@@Base+0x19ef60>
    2150:	bmi	7b6198 <__bss_end__@@Base+0x79eb70>
    2154:	ldmpl	fp, {r6, fp, sp, lr}
    2158:	bllt	cdc1cc <__bss_end__@@Base+0xcc4ba4>
    215c:			; <UNDEFINED> instruction: 0xf7ff2202
    2160:			; <UNDEFINED> instruction: 0x6328ecea
    2164:	stmdavs	r0, {r8, r9, ip, sp, pc}
    2168:	andcs	fp, r0, r8, lsr sp
    216c:	ldmdami	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    2170:	cfldrslt	mvf4, [r8, #-480]!	; 0xfffffe20
    2174:	stmdavs	r0, {r0, r2, r4, r9, fp, lr}^
    2178:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    217c:	ldfmid	f3, [r5], {211}	; 0xd3
    2180:	ldrbcs	r4, [fp, #-1537]	; 0xfffff9ff
    2184:	ldrbtmi	r2, [ip], #-814	; 0xfffffcd2
    2188:	strtmi	r2, [r2], -sl
    218c:	blpl	8019c <__bss_end__@@Base+0x68b74>
    2190:	ldcl	7, cr15, [r0, #1020]!	; 0x3fc
    2194:	rscle	r2, r8, r0, lsl #16
    2198:	eorscs	r4, r0, #245760	; 0x3c000
    219c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    21a0:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    21a4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    21a8:	pop	{r5, r6, fp, sp, lr}
    21ac:	stmdavs	r0, {r3, r4, r5, lr}
    21b0:	ldclt	7, cr15, [r2], #1020	; 0x3fc
    21b4:			; <UNDEFINED> instruction: 0xf7ff220a
    21b8:			; <UNDEFINED> instruction: 0x6328ecbe
    21bc:	bicsle	r2, r2, r0, lsl #16
    21c0:	ldrb	r6, [ip, r0, ror #16]
    21c4:	andeq	r5, r1, r0, lsl #1
    21c8:	andeq	r4, r1, r2, asr #26
    21cc:	andeq	r0, r0, ip, asr r1
    21d0:	ldrdeq	r3, [r0], -ip
    21d4:	andeq	r5, r1, r2, lsr r0
    21d8:			; <UNDEFINED> instruction: 0x000031be
    21dc:	svcmi	0x00f0e92d
    21e0:	stmibmi	sp!, {r0, r3, r7, r9, sl, lr}
    21e4:	bmi	feb53a3c <__bss_end__@@Base+0xfeb3c414>
    21e8:	cfstr32pl	mvfx15, [fp, #692]	; 0x2b4
    21ec:	addlt	r4, r5, r9, ror r4
    21f0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    21f4:	stmpl	sl, {r1, r2, r3, r4, r9, sl, lr}
    21f8:	orrpl	pc, fp, #54525952	; 0x3400000
    21fc:			; <UNDEFINED> instruction: 0xf1032806
    2200:			; <UNDEFINED> instruction: 0xf04f030c
    2204:	ldmdavs	r2, {r8, r9, sl}
    2208:			; <UNDEFINED> instruction: 0xf04f601a
    220c:	strmi	r0, [r5], -r0, lsl #4
    2210:	stcvc	8, cr15, [r4], {72}	; 0x48
    2214:			; <UNDEFINED> instruction: 0xf5b0d016
    2218:			; <UNDEFINED> instruction: 0xf0007f80
    221c:	orrlt	r8, r8, sl, lsr #1
    2220:			; <UNDEFINED> instruction: 0xf50d499f
    2224:	bmi	fe757058 <__bss_end__@@Base+0xfe73fa30>
    2228:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    222c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2230:	subsmi	r6, r1, sl, lsl r8
    2234:	msrhi	CPSR_fc, r0, asr #32
    2238:			; <UNDEFINED> instruction: 0xf50d4638
    223c:	andlt	r5, r5, fp, lsl #27
    2240:	svchi	0x00f0e8bd
    2244:	tstcs	r0, r0, lsr #4
    2248:	strcs	r4, [r1], #-1600	; 0xfffff9c0
    224c:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2250:	movweq	pc, #16808	; 0x41a8	; <UNPREDICTABLE>
    2254:			; <UNDEFINED> instruction: 0x46424630
    2258:			; <UNDEFINED> instruction: 0xf8c82100
    225c:			; <UNDEFINED> instruction: 0xf7ff4008
    2260:	stmdacs	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
    2264:	rscshi	pc, lr, r0, asr #32
    2268:	stclt	8, cr15, [r4], {88}	; 0x58
    226c:	svceq	0x0000f1bb
    2270:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    2274:	beq	1ffe3b8 <__bss_end__@@Base+0x1fe6d90>
    2278:	bne	3ed80 <__bss_end__@@Base+0x27758>
    227c:	andls	r4, r1, r7, lsl #12
    2280:	ldrdcc	pc, [r4], -fp
    2284:	suble	r2, ip, r2, lsl #22
    2288:	subsle	r2, r8, sl, lsl #22
    228c:	ldrtmi	r2, [r1], r0, lsl #12
    2290:	ldrtmi	fp, [ip], -r7, lsl #3
    2294:	stmdavs	r4!, {r0, sp, lr, pc}
    2298:	stmiavs	r3!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}^
    229c:	mvnsle	r4, fp, lsr #5
    22a0:	adcsmi	r6, r3, #10682368	; 0xa30000
    22a4:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    22a8:			; <UNDEFINED> instruction: 0x46494632
    22ac:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    22b0:	mvnsle	r2, r0, lsl #16
    22b4:			; <UNDEFINED> instruction: 0xb01cf8db
    22b8:	svceq	0x0000f1bb
    22bc:			; <UNDEFINED> instruction: 0xf858d1e0
    22c0:	ldrbmi	fp, [r8], -r4, lsl #24
    22c4:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    22c8:			; <UNDEFINED> instruction: 0xf1b9e7aa
    22cc:	svclt	0x00180300
    22d0:	cdpcs	3, 0, cr2, cr0, cr1, {0}
    22d4:	movwcs	fp, #4052	; 0xfd4
    22d8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    22dc:	rscle	r2, r9, r0, lsl #22
    22e0:			; <UNDEFINED> instruction: 0xf7ff2010
    22e4:			; <UNDEFINED> instruction: 0x4604ec76
    22e8:	rscle	r2, r3, r0, lsl #16
    22ec:			; <UNDEFINED> instruction: 0xf7ff4630
    22f0:	rsbvs	lr, r0, r0, ror ip
    22f4:			; <UNDEFINED> instruction: 0xf0002800
    22f8:	strbmi	r8, [r9], -sl, asr #1
    22fc:			; <UNDEFINED> instruction: 0xf7ff4632
    2300:	movwcs	lr, #3066	; 0xbfa
    2304:	strvs	lr, [r2, #-2500]	; 0xfffff63c
    2308:	svccs	0x00006023
    230c:	adchi	pc, ip, r0
    2310:	strls	r9, [r1], #-2817	; 0xfffff4ff
    2314:			; <UNDEFINED> instruction: 0xf8db601c
    2318:			; <UNDEFINED> instruction: 0xf1bbb01c
    231c:			; <UNDEFINED> instruction: 0xd1af0f00
    2320:			; <UNDEFINED> instruction: 0xf8dbe7cd
    2324:			; <UNDEFINED> instruction: 0xf1033014
    2328:	ldmdavs	fp, {r2, r8, fp}^
    232c:	svclt	0x001c4553
    2330:	strcs	r2, [r4], -r0, lsl #10
    2334:	addhi	pc, r7, r0
    2338:			; <UNDEFINED> instruction: 0xd1aa2f00
    233c:			; <UNDEFINED> instruction: 0xf8dbe7d0
    2340:			; <UNDEFINED> instruction: 0xf1033014
    2344:	ldmvs	sl, {r3, r8, fp}
    2348:	ldmvs	sp, {r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    234c:	ldmdbvs	sl, {r0, r2, r5, r6, r8, fp, ip, sp, pc}
    2350:	svccc	0x0080f512
    2354:			; <UNDEFINED> instruction: 0xf103bf04
    2358:			; <UNDEFINED> instruction: 0x26040914
    235c:	ldmdblt	sl, {r2, r3, r5, r6, r7, ip, lr, pc}
    2360:			; <UNDEFINED> instruction: 0xf1b3695b
    2364:	rsble	r7, lr, r0, lsl #31
    2368:	strcs	r2, [r6, #-1552]	; 0xfffff9f0
    236c:	orrsle	r2, r0, r0, lsl #30
    2370:	bllt	fe13c250 <__bss_end__@@Base+0xfe124c28>
    2374:	andcs	r4, r5, #1228800	; 0x12c000
    2378:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    237c:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    2380:			; <UNDEFINED> instruction: 0xf899b118
    2384:	blcs	e8e38c <__bss_end__@@Base+0xe76d64>
    2388:	ldfged	f5, [fp], {37}	; 0x25
    238c:			; <UNDEFINED> instruction: 0x462021ff
    2390:			; <UNDEFINED> instruction: 0xf8a6f000
    2394:	rsble	r2, r5, r0, lsl #16
    2398:	strtmi	r4, [r1], r0, lsr #12
    239c:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    23a0:	stccs	6, cr4, [r0], {4}
    23a4:	andscs	sp, r0, lr, asr sp
    23a8:	ldc	7, cr15, [r2], {255}	; 0xff
    23ac:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    23b0:			; <UNDEFINED> instruction: 0x4620d058
    23b4:	stc	7, cr15, [ip], {255}	; 0xff
    23b8:	rsbsvs	r4, r8, r3, lsl #12
    23bc:	subsle	r2, pc, r0, lsl #16
    23c0:	strbmi	r4, [r9], -r2, lsr #12
    23c4:	bl	fe5c03c8 <__bss_end__@@Base+0xfe5a8da0>
    23c8:	vst1.8	{d18-d21}, [pc], r0
    23cc:	adcsvs	r7, ip, r0, lsl #7
    23d0:	rscsvs	r6, fp, sl, lsr r0
    23d4:	ldclge	7, cr14, [fp, #-144]	; 0xffffff70
    23d8:	addpl	pc, r0, #1325400064	; 0x4f000000
    23dc:	strcs	r4, [r0], -r9, asr #12
    23e0:			; <UNDEFINED> instruction: 0xf7ff4628
    23e4:	strtmi	lr, [r9], -lr, ror #24
    23e8:	andcs	r4, r3, r2, asr #12
    23ec:	svcvs	0x00fff885
    23f0:	bl	ff1403f4 <__bss_end__@@Base+0xff128dcc>
    23f4:			; <UNDEFINED> instruction: 0x212eb168
    23f8:			; <UNDEFINED> instruction: 0xf7ff4628
    23fc:	stmdacs	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    2400:	andvc	sp, r6, pc, asr #1
    2404:	strtmi	r4, [r9], -r2, asr #12
    2408:			; <UNDEFINED> instruction: 0xf7ff2003
    240c:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2410:	smlawtcs	pc, r7, r1, sp	; <UNPREDICTABLE>
    2414:			; <UNDEFINED> instruction: 0xf7ff4648
    2418:	ldcge	12, cr14, [fp], {144}	; 0x90
    241c:	strcs	r2, [r0, #-767]	; 0xfffffd01
    2420:	strtmi	r1, [r0], -r1, asr #24
    2424:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2428:	teqcs	sl, r0, lsr #12
    242c:	rscspl	pc, lr, r4, lsl #17
    2430:	ldc	7, cr15, [ip], {255}	; 0xff
    2434:	svclt	0x001c42a0
    2438:	strtmi	r7, [r1], r5
    243c:			; <UNDEFINED> instruction: 0xf7ff4648
    2440:			; <UNDEFINED> instruction: 0x4604ec10
    2444:			; <UNDEFINED> instruction: 0xf10de7ad
    2448:	mvnscs	r0, ip, ror #18
    244c:			; <UNDEFINED> instruction: 0xf0004648
    2450:	msrlt	SPSR_, r7, asr #16
    2454:			; <UNDEFINED> instruction: 0xf7ff4648
    2458:	strmi	lr, [r6], -r4, lsl #24
    245c:	vst4.16	{d27,d29,d31,d33}, [pc :128], r7
    2460:	ldr	r7, [r6, -r0, lsl #11]
    2464:	ldrb	r2, [fp], r0, lsl #14
    2468:	strls	r4, [r1], #-1575	; 0xfffff9d9
    246c:	vst1.8	{d30}, [pc :128], r2
    2470:	str	r7, [fp, -r0, lsl #11]
    2474:			; <UNDEFINED> instruction: 0xe724465f
    2478:	vst2.8	{d18-d21}, [pc], r1
    247c:	str	r7, [r8, -r0, lsl #11]!
    2480:			; <UNDEFINED> instruction: 0x461f4638
    2484:	bl	940488 <__bss_end__@@Base+0x928e60>
    2488:			; <UNDEFINED> instruction: 0xf7ffe6ca
    248c:	strtmi	lr, [r0], -r0, ror #22
    2490:	bl	7c0494 <__bss_end__@@Base+0x7a8e6c>
    2494:	svclt	0x0000e70e
    2498:	muleq	r1, r4, ip
    249c:	andeq	r0, r0, r4, asr #2
    24a0:	andeq	r4, r1, r6, asr ip
    24a4:	andeq	r2, r0, r6, ror #31
    24a8:	ldrblt	r1, [r0, #-3595]!	; 0xfffff1f5
    24ac:	movwcs	fp, #7960	; 0x1f18
    24b0:	svclt	0x00182800
    24b4:	ldmdblt	fp!, {r8, r9, sp}^
    24b8:	mcrrne	6, 0, r4, r8, cr5
    24bc:			; <UNDEFINED> instruction: 0xf7ff460c
    24c0:	strmi	lr, [r6], -r8, lsl #23
    24c4:	tstlt	sp, r0, asr #2
    24c8:	strtmi	r4, [r2], -r9, lsr #12
    24cc:	bl	ffe404d0 <__bss_end__@@Base+0xffe28ea8>
    24d0:	ldrtmi	r2, [r0], -r0, lsl #6
    24d4:	cfldr64lt	mvdx5, [r0, #-204]!	; 0xffffff34
    24d8:	ldrtmi	r2, [r0], -r0, lsl #12
    24dc:	svclt	0x0000bd70
    24e0:	movwcs	fp, #1296	; 0x510
    24e4:	andvc	r4, r3, r4, lsl #12
    24e8:	bl	fe1404ec <__bss_end__@@Base+0xfe128ec4>
    24ec:	blcs	20580 <__bss_end__@@Base+0x8f58>
    24f0:	qadd16mi	fp, r0, r4
    24f4:	ldclt	0, cr2, [r0, #-0]
    24f8:	svcmi	0x00f0e92d
    24fc:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    2500:	ldrmi	r8, [r6], -r2, lsl #22
    2504:			; <UNDEFINED> instruction: 0x461f49bb
    2508:	ldrbtmi	r4, [r9], #-2747	; 0xfffff545
    250c:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    2510:	stmpl	sl, {r0, r2, r7, ip, sp, pc}
    2514:	orrpl	pc, r3, #54525952	; 0x3400000
    2518:	sbcsvs	r6, sl, r2, lsl r8
    251c:	andeq	pc, r0, #79	; 0x4f
    2520:			; <UNDEFINED> instruction: 0xf50d330c
    2524:	ldmdavs	fp, {r0, r2, r7, r8, r9, ip, lr}
    2528:			; <UNDEFINED> instruction: 0xf50d9300
    252c:	movwcc	r5, #17285	; 0x4385
    2530:	ldrdls	pc, [r0], -r3
    2534:			; <UNDEFINED> instruction: 0xf0002800
    2538:			; <UNDEFINED> instruction: 0xf89080ab
    253c:	strmi	sl, [r0], r0
    2540:	svceq	0x0000f1ba
    2544:	adchi	pc, r4, r0
    2548:			; <UNDEFINED> instruction: 0xf7ff213a
    254c:			; <UNDEFINED> instruction: 0x4604ebf6
    2550:			; <UNDEFINED> instruction: 0xf0002800
    2554:	stmdavc	r3, {r0, r2, r3, r4, r7, pc}^
    2558:			; <UNDEFINED> instruction: 0xf0002b00
    255c:	strmi	r8, [r0, #153]	; 0x99
    2560:			; <UNDEFINED> instruction: 0xf810d04a
    2564:	blcs	e91570 <__bss_end__@@Base+0xe79f48>
    2568:	adchi	pc, r6, r0
    256c:	svceq	0x005bf1ba
    2570:	smlatbeq	r8, r0, fp, lr
    2574:	rschi	pc, r4, r0
    2578:			; <UNDEFINED> instruction: 0xf7ff4640
    257c:	mulls	r1, r5, pc	; <UNPREDICTABLE>
    2580:			; <UNDEFINED> instruction: 0xf0002800
    2584:	ldmibmi	sp, {r0, r2, r7, pc}
    2588:	beq	7e9a0 <__bss_end__@@Base+0x67378>
    258c:			; <UNDEFINED> instruction: 0xf7ff4479
    2590:	andls	lr, r3, sl, ror sl
    2594:			; <UNDEFINED> instruction: 0xf0402800
    2598:			; <UNDEFINED> instruction: 0xf10d80b6
    259c:	blge	105354 <__bss_end__@@Base+0xedd2c>
    25a0:	vst1.16	{d20-d22}, [pc], r1
    25a4:	ldrbmi	r5, [r8], -r0, lsl #5
    25a8:	bcc	43ddd0 <__bss_end__@@Base+0x4267a8>
    25ac:	bl	fe2405b0 <__bss_end__@@Base+0xfe228f88>
    25b0:	vnmls.f64	d9, d8, d3
    25b4:			; <UNDEFINED> instruction: 0x46592a10
    25b8:			; <UNDEFINED> instruction: 0xf88b2003
    25bc:			; <UNDEFINED> instruction: 0xf7ff3fff
    25c0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    25c4:	sbchi	pc, fp, r0
    25c8:	orrvc	pc, r0, #1325400064	; 0x4f000000
    25cc:			; <UNDEFINED> instruction: 0x212e9302
    25d0:			; <UNDEFINED> instruction: 0xf7ff4658
    25d4:	stmdacs	r0, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    25d8:	movwcs	sp, #55	; 0x37
    25dc:	bcs	43de44 <__bss_end__@@Base+0x42681c>
    25e0:	ldrbmi	r7, [r9], -r3
    25e4:			; <UNDEFINED> instruction: 0xf7ff2003
    25e8:	blls	bd118 <__bss_end__@@Base+0xa5af0>
    25ec:	svclt	0x00082800
    25f0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    25f4:	eor	r9, r8, r2, lsl #6
    25f8:	movwls	r2, #13056	; 0x3300
    25fc:	smlabbcs	r4, r0, r8, r4
    2600:			; <UNDEFINED> instruction: 0xf7ff4478
    2604:			; <UNDEFINED> instruction: 0xf44fff51
    2608:	movwls	r7, #9088	; 0x2380
    260c:	blls	66618 <__bss_end__@@Base+0x4eff0>
    2610:	eorsle	r2, sp, r0, lsl #22
    2614:			; <UNDEFINED> instruction: 0xf10dab04
    2618:	strbmi	r0, [r1], -ip, ror #22
    261c:	addpl	pc, r0, #1325400064	; 0x4f000000
    2620:	bcc	43de48 <__bss_end__@@Base+0x426820>
    2624:			; <UNDEFINED> instruction: 0xf7ff4658
    2628:	andcs	lr, r0, ip, asr #22
    262c:	bcs	43de94 <__bss_end__@@Base+0x42686c>
    2630:			; <UNDEFINED> instruction: 0xf88b4659
    2634:	strdcs	r0, [r3], -pc	; <UNPREDICTABLE>
    2638:	beq	7ea50 <__bss_end__@@Base+0x67428>
    263c:	b	fe7c0640 <__bss_end__@@Base+0xfe7a9018>
    2640:	bicle	r2, r4, r0, lsl #16
    2644:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2648:	blls	e7258 <__bss_end__@@Base+0xcfc30>
    264c:			; <UNDEFINED> instruction: 0x4654b113
    2650:	beq	7ea80 <__bss_end__@@Base+0x67458>
    2654:	mullt	r1, r4, r8
    2658:			; <UNDEFINED> instruction: 0x465c46d0
    265c:	svceq	0x0000f1bb
    2660:	ands	sp, r2, sl, lsl #2
    2664:	b	ffac0668 <__bss_end__@@Base+0xffaa9040>
    2668:			; <UNDEFINED> instruction: 0xf8336803
    266c:	ldreq	r3, [r9, #-20]	; 0xffffffec
    2670:			; <UNDEFINED> instruction: 0xf818d504
    2674:	cmplt	ip, #1, 30
    2678:	ldrble	r0, [r3, #1568]!	; 0x620
    267c:	strtmi	r4, [r3], r2, asr #11
    2680:	andle	r4, r2, r4, asr #12
    2684:	svceq	0x002ef1bb
    2688:	stmdals	r1, {r0, r2, r5, ip, lr, pc}
    268c:	b	840690 <__bss_end__@@Base+0x829068>
    2690:	ldmdbmi	ip, {sp}^
    2694:	orrpl	pc, r3, #54525952	; 0x3400000
    2698:	movwcc	r4, #51799	; 0xca57
    269c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    26a0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    26a4:			; <UNDEFINED> instruction: 0xf0404051
    26a8:			; <UNDEFINED> instruction: 0xf50d80a1
    26ac:	andlt	r5, r5, r3, lsl #27
    26b0:	blhi	bd9ac <__bss_end__@@Base+0xa6384>
    26b4:	svchi	0x00f0e8bd
    26b8:	bl	fed09fd0 <__bss_end__@@Base+0xfecf29a8>
    26bc:	eorsle	r0, ip, r8, lsl #2
    26c0:			; <UNDEFINED> instruction: 0xf7ff4640
    26c4:	movwcs	pc, #7921	; 0x1ef1	; <UNPREDICTABLE>
    26c8:	stmib	sp, {r0, r1, r8, r9, ip, pc}^
    26cc:	ldr	r0, [lr, r1, lsl #6]
    26d0:			; <UNDEFINED> instruction: 0x464445d0
    26d4:			; <UNDEFINED> instruction: 0x4650d0d9
    26d8:	andcs	r2, sl, #0, 2
    26dc:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26e0:	blcs	ba0774 <__bss_end__@@Base+0xb8914c>
    26e4:	strcs	fp, [r0], #-3868	; 0xfffff0e4
    26e8:	strmi	r4, [r2], r1, lsr #12
    26ec:	blls	b67e0 <__bss_end__@@Base+0x9f1b8>
    26f0:	eorvs	r2, fp, r1
    26f4:	eorsvs	r9, r3, r1, lsl #22
    26f8:			; <UNDEFINED> instruction: 0xf8c79b00
    26fc:	andsvs	sl, ip, r0
    2700:	andne	pc, r0, r9, asr #17
    2704:	blge	13c620 <__bss_end__@@Base+0x124ff8>
    2708:	bleq	1b3eb44 <__bss_end__@@Base+0x1b2751c>
    270c:	vst1.16	{d20-d22}, [pc], r1
    2710:	cdp	2, 0, cr5, cr8, cr0, {4}
    2714:			; <UNDEFINED> instruction: 0x46583a10
    2718:	b	ff4c071c <__bss_end__@@Base+0xff4a90f4>
    271c:	mrc	6, 0, r4, cr8, cr9, {2}
    2720:	andcs	r2, r3, r0, lsl sl
    2724:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2728:	svccc	0x00fff88b
    272c:	b	9c0730 <__bss_end__@@Base+0x9a9108>
    2730:	movwcs	fp, #424	; 0x1a8
    2734:	movwcc	lr, #10701	; 0x29cd
    2738:	movwcs	lr, #5961	; 0x1749
    273c:	ldrb	r9, [sp, -r3, lsl #6]
    2740:			; <UNDEFINED> instruction: 0xf47f2b5d
    2744:	stmdbcc	r2, {r0, r3, r4, r8, r9, sl, fp, sp, pc}
    2748:	andeq	pc, r1, r8, lsl #2
    274c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2750:			; <UNDEFINED> instruction: 0xf04f2306
    2754:	stmib	sp, {sl, fp}^
    2758:	andls	r3, r1, r2, lsl #24
    275c:	vst1.16	{d30}, [pc :64], r7
    2760:	movwls	r7, #9088	; 0x2380
    2764:			; <UNDEFINED> instruction: 0xf894e776
    2768:	strcc	r8, [r1], #-1
    276c:	svceq	0x0000f1b8
    2770:	strtmi	sp, [r3], fp, lsl #1
    2774:	ldrbmi	r4, [r8], r4, asr #12
    2778:			; <UNDEFINED> instruction: 0xf7ffe009
    277c:	stmdavs	r3, {r5, r6, r9, fp, sp, lr, pc}
    2780:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    2784:	strle	r0, [r4, #-1307]	; 0xfffffae5
    2788:	svcmi	0x0001f81b
    278c:			; <UNDEFINED> instruction: 0x0622b354
    2790:			; <UNDEFINED> instruction: 0x4643d5f3
    2794:	ssatmi	r4, #1, fp, asr #10
    2798:			; <UNDEFINED> instruction: 0xf43f461c
    279c:			; <UNDEFINED> instruction: 0xf1b8af76
    27a0:			; <UNDEFINED> instruction: 0xf47f0f2e
    27a4:	qsub16mi	sl, r0, r2
    27a8:	tstcs	r0, sl, lsl #4
    27ac:	ldmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    27b0:	mulcc	r0, fp, r8
    27b4:	strmi	r2, [r4], -lr, lsr #22
    27b8:			; <UNDEFINED> instruction: 0xf10bd11a
    27bc:	ldrbmi	r0, [r8], -r1, lsl #22
    27c0:	b	13c07c4 <__bss_end__@@Base+0x13a919c>
    27c4:	stmdacs	r0, {r0, r9, sl, lr}
    27c8:			; <UNDEFINED> instruction: 0x4658d091
    27cc:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    27d0:	stmdacs	r0, {r0, r9, sl, lr}
    27d4:	andls	sp, r0, fp, lsl #3
    27d8:			; <UNDEFINED> instruction: 0xf7ff9801
    27dc:	stmdbls	r0, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    27e0:	ldrb	r4, [r6, -r8, lsl #12]
    27e4:			; <UNDEFINED> instruction: 0x464445d8
    27e8:			; <UNDEFINED> instruction: 0xe74ed1dd
    27ec:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    27f0:	ldrb	r2, [ip, -r0, lsl #2]!
    27f4:	andeq	r4, r1, r6, ror r9
    27f8:	andeq	r0, r0, r4, asr #2
    27fc:	ldrdeq	r2, [r0], -ip
    2800:	andeq	r2, r0, r8, ror #26
    2804:	andeq	r4, r1, r4, ror #15
    2808:	andcs	r4, r1, #2048	; 0x800
    280c:	ldrbtmi	r2, [fp], #-0
    2810:			; <UNDEFINED> instruction: 0x4770601a
    2814:	ldrdeq	r4, [r1], -lr
    2818:	strdeq	fp, [r7], #-88	; 0xffffffa8
    281c:	ldclne	6, cr4, [r8], #-20	; 0xffffffec
    2820:			; <UNDEFINED> instruction: 0xf7ff460c
    2824:	ldrdlt	lr, [r8, r6]!
    2828:	mvfmi<illegal precision>p	f3, #5.0
    282c:	strmi	r1, [sp], #-3681	; 0xfffff19f
    2830:	ldrbtmi	r1, [lr], #-3203	; 0xfffff37d
    2834:	svccs	0x0001f811
    2838:	adcmi	r3, r9, #134217728	; 0x8000000
    283c:	eorcs	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    2840:			; <UNDEFINED> instruction: 0xf8037814
    2844:	ldmdavc	r2, {r2, sl, fp, lr}^
    2848:	stccs	8, cr15, [r3], {3}
    284c:	strmi	sp, [r7], #-498	; 0xfffffe0e
    2850:	eorsvc	r2, fp, r0, lsl #6
    2854:			; <UNDEFINED> instruction: 0x4607bdf8
    2858:	svclt	0x0000e7fa
    285c:	andeq	r4, r1, lr, lsr #2
    2860:			; <UNDEFINED> instruction: 0x4605b538
    2864:			; <UNDEFINED> instruction: 0xf030e00b
    2868:	tstle	lr, pc, ror r3
    286c:	andle	r2, ip, sl, lsl #16
    2870:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2874:			; <UNDEFINED> instruction: 0xf8336803
    2878:	ldreq	r3, [fp], #20
    287c:	strtmi	sp, [r8], -r5, lsl #10
    2880:	b	fea40884 <__bss_end__@@Base+0xfea2925c>
    2884:	strmi	r1, [r4], -r2, asr #24
    2888:	strtmi	sp, [r0], -sp, ror #3
    288c:	svclt	0x0000bd38
    2890:	mvnsmi	lr, sp, lsr #18
    2894:	svcmi	0x000f4606
    2898:	strcs	r4, [r4, #-1672]	; 0xfffff978
    289c:	ldrbtmi	r2, [pc], #-1024	; 28a4 <close@plt+0xac4>
    28a0:			; <UNDEFINED> instruction: 0xf7ff4630
    28a4:	mcrrne	15, 13, pc, r3, cr13	; <UNPREDICTABLE>
    28a8:	orreq	lr, r0, #7168	; 0x1c00
    28ac:	stmdacs	sl, {r1, r2, r3, ip, lr, pc}
    28b0:	ldmcs	pc!, {r2, r3, ip, lr, pc}^	; <UNPREDICTABLE>
    28b4:	ldmdavs	fp, {r1, r3, fp, ip, lr, pc}^
    28b8:	bl	d1cc4 <__bss_end__@@Base+0xba69c>
    28bc:	adclt	r1, r4, #4, 8	; 0x4000000
    28c0:	andcs	sp, r1, lr, ror #3
    28c4:	andmi	pc, r0, r8, lsr #17
    28c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    28cc:	ldmfd	sp!, {sp}
    28d0:	svclt	0x000081f0
    28d4:	andeq	r4, r1, lr, asr #18
    28d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    28dc:	strmi	r4, [r8], -r6, lsl #12
    28e0:	ldrmi	r4, [r2], ip, lsl #12
    28e4:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28e8:	teqlt	r8, #135266304	; 0x8100000
    28ec:	svcmi	0x0017b344
    28f0:	stmdaeq	r4, {r8, r9, fp, sp, lr, pc}
    28f4:	ldrbtmi	r4, [pc], #-1541	; 28fc <close@plt+0xb1c>
    28f8:			; <UNDEFINED> instruction: 0xf7ffe012
    28fc:	bl	2027c8 <__bss_end__@@Base+0x1eb1a0>
    2900:	stmdacs	sl, {r2, r7, sl}
    2904:			; <UNDEFINED> instruction: 0xf1b0bf18
    2908:	bl	1d290c <__bss_end__@@Base+0x1bb2e4>
    290c:	andsle	r0, r1, r0, lsl #5
    2910:	ldmdavs	r3, {r0, r5, r6, fp, sp, lr}^
    2914:	movwne	lr, #6915	; 0x1b03
    2918:	blcc	80934 <__bss_end__@@Base+0x6930c>
    291c:	andle	r4, pc, r5, asr #10
    2920:			; <UNDEFINED> instruction: 0xf7ff4630
    2924:			; <UNDEFINED> instruction: 0x4604ff9d
    2928:	svccc	0x00fff1b4
    292c:	stccs	15, cr11, [sl], {24}
    2930:	mvnle	r4, r0, lsr r6
    2934:			; <UNDEFINED> instruction: 0xf7ff4648
    2938:	andcs	lr, r0, ip, asr #17
    293c:			; <UNDEFINED> instruction: 0x87f0e8bd
    2940:			; <UNDEFINED> instruction: 0xf8ca2001
    2944:	pop	{ip, pc}
    2948:	svclt	0x000087f0
    294c:	strdeq	r4, [r1], -r6
    2950:			; <UNDEFINED> instruction: 0x4605b538
    2954:			; <UNDEFINED> instruction: 0xf7ff2020
    2958:			; <UNDEFINED> instruction: 0x4604e93c
    295c:	movwcs	fp, #392	; 0x188
    2960:	sbcvs	r4, r3, r1, lsl #12
    2964:	stmib	r4, {r3, r5, r9, sl, lr}^
    2968:			; <UNDEFINED> instruction: 0x81233300
    296c:	eorhi	r6, r3, #-1073741800	; 0xc0000018
    2970:			; <UNDEFINED> instruction: 0x832361e3
    2974:			; <UNDEFINED> instruction: 0xff8cf7ff
    2978:	strtmi	fp, [r0], -r8, lsr #18
    297c:			; <UNDEFINED> instruction: 0xf7ff2400
    2980:	strtmi	lr, [r0], -sl, ror #18
    2984:	stcne	13, cr11, [r1], #224	; 0xe0
    2988:			; <UNDEFINED> instruction: 0xf7ff4628
    298c:	stmdacs	r0, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2990:	stmdahi	r1!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
    2994:	strtmi	r1, [r8], -r2, lsr #26
    2998:			; <UNDEFINED> instruction: 0xff9ef7ff
    299c:	rscle	r2, ip, r0, lsl #16
    29a0:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    29a4:			; <UNDEFINED> instruction: 0xf7ff4628
    29a8:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    29ac:	stmdbhi	r1!, {r0, r2, r5, r6, r7, ip, lr, pc}
    29b0:	andeq	pc, ip, #4, 2
    29b4:			; <UNDEFINED> instruction: 0xf7ff4628
    29b8:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    29bc:			; <UNDEFINED> instruction: 0xf104d0dd
    29c0:			; <UNDEFINED> instruction: 0x46280110
    29c4:			; <UNDEFINED> instruction: 0xff64f7ff
    29c8:	sbcsle	r2, r6, r0, lsl #16
    29cc:			; <UNDEFINED> instruction: 0xf1048a21
    29d0:			; <UNDEFINED> instruction: 0x46280214
    29d4:			; <UNDEFINED> instruction: 0xff80f7ff
    29d8:	sbcle	r2, lr, r0, lsl #16
    29dc:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    29e0:			; <UNDEFINED> instruction: 0xf7ff4628
    29e4:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    29e8:	blhi	876d0c <__bss_end__@@Base+0x85f6e4>
    29ec:	andseq	pc, ip, #4, 2
    29f0:			; <UNDEFINED> instruction: 0xf7ff4628
    29f4:	stmdacs	r0, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    29f8:			; <UNDEFINED> instruction: 0x4628d0bf
    29fc:			; <UNDEFINED> instruction: 0xff30f7ff
    2a00:	adcsle	r1, lr, r3, asr #24
    2a04:			; <UNDEFINED> instruction: 0xd1b8280a
    2a08:	svclt	0x0000e7bb
    2a0c:	ldrmi	r4, [r1], -fp, lsl #12
    2a10:			; <UNDEFINED> instruction: 0x4604b510
    2a14:			; <UNDEFINED> instruction: 0xf7ff4618
    2a18:			; <UNDEFINED> instruction: 0x4621feff
    2a1c:			; <UNDEFINED> instruction: 0xf7ff4604
    2a20:	strtmi	lr, [r0], -r2, asr #19
    2a24:			; <UNDEFINED> instruction: 0x4010e8bd
    2a28:	ldmdalt	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a2c:	addslt	fp, r7, r0, lsr r5
    2a30:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2a34:			; <UNDEFINED> instruction: 0xf8dfad01
    2a38:	strmi	ip, [ip], -r0, rrx
    2a3c:			; <UNDEFINED> instruction: 0x462a44fe
    2a40:	cmpcs	r0, #2304	; 0x900
    2a44:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2a48:	ldrdgt	pc, [r0], -ip
    2a4c:	subsgt	pc, r4, sp, asr #17
    2a50:	stceq	0, cr15, [r0], {79}	; 0x4f
    2a54:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a58:			; <UNDEFINED> instruction: 0x462b4810
    2a5c:	tstcs	r1, r0, lsl sp
    2a60:	bmi	413c48 <__bss_end__@@Base+0x3fc620>
    2a64:	ldrbtmi	r5, [sl], #-2368	; 0xfffff6c0
    2a68:			; <UNDEFINED> instruction: 0xf7ff6800
    2a6c:	blmi	3bcfac <__bss_end__@@Base+0x3a5984>
    2a70:	ldrbtmi	r7, [fp], #-3106	; 0xfffff3de
    2a74:	strcs	pc, [r4], #-2243	; 0xfffff73d
    2a78:	blmi	1d52b0 <__bss_end__@@Base+0x1bdc88>
    2a7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a80:	blls	55caf0 <__bss_end__@@Base+0x5454c8>
    2a84:	qaddle	r4, sl, r2
    2a88:	andslt	r2, r7, r1
    2a8c:			; <UNDEFINED> instruction: 0xf7ffbd30
    2a90:	svclt	0x0000e85e
    2a94:	andeq	r4, r1, r4, asr #8
    2a98:	andeq	r0, r0, r4, asr #2
    2a9c:	andeq	r4, r1, r0, lsr #8
    2aa0:	andeq	r0, r0, r8, asr #2
    2aa4:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2aa8:	andeq	r4, r1, sl, ror r7
    2aac:	andeq	r4, r1, r4, lsl #8
    2ab0:	svcmi	0x00f0e92d
    2ab4:	stmdavc	r7, {r0, r2, r7, ip, sp, pc}
    2ab8:	ldrdge	pc, [r0, -pc]
    2abc:	ldrbtmi	r9, [sl], #258	; 0x102
    2ac0:	strmi	fp, [r0], pc, lsr #3
    2ac4:	ldrtmi	r4, [ip], -r3, lsl #13
    2ac8:	and	r2, lr, r0, lsl #12
    2acc:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ad0:			; <UNDEFINED> instruction: 0xf8356805
    2ad4:	ldreq	r3, [r9], #20
    2ad8:			; <UNDEFINED> instruction: 0xf413d404
    2adc:			; <UNDEFINED> instruction: 0xf1065f80
    2ae0:	andle	r0, r4, r1, lsl #12
    2ae4:	svcmi	0x0001f81b
    2ae8:			; <UNDEFINED> instruction: 0x0620b13c
    2aec:			; <UNDEFINED> instruction: 0xf04fd5ee
    2af0:			; <UNDEFINED> instruction: 0x463036ff
    2af4:	pop	{r0, r2, ip, sp, pc}
    2af8:	mcrcs	15, 0, r8, cr0, cr0, {7}
    2afc:			; <UNDEFINED> instruction: 0xf016d0f7
    2b00:	mvnsle	r0, r1, lsl #22
    2b04:			; <UNDEFINED> instruction: 0x46301076
    2b08:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b0c:	andls	r4, r3, r4, lsl #12
    2b10:	suble	r2, r1, r0, lsl #16
    2b14:	eorsle	r2, r7, r0, lsl #28
    2b18:			; <UNDEFINED> instruction: 0xf987fa0f
    2b1c:			; <UNDEFINED> instruction: 0xf83546b2
    2b20:	ldreq	r3, [sl], #25
    2b24:	ldrbeq	sp, [fp, #1069]	; 0x42d
    2b28:			; <UNDEFINED> instruction: 0xf7ffd504
    2b2c:	stmdavs	r3, {r4, r5, r6, fp, sp, lr, pc}
    2b30:	eorvc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
    2b34:	svceq	0x0000f1bb
    2b38:			; <UNDEFINED> instruction: 0xf1abd024
    2b3c:			; <UNDEFINED> instruction: 0xf1a70330
    2b40:	sbcslt	r0, fp, #48, 4
    2b44:	blcs	26f694 <__bss_end__@@Base+0x25806c>
    2b48:			; <UNDEFINED> instruction: 0xf1abbf84
    2b4c:	sbcslt	r0, fp, #1543503873	; 0x5c000001
    2b50:	b	13cd380 <__bss_end__@@Base+0x13b5d58>
    2b54:	sbcslt	r1, fp, #201326592	; 0xc000000
    2b58:	svclt	0x0034441f
    2b5c:	cmpcs	r7, #48, 6	; 0xc0000000
    2b60:	beq	7f250 <__bss_end__@@Base+0x67c28>
    2b64:	streq	lr, [r3, -r7, lsr #23]
    2b68:	blvc	80b80 <__bss_end__@@Base+0x69558>
    2b6c:			; <UNDEFINED> instruction: 0xf04fd00c
    2b70:			; <UNDEFINED> instruction: 0xf8180b00
    2b74:	blx	3e2780 <__bss_end__@@Base+0x3cb158>
    2b78:			; <UNDEFINED> instruction: 0xf835f987
    2b7c:	ldreq	r3, [sl], #25
    2b80:			; <UNDEFINED> instruction: 0x465fd5d1
    2b84:			; <UNDEFINED> instruction: 0xe7f446bb
    2b88:	ldrtmi	r9, [r0], -r2, lsl #22
    2b8c:	blls	d43fc <__bss_end__@@Base+0xbcdd4>
    2b90:	andlt	r6, r5, r3, lsl r0
    2b94:	svchi	0x00f0e8bd
    2b98:	tstcs	r1, r9, lsl #16
    2b9c:	bmi	2957c8 <__bss_end__@@Base+0x27e1a0>
    2ba0:	andmi	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2ba4:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ba8:			; <UNDEFINED> instruction: 0x9600447a
    2bac:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    2bb0:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    2bb4:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bb8:	svclt	0x0000e79b
    2bbc:	andeq	r4, r1, r2, asr #7
    2bc0:	andeq	r0, r0, r8, asr r1
    2bc4:	andeq	r0, r0, r8, asr #2
    2bc8:	andeq	r2, r0, r8, asr #15
    2bcc:			; <UNDEFINED> instruction: 0x460cb570
    2bd0:			; <UNDEFINED> instruction: 0x46054e1d
    2bd4:	ldrbtmi	r4, [lr], #-2589	; 0xfffff5e3
    2bd8:	ldrbtmi	r8, [sl], #-2059	; 0xfffff7f5
    2bdc:			; <UNDEFINED> instruction: 0xf7ff2101
    2be0:	stmdahi	r3!, {r2, r4, r7, fp, sp, lr, pc}^
    2be4:			; <UNDEFINED> instruction: 0x46284632
    2be8:			; <UNDEFINED> instruction: 0xf7ff2101
    2bec:	stmdavs	r2!, {r1, r2, r3, r7, fp, sp, lr, pc}^
    2bf0:	strtmi	r8, [r8], -r1, ror #16
    2bf4:			; <UNDEFINED> instruction: 0xff0af7ff
    2bf8:	ldrtmi	r8, [r2], -r3, lsr #18
    2bfc:	tstcs	r1, r8, lsr #12
    2c00:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c04:	stmdbhi	r1!, {r1, r5, r6, r7, fp, sp, lr}
    2c08:			; <UNDEFINED> instruction: 0xf7ff4628
    2c0c:	bhi	902810 <__bss_end__@@Base+0x8eb1e8>
    2c10:			; <UNDEFINED> instruction: 0x46284632
    2c14:			; <UNDEFINED> instruction: 0xf7ff2101
    2c18:	stmdbvs	r2!, {r3, r4, r5, r6, fp, sp, lr, pc}^
    2c1c:	strtmi	r8, [r8], -r1, lsr #20
    2c20:	mrc2	7, 7, pc, cr4, cr15, {7}
    2c24:	ldrtmi	r8, [r2], -r3, lsr #22
    2c28:	tstcs	r1, r8, lsr #12
    2c2c:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c30:	blhi	85d3c0 <__bss_end__@@Base+0x845d98>
    2c34:			; <UNDEFINED> instruction: 0xf7ff4628
    2c38:	strtmi	pc, [r9], -r9, ror #29
    2c3c:			; <UNDEFINED> instruction: 0xf7ff200a
    2c40:	andcs	lr, r1, r8, lsl #17
    2c44:	svclt	0x0000bd70
    2c48:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2c4c:	andeq	r2, r0, r6, asr #15
    2c50:	ldrbmi	lr, [r0, sp, lsr #18]!
    2c54:	stmdami	r7!, {r1, r2, r5, r8, r9, sl, fp, lr}
    2c58:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
    2c5c:	svc	0x00b2f7fe
    2c60:	bmi	95cd54 <__bss_end__@@Base+0x94572c>
    2c64:	blcs	13e54 <_IO_stdin_used@@Base+0xeb08>
    2c68:	blmi	936d54 <__bss_end__@@Base+0x91f72c>
    2c6c:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    2c70:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    2c74:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    2c78:	ldrbtmi	r5, [sl], #2261	; 0x8d5
    2c7c:	ldmvs	sl!, {r0, r3, r4, r5, r6, r7, sl, lr}
    2c80:	strbmi	r6, [r2], #-2089	; 0xfffff7d7
    2c84:	vstrle	s4, [lr, #-288]	; 0xfffffee0
    2c88:	andle	r4, r3, r7, asr r5
    2c8c:			; <UNDEFINED> instruction: 0xf7ff200a
    2c90:	stmdavs	r9!, {r5, r6, fp, sp, lr, pc}
    2c94:	andcs	r4, r8, #11534336	; 0xb00000
    2c98:	strbmi	r2, [r8], -r1, lsl #2
    2c9c:	svc	0x007af7fe
    2ca0:			; <UNDEFINED> instruction: 0xf04f6829
    2ca4:	ldmdavs	r8!, {r3, fp}
    2ca8:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cac:	mcrcs	8, 0, r6, cr9, cr14, {5}
    2cb0:	cfstrsle	mvf4, [sl], {176}	; 0xb0
    2cb4:	stmdavs	r9!, {r2, r4, r5, r9, sl, lr}
    2cb8:	eorcs	r3, r0, r1, lsl #8
    2cbc:	stmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cc0:	mvnsle	r2, sl, lsl #24
    2cc4:	streq	pc, [sl], -r6, asr #3
    2cc8:			; <UNDEFINED> instruction: 0xf85744b0
    2ccc:	blcs	12924 <_IO_stdin_used@@Base+0xd5d8>
    2cd0:			; <UNDEFINED> instruction: 0xf1b8d1d5
    2cd4:	tstle	r4, r0, lsl #30
    2cd8:	ldmfd	sp!, {sp}
    2cdc:	blmi	1e4ca4 <__bss_end__@@Base+0x1cd67c>
    2ce0:	stmdavs	r9!, {r0, r2, r4, r6, r7, fp, ip, lr}
    2ce4:			; <UNDEFINED> instruction: 0xf7ff200a
    2ce8:	andcs	lr, r0, r4, lsr r8
    2cec:			; <UNDEFINED> instruction: 0x87f0e8bd
    2cf0:			; <UNDEFINED> instruction: 0x000143b4
    2cf4:	andeq	r2, r0, r6, asr r7
    2cf8:	andeq	r4, r1, ip, lsl r2
    2cfc:	andeq	r0, r0, r0, ror #2
    2d00:	muleq	r1, r2, r3
    2d04:	andeq	r2, r0, r0, asr #14
    2d08:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
    2d0c:			; <UNDEFINED> instruction: 0xf7fe4478
    2d10:	andcs	lr, r0, sl, asr pc
    2d14:	svclt	0x0000bd08
    2d18:			; <UNDEFINED> instruction: 0x000026bc
    2d1c:	mvnsmi	lr, sp, lsr #18
    2d20:	stmdavs	fp, {r1, fp, sp, lr}
    2d24:	mulle	r3, sl, r2
    2d28:	ldrtmi	r2, [r0], -r0, lsl #12
    2d2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2d30:	strmi	r8, [r4], -r3, lsl #18
    2d34:	strmi	r8, [sp], -pc, lsl #18
    2d38:			; <UNDEFINED> instruction: 0xd1f5429f
    2d3c:			; <UNDEFINED> instruction: 0xf8b18a03
    2d40:	ldrmi	r8, [r8, #16]
    2d44:	stmdahi	r2, {r4, r5, r6, r7, r8, ip, lr, pc}^
    2d48:	stmdavs	r0, {r0, r3, r6, fp, sp, lr}^
    2d4c:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    2d50:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2d54:	stmiavs	r9!, {r3, r5, r6, r7, r8, ip, lr, pc}^
    2d58:	stmiavs	r0!, {r1, r3, r4, r5, r9, sl, lr}^
    2d5c:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    2d60:	mvnle	r2, r0, lsl #16
    2d64:	strbmi	r6, [r2], -r9, ror #18
    2d68:			; <UNDEFINED> instruction: 0xf7fe6960
    2d6c:	blx	fec3e8b4 <__bss_end__@@Base+0xfec2728c>
    2d70:	ldmdbeq	r6!, {r7, r9, sl, ip, sp, lr, pc}^
    2d74:	svclt	0x0000e7d9
    2d78:	push	{r0, r1, r3, r4, r8, fp, lr}
    2d7c:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
    2d80:	strvs	pc, [r1, r1, lsl #10]
    2d84:			; <UNDEFINED> instruction: 0xf8d14616
    2d88:	ldrmi	r4, [r8], r8, lsl #8
    2d8c:	strtmi	lr, [r7], -r2
    2d90:			; <UNDEFINED> instruction: 0xb32c6824
    2d94:	ldrtmi	r6, [r1], -r5, ror #16
    2d98:			; <UNDEFINED> instruction: 0xf7ff4628
    2d9c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2da0:	blhi	af717c <__bss_end__@@Base+0xadfb54>
    2da4:	addsmi	r8, sl, #51200	; 0xc800
    2da8:	stmibvs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    2dac:			; <UNDEFINED> instruction: 0xf7fe69f1
    2db0:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2db4:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    2db8:	stmdavs	r0!, {r0, r1, r3, r4, r5, sp, lr}^
    2dbc:	svc	0x004af7fe
    2dc0:			; <UNDEFINED> instruction: 0xf7fe4620
    2dc4:	bmi	27e7e4 <__bss_end__@@Base+0x2671bc>
    2dc8:	ldrdcc	pc, [r0], -r8
    2dcc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2dd0:	strmi	r4, [fp], #-1544	; 0xfffff9f8
    2dd4:	andcc	pc, r0, r8, asr #17
    2dd8:	strne	pc, [ip], #-2242	; 0xfffff73e
    2ddc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2de0:	pop	{r5, r9, sl, lr}
    2de4:	svclt	0x000081f0
    2de8:	andeq	r4, r1, lr, ror #8
    2dec:	andeq	r4, r1, lr, lsl r4
    2df0:	blmi	1515744 <__bss_end__@@Base+0x14fe11c>
    2df4:	push	{r1, r3, r4, r5, r6, sl, lr}
    2df8:			; <UNDEFINED> instruction: 0xb0934ff0
    2dfc:	strcs	r5, [r0, #-2259]	; 0xfffff72d
    2e00:	strmi	r4, [r6], -pc, lsl #12
    2e04:	tstls	r1, #1769472	; 0x1b0000
    2e08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2e0c:			; <UNDEFINED> instruction: 0x212f600d
    2e10:	strpl	lr, [r3, #-2509]	; 0xfffff633
    2e14:	svc	0x002af7fe
    2e18:	stmdacs	r0, {r2, r9, sl, lr}
    2e1c:	stmdbmi	sl, {r0, r1, r3, r6, ip, lr, pc}^
    2e20:	ldrbtmi	r2, [r9], #-518	; 0xfffffdfa
    2e24:	svc	0x00c4f7fe
    2e28:	eorsle	r2, sp, r0, lsl #16
    2e2c:	blge	1146f4 <__bss_end__@@Base+0xfd0cc>
    2e30:	movwls	sl, #6659	; 0x1a03
    2e34:	blge	1ad244 <__bss_end__@@Base+0x195c1c>
    2e38:	blge	167a40 <__bss_end__@@Base+0x150418>
    2e3c:	blx	1740e42 <__bss_end__@@Base+0x172981a>
    2e40:			; <UNDEFINED> instruction: 0x462ab338
    2e44:	movweq	lr, #10717	; 0x29dd
    2e48:			; <UNDEFINED> instruction: 0xf7ff4631
    2e4c:	strmi	pc, [r5], -r7, asr #19
    2e50:	stflsd	f3, [r5], {152}	; 0x98
    2e54:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    2e58:	eorcs	r4, r8, #60, 22	; 0xf000
    2e5c:	strbmi	r2, [r0], -r1, lsl #2
    2e60:	strls	r4, [r0], #-1147	; 0xfffffb85
    2e64:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e68:	andsls	pc, ip, sp, lsl #17
    2e6c:	svc	0x0016f7fe
    2e70:			; <UNDEFINED> instruction: 0xf7fe4640
    2e74:			; <UNDEFINED> instruction: 0x4606eef6
    2e78:	stmdals	r3, {r8, r9, fp, ip, sp, pc}
    2e7c:			; <UNDEFINED> instruction: 0xf7feb108
    2e80:	stmdals	r4, {r3, r5, r9, sl, fp, sp, lr, pc}
    2e84:			; <UNDEFINED> instruction: 0xf7feb108
    2e88:	ldmdavs	r8!, {r2, r5, r9, sl, fp, sp, lr, pc}
    2e8c:	svclt	0x00183800
    2e90:	bmi	bcae9c <__bss_end__@@Base+0xbb3874>
    2e94:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    2e98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e9c:	subsmi	r9, sl, r1, lsl fp
    2ea0:	andslt	sp, r3, fp, asr #2
    2ea4:	svchi	0x00f0e8bd
    2ea8:	vstrcs	d1, [r0, #-660]	; 0xfffffd6c
    2eac:	stclne	15, cr11, [r8], #-784	; 0xfffffcf0
    2eb0:			; <UNDEFINED> instruction: 0xdcbc1980
    2eb4:			; <UNDEFINED> instruction: 0x4605e7ba
    2eb8:			; <UNDEFINED> instruction: 0xe7b84630
    2ebc:	ands	r4, ip, sl, asr #13
    2ec0:	andls	pc, r0, fp, asr #17
    2ec4:	andge	pc, r0, r9, asr #17
    2ec8:			; <UNDEFINED> instruction: 0xf8c94631
    2ecc:	strbmi	r4, [r0], -r4
    2ed0:	eorhi	r6, r3, fp, ror #17
    2ed4:	rsbvs	r6, r3, fp, ror #16
    2ed8:	rsbhi	r6, r3, fp, lsr #17
    2edc:	blx	ff940ee0 <__bss_end__@@Base+0xff9298b8>
    2ee0:			; <UNDEFINED> instruction: 0xf8c48126
    2ee4:			; <UNDEFINED> instruction: 0xf8a4a014
    2ee8:			; <UNDEFINED> instruction: 0xf8c4a010
    2eec:			; <UNDEFINED> instruction: 0xf8a4a01c
    2ef0:	rscvs	sl, r0, r8, lsl r0
    2ef4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    2ef8:	strhcs	sp, [r8], -pc	; <UNPREDICTABLE>
    2efc:			; <UNDEFINED> instruction: 0xf7fe46cb
    2f00:	strmi	lr, [r1], r8, ror #28
    2f04:			; <UNDEFINED> instruction: 0xf7fe2020
    2f08:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    2f0c:			; <UNDEFINED> instruction: 0xf1b9bf18
    2f10:	strmi	r0, [r4], -r0, lsl #30
    2f14:			; <UNDEFINED> instruction: 0xf1bbd005
    2f18:	bicsle	r0, r1, r0, lsl #30
    2f1c:	andls	pc, r0, r7, asr #17
    2f20:			; <UNDEFINED> instruction: 0xf1b9e7d0
    2f24:	andle	r0, r2, r0, lsl #30
    2f28:			; <UNDEFINED> instruction: 0xf7fe4648
    2f2c:	stccs	13, cr14, [r0], {210}	; 0xd2
    2f30:	strtmi	sp, [r0], -r3, lsr #1
    2f34:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    2f38:			; <UNDEFINED> instruction: 0xf7fee79f
    2f3c:	svclt	0x0000ee08
    2f40:	andeq	r4, r1, ip, lsl #1
    2f44:	andeq	r0, r0, r4, asr #2
    2f48:	andeq	r2, r0, sl, lsr #11
    2f4c:	andeq	r2, r0, r4, ror r5
    2f50:	andeq	r3, r1, sl, ror #31
    2f54:			; <UNDEFINED> instruction: 0x4614b570
    2f58:	andpl	lr, r0, #3457024	; 0x34c000
    2f5c:	bcs	2f16c <__bss_end__@@Base+0x17b44>
    2f60:	stmdahi	r3!, {r0, r2, r3, r5, r6, r8, ip, lr, pc}
    2f64:	subsle	r2, r1, r6, lsl #22
    2f68:			; <UNDEFINED> instruction: 0xf5b3d94e
    2f6c:	cmple	r6, r0, lsl #31
    2f70:	strtmi	r8, [fp], -r2, ror #16
    2f74:	stmdavs	r0!, {r0, r8, sp}^
    2f78:	mcr	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2f7c:			; <UNDEFINED> instruction: 0x462b4837
    2f80:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    2f84:			; <UNDEFINED> instruction: 0xf7fe2101
    2f88:	strtmi	lr, [r9], -r6, lsl #28
    2f8c:			; <UNDEFINED> instruction: 0xf7fe203a
    2f90:	stmdbhi	r2!, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2f94:	tstcs	r1, fp, lsr #12
    2f98:			; <UNDEFINED> instruction: 0xf7fe68e0
    2f9c:			; <UNDEFINED> instruction: 0x4629edfc
    2fa0:			; <UNDEFINED> instruction: 0xf7fe2020
    2fa4:			; <UNDEFINED> instruction: 0x4629eed6
    2fa8:			; <UNDEFINED> instruction: 0xf7fe2020
    2fac:	bhi	8beafc <__bss_end__@@Base+0x8a74d4>
    2fb0:	tstcs	r1, fp, lsr #12
    2fb4:			; <UNDEFINED> instruction: 0xf7fe6960
    2fb8:	strtmi	lr, [r9], -lr, ror #27
    2fbc:			; <UNDEFINED> instruction: 0xf7fe2020
    2fc0:	strtmi	lr, [r9], -r8, asr #29
    2fc4:			; <UNDEFINED> instruction: 0xf7fe2020
    2fc8:	stmdbvs	r6!, {r2, r6, r7, r9, sl, fp, sp, lr, pc}^
    2fcc:	stmdbmi	r4!, {r1, r5, r9, fp, pc}
    2fd0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2fd4:			; <UNDEFINED> instruction: 0xf7fe9201
    2fd8:	bls	7eb90 <__bss_end__@@Base+0x67568>
    2fdc:	stmdbmi	r1!, {r4, r5, r7, r8, r9, ip, sp, pc}
    2fe0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2fe4:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    2fe8:	strmi	r8, [r3], -r1, lsr #22
    2fec:	bllt	fe0dd774 <__bss_end__@@Base+0xfe0c614c>
    2ff0:	strtmi	r4, [fp], -sl, lsl #12
    2ff4:			; <UNDEFINED> instruction: 0xf7fe2101
    2ff8:	strtmi	lr, [r9], -lr, asr #27
    2ffc:			; <UNDEFINED> instruction: 0xf7fe200a
    3000:	andcs	lr, r0, r8, lsr #29
    3004:	ldcllt	0, cr11, [r0, #-8]!
    3008:	stmdale	r8, {r0, r8, r9, fp, sp}
    300c:			; <UNDEFINED> instruction: 0xf7ff4620
    3010:	tstlt	r8, pc, lsl #17	; <UNPREDICTABLE>
    3014:			; <UNDEFINED> instruction: 0xf7fe4629
    3018:	ldr	lr, [r6, r6, asr #29]!
    301c:	bmi	4a50b0 <__bss_end__@@Base+0x48da88>
    3020:	strtmi	r2, [r8], -r1, lsl #2
    3024:			; <UNDEFINED> instruction: 0xf7fe447a
    3028:	stmdahi	r1!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    302c:	stmdavs	r2!, {r3, r5, r9, sl, lr}^
    3030:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    3034:	eorcs	r4, r3, r9, lsr #12
    3038:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    303c:	strtmi	lr, [r1], -r5, lsr #15
    3040:			; <UNDEFINED> instruction: 0xf7ff4628
    3044:	andcs	pc, r0, r3, asr #27
    3048:	ldcllt	0, cr11, [r0, #-8]!
    304c:	stmibvs	r0!, {r0, r5, r8, r9, fp, pc}^
    3050:	strmi	lr, [r2], -lr, asr #15
    3054:			; <UNDEFINED> instruction: 0xf7ff4628
    3058:			; <UNDEFINED> instruction: 0xe7cefcd9
    305c:	andeq	r2, r0, r6, asr r4
    3060:	andeq	r2, r0, r6, lsl r4
    3064:	andeq	r2, r0, r2, lsl r4
    3068:			; <UNDEFINED> instruction: 0x000023bc
    306c:	bcs	70834 <__bss_end__@@Base+0x5920c>
    3070:	stmdami	r2, {r0, r2, r9, sl, lr}^
    3074:	strmi	fp, [lr], -r3, lsl #1
    3078:	smcle	21576	; 0x5448
    307c:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    3080:	strcc	pc, [r8], #-2259	; 0xfffff72d
    3084:	rsbsle	r2, r7, r0, lsl #22
    3088:	ldmdavs	fp, {sl, sp}
    308c:	blcs	10098 <_IO_stdin_used@@Base+0xad4c>
    3090:	blmi	f37884 <__bss_end__@@Base+0xf2025c>
    3094:			; <UNDEFINED> instruction: 0xf8d3447b
    3098:	bcs	c0e0 <_IO_stdin_used@@Base+0x6d94>
    309c:	ldmdbmi	sl!, {r3, r6, ip, lr, pc}
    30a0:	ldrbtmi	r2, [r9], #-1
    30a4:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    30a8:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    30ac:	ldrcc	pc, [r4], #-2259	; 0xfffff72d
    30b0:	teqle	sl, r0, lsl #22
    30b4:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    30b8:	andcs	r4, r1, r6, lsr r9
    30bc:			; <UNDEFINED> instruction: 0xf7fe4479
    30c0:	blmi	d7e8f8 <__bss_end__@@Base+0xd672d0>
    30c4:			; <UNDEFINED> instruction: 0xf8d3447b
    30c8:	blcs	10130 <_IO_stdin_used@@Base+0xade4>
    30cc:	bmi	cf75b8 <__bss_end__@@Base+0xcdff90>
    30d0:	ldmdbmi	r3!, {r1, r3, r4, r5, r6, sl, lr}
    30d4:	ldrbtmi	r2, [r9], #-1
    30d8:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    30dc:			; <UNDEFINED> instruction: 0x46224931
    30e0:	ldrbtmi	r2, [r9], #-1
    30e4:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    30e8:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    30ec:	bllt	add160 <__bss_end__@@Base+0xac5b38>
    30f0:	ldrbtmi	r4, [sl], #-2606	; 0xfffff5d2
    30f4:	andcs	r4, r1, lr, lsr #18
    30f8:			; <UNDEFINED> instruction: 0xf7fe4479
    30fc:	blmi	b7e8bc <__bss_end__@@Base+0xb67294>
    3100:			; <UNDEFINED> instruction: 0xf8d3447b
    3104:	ldmiblt	r3!, {r2, r3, sl, ip, sp}
    3108:	ldrbtmi	r4, [sl], #-2603	; 0xfffff5d5
    310c:	andcs	r4, r1, fp, lsr #18
    3110:			; <UNDEFINED> instruction: 0xf7fe4479
    3114:	stmdbmi	sl!, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3118:			; <UNDEFINED> instruction: 0x462a4633
    311c:	andcs	r4, r1, r9, ror r4
    3120:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    3124:	andlt	r2, r3, r0
    3128:	bmi	9b28f0 <__bss_end__@@Base+0x99b2c8>
    312c:			; <UNDEFINED> instruction: 0xe7c3447a
    3130:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
    3134:	bmi	97d008 <__bss_end__@@Base+0x9659e0>
    3138:			; <UNDEFINED> instruction: 0xe7e7447a
    313c:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    3140:	bmi	93d0a8 <__bss_end__@@Base+0x925a80>
    3144:			; <UNDEFINED> instruction: 0xe7c4447a
    3148:	ldrmi	r4, [ip], -r3, lsr #20
    314c:	tstcs	r1, r3, lsr #22
    3150:	stmiapl	r7, {r1, r7, fp, ip, lr}^
    3154:	ldmdavs	r3, {r0, r9, sl, ip, pc}
    3158:	ldmdavs	r8!, {r0, r5, r9, fp, lr}
    315c:	strls	r4, [r0, #-1146]	; 0xfffffb86
    3160:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    3164:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r9, fp, lr}
    3168:	stmdavs	r3!, {r0, r8, sp}
    316c:			; <UNDEFINED> instruction: 0xf7fe447a
    3170:	andcs	lr, r1, ip, asr #27
    3174:	ldcllt	0, cr11, [r0, #12]!
    3178:	usada8	sl, ip, r6, r4
    317c:	andeq	r3, r1, r8, lsl #28
    3180:	andeq	r4, r1, lr, ror #2
    3184:	andeq	r4, r1, r8, asr r1
    3188:	muleq	r0, sl, r3
    318c:	andeq	r4, r1, r2, asr #2
    3190:	andeq	r2, r0, sl, asr r3
    3194:	muleq	r0, ip, r3
    3198:	andeq	r4, r1, r8, lsr #2
    319c:	andeq	r2, r0, r0, asr #6
    31a0:	muleq	r0, lr, r3
    31a4:	andeq	r2, r0, lr, lsr #7
    31a8:	andeq	r3, r1, sl, lsl pc
    31ac:	andeq	r2, r0, sl, lsl r3
    31b0:			; <UNDEFINED> instruction: 0x000023b4
    31b4:	andeq	r4, r1, ip, ror #1
    31b8:	andeq	r2, r0, r2, lsl #6
    31bc:			; <UNDEFINED> instruction: 0x000023b8
    31c0:	andeq	r2, r0, r8, asr #7
    31c4:	andeq	r2, r0, r0, ror #5
    31c8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    31cc:	ldrdeq	r2, [r0], -r8
    31d0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    31d4:	andeq	r2, r0, r8, asr #5
    31d8:	andeq	r0, r0, r8, asr r1
    31dc:	andeq	r0, r0, r8, asr #2
    31e0:			; <UNDEFINED> instruction: 0x000022b8
    31e4:			; <UNDEFINED> instruction: 0x000022b8
    31e8:	svcmi	0x00f0e92d
    31ec:	ldrmi	fp, [r3], r3, lsl #1
    31f0:	movwls	r4, #1542	; 0x606
    31f4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    31f8:	ldrmi	r9, [sl], -r1, lsl #6
    31fc:	blmi	6b19e8 <__bss_end__@@Base+0x69a3c0>
    3200:	strcs	r5, [r0, #-2263]	; 0xfffff729
    3204:	strtmi	r4, [r9], ip, lsr #12
    3208:	and	r4, r2, r8, lsr #13
    320c:	strcc	r6, [r1, #-32]	; 0xffffffe0
    3210:	ldrtmi	r4, [r0], -r4, lsl #12
    3214:			; <UNDEFINED> instruction: 0x468247b8
    3218:	andcs	fp, r8, r8, asr #2
    321c:	ldcl	7, cr15, [r8], {254}	; 0xfe
    3220:	stmib	r0, {r7, r8, ip, sp, pc}^
    3224:			; <UNDEFINED> instruction: 0x2c008a00
    3228:			; <UNDEFINED> instruction: 0x4681d1f0
    322c:	blls	3d1f0 <__bss_end__@@Base+0x25bc8>
    3230:			; <UNDEFINED> instruction: 0xf8cb4628
    3234:	andsvs	r9, ip, r0
    3238:	pop	{r0, r1, ip, sp, pc}
    323c:	svcmi	0x000b8ff0
    3240:			; <UNDEFINED> instruction: 0xe7de447f
    3244:	tstcs	r1, r1, lsl #26
    3248:	blmi	295274 <__bss_end__@@Base+0x27dc4c>
    324c:	stmdapl	ip!, {r1, r3, r9, fp, lr}
    3250:	ldrbtmi	r5, [sl], #-2280	; 0xfffff718
    3254:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    3258:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    325c:			; <UNDEFINED> instruction: 0xf7fe2001
    3260:	svclt	0x0000ecf4
    3264:	andeq	r3, r1, sl, lsl #25
    3268:	andeq	r0, r0, r8, ror #2
    326c:			; <UNDEFINED> instruction: 0xfffff70d
    3270:	andeq	r0, r0, r8, asr r1
    3274:	andeq	r0, r0, r8, asr #2
    3278:			; <UNDEFINED> instruction: 0x000022b2
    327c:	mvnsmi	lr, sp, lsr #18
    3280:	stmdavs	r0, {r2, r9, sl, lr}
    3284:	svcmi	0x0030b082
    3288:	stmdavc	r5, {r1, r2, r3, r4, r9, sl, lr}
    328c:	cfstrscs	mvf4, [sp, #-508]!	; 0xfffffe04
    3290:			; <UNDEFINED> instruction: 0xf7fed007
    3294:			; <UNDEFINED> instruction: 0x4605ec10
    3298:			; <UNDEFINED> instruction: 0x4628b338
    329c:	pop	{r1, ip, sp, pc}
    32a0:	stmdavc	r5, {r4, r5, r6, r7, r8, pc}^
    32a4:	mvnsle	r2, r0, lsl #26
    32a8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    32ac:	andhi	pc, r0, r2, asr #17
    32b0:	blcs	1ca12e4 <__bss_end__@@Base+0x1c89cbc>
    32b4:	stmdbmi	r5!, {r0, r1, r2, r3, r8, ip, lr, pc}
    32b8:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    32bc:	eorle	r2, ip, r0, lsl #16
    32c0:	blmi	915b54 <__bss_end__@@Base+0x8fe52c>
    32c4:	ldrbtmi	r6, [sl], #-77	; 0xffffffb3
    32c8:	ldmpl	fp!, {r1, r5, sp, lr}^
    32cc:			; <UNDEFINED> instruction: 0x4628681d
    32d0:	pop	{r1, ip, sp, pc}
    32d4:	bmi	823a9c <__bss_end__@@Base+0x80c474>
    32d8:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    32dc:	ldmpl	fp!, {r1, r5, sp, lr}^
    32e0:			; <UNDEFINED> instruction: 0x4628681d
    32e4:	pop	{r1, ip, sp, pc}
    32e8:	blmi	763ab0 <__bss_end__@@Base+0x74c488>
    32ec:	ldmdami	sp, {r0, r8, sp}
    32f0:	ldmdapl	r8!, {r0, r2, r3, r4, r9, fp, lr}
    32f4:	ldmpl	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    32f8:	movwls	r9, #6920	; 0x1b08
    32fc:	ldmdavs	r8!, {r0, r1, fp, sp, lr}
    3300:			; <UNDEFINED> instruction: 0xf7fe9600
    3304:	stmdavs	r4!, {r1, r8, sl, fp, sp, lr, pc}
    3308:	tstcs	r1, r8, lsl sl
    330c:	blls	25d3f4 <__bss_end__@@Base+0x245dcc>
    3310:	strls	r4, [r0], #-1146	; 0xfffffb86
    3314:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    3318:	ldcmi	7, cr14, [r2], {191}	; 0xbf
    331c:	blmi	414b38 <__bss_end__@@Base+0x3fd510>
    3320:	bmi	4d4c2c <__bss_end__@@Base+0x4bd604>
    3324:	ldmpl	ip!, {r3, r4, r5, r8, fp, ip, lr}^
    3328:	blls	214518 <__bss_end__@@Base+0x1fcef0>
    332c:	stmdavs	r3, {r0, r8, r9, ip, pc}
    3330:	strls	r6, [r0], -r0, lsr #16
    3334:	stcl	7, cr15, [r8], #1016	; 0x3f8
    3338:	blls	255b78 <__bss_end__@@Base+0x23e550>
    333c:	stmdavs	r0!, {r0, r6, r9, sl, lr}
    3340:			; <UNDEFINED> instruction: 0xf7fe447a
    3344:	str	lr, [r8, r2, ror #25]!
    3348:	strdeq	r3, [r1], -r4
    334c:	andeq	r3, r1, ip, asr #26
    3350:	andeq	r2, r0, lr, ror #4
    3354:	andeq	r0, r0, r0, asr r1
    3358:	andeq	r2, r0, lr, ror r2
    335c:	andeq	r0, r0, r0, ror #2
    3360:	andeq	r0, r0, r8, asr #2
    3364:	andeq	r0, r0, r8, asr r1
    3368:	andeq	r2, r0, r0, lsr #2
    336c:	andeq	r2, r0, r4, asr r2
    3370:	andeq	r2, r0, ip, ror #1
    3374:	strdeq	r2, [r0], -ip
    3378:	mvnsmi	lr, #737280	; 0xb4000
    337c:	ldmdavs	sp, {r2, r3, r4, r9, sl, lr}
    3380:			; <UNDEFINED> instruction: 0xf8dfb083
    3384:			; <UNDEFINED> instruction: 0x46169094
    3388:	ldrbtmi	r6, [r9], #2267	; 0x8db
    338c:	stmdblt	r3!, {r0, r2, r7, r8, ip, sp, pc}^
    3390:			; <UNDEFINED> instruction: 0xf8594b22
    3394:	ldrtmi	r3, [r1], -r3
    3398:	ldrmi	r4, [r8, r8, lsr #12]
    339c:	andcs	r6, r0, r3, lsr #18
    33a0:			; <UNDEFINED> instruction: 0x61233301
    33a4:	pop	{r0, r1, ip, sp, pc}
    33a8:	blmi	764370 <__bss_end__@@Base+0x74cd48>
    33ac:			; <UNDEFINED> instruction: 0xe7f2447b
    33b0:	strmi	r4, [r8], r7, lsl #12
    33b4:	stmiblt	fp, {r5, r8, sl, fp, ip}
    33b8:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
    33bc:			; <UNDEFINED> instruction: 0xf1046965
    33c0:	ldrtmi	r0, [fp], -r8, lsl #4
    33c4:	andhi	pc, r0, sp, asr #17
    33c8:			; <UNDEFINED> instruction: 0xf7ff9501
    33cc:			; <UNDEFINED> instruction: 0x4605ff57
    33d0:	teqlt	r0, r0, lsr #32
    33d4:	blcs	1d768 <__bss_end__@@Base+0x6140>
    33d8:	ldrb	sp, [r9, r7, ror #3]
    33dc:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
    33e0:	bmi	4bd398 <__bss_end__@@Base+0x4a5d70>
    33e4:	blmi	48b7f0 <__bss_end__@@Base+0x4741c8>
    33e8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    33ec:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    33f0:	andhi	pc, r4, sp, asr #17
    33f4:	bmi	3dd448 <__bss_end__@@Base+0x3c5e20>
    33f8:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    33fc:			; <UNDEFINED> instruction: 0xf7fe6828
    3400:	bmi	37e618 <__bss_end__@@Base+0x366ff0>
    3404:	tstcs	r1, r8, lsr #16
    3408:	ldrbtmi	r6, [sl], #-2147	; 0xfffff79d
    340c:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    3410:	rscscc	pc, pc, pc, asr #32
    3414:	svclt	0x0000e7c6
    3418:	strdeq	r3, [r1], -r6
    341c:	andeq	r0, r0, r0, asr #2
    3420:			; <UNDEFINED> instruction: 0xfffff81d
    3424:	andeq	r2, r0, sl, asr #3
    3428:	andeq	r2, r0, sl, lsr #3
    342c:	andeq	r0, r0, r8, asr r1
    3430:	andeq	r0, r0, r8, asr #2
    3434:	andeq	r2, r0, sl, lsl r0
    3438:	andeq	r2, r0, r2, lsl #3
    343c:	svcmi	0x00f0e92d
    3440:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    3444:	strmi	r8, [r9], r2, lsl #22
    3448:	addsmi	r4, r3, #10289152	; 0x9d0000
    344c:	ldrbtmi	r4, [r8], #-2461	; 0xfffff663
    3450:	andls	fp, r4, #141	; 0x8d
    3454:	stmdapl	r1, {r0, r1, r2, r8, r9, ip, pc}^
    3458:	stmdavs	r9, {r3, r4, fp, ip, pc}
    345c:			; <UNDEFINED> instruction: 0xf04f910b
    3460:	ldmibmi	r9, {r8}
    3464:	ldrdge	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3468:	tstls	r9, r9, ror r4
    346c:	andls	r9, r5, r9, lsl r9
    3470:	vrhadd.u8	d25, d0, d2
    3474:	blmi	fe563884 <__bss_end__@@Base+0xfe54c25c>
    3478:	movwls	r4, #33915	; 0x847b
    347c:	vmla.f64	d10, d8, d10
    3480:	movwcs	r3, #2576	; 0xa10
    3484:	ldmib	sp, {r1, r2, r8, r9, ip, pc}^
    3488:	cdp	3, 1, cr2, cr8, cr4, {0}
    348c:			; <UNDEFINED> instruction: 0xf8531a10
    3490:	strtmi	r4, [r0], -r2, lsr #32
    3494:	stc2	7, cr15, [ip], #1020	; 0x3fc
    3498:			; <UNDEFINED> instruction: 0xf0002800
    349c:	blls	2237a4 <__bss_end__@@Base+0x20c17c>
    34a0:	strlt	pc, [r8], #-2259	; 0xfffff72d
    34a4:	svceq	0x0000f1bb
    34a8:	rschi	pc, r2, r0
    34ac:	tstcs	r1, r0, lsl #14
    34b0:			; <UNDEFINED> instruction: 0xf8db2020
    34b4:			; <UNDEFINED> instruction: 0xf8db4004
    34b8:			; <UNDEFINED> instruction: 0xf7feb000
    34bc:			; <UNDEFINED> instruction: 0x4605eade
    34c0:	stmdahi	r3!, {r3, r4, r5, r6, r8, ip, sp, pc}
    34c4:	stmdahi	r6!, {r0, r1, pc}^
    34c8:			; <UNDEFINED> instruction: 0xf0402e00
    34cc:	stmdbhi	r6!, {r0, r1, r3, r4, r7, pc}
    34d0:			; <UNDEFINED> instruction: 0xf0402e00
    34d4:	bhi	9a3708 <__bss_end__@@Base+0x98c0e0>
    34d8:	cmnle	fp, r0, lsl #28
    34dc:	vmlacs.f64	d8, d0, d22
    34e0:	stflsd	f5, [sl], {108}	; 0x6c
    34e4:	eorsle	r2, r5, r0, lsl #24
    34e8:	andlt	pc, ip, sp, asr #17
    34ec:	ldrbtvc	pc, [pc], pc, asr #12	; <UNPREDICTABLE>
    34f0:	stmdavs	r5!, {r0, r1, r3, r5, r7, r9, sl, lr}^
    34f4:	adcsmi	r8, r3, #2818048	; 0x2b0000
    34f8:			; <UNDEFINED> instruction: 0xf8bbd010
    34fc:	adcsmi	r2, r2, #0
    3500:	addsmi	sp, r3, #12
    3504:	stmdahi	fp!, {r5, r8, ip, lr, pc}^
    3508:			; <UNDEFINED> instruction: 0x2002f8bb
    350c:			; <UNDEFINED> instruction: 0xd11b429a
    3510:	ldrdne	pc, [r4], -fp
    3514:			; <UNDEFINED> instruction: 0xf7fe6868
    3518:	stmiblt	r8!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    351c:	cmplt	r2, sl, lsr #18
    3520:			; <UNDEFINED> instruction: 0x3008f8bb
    3524:	addsmi	fp, sl, #-1073741810	; 0xc000000e
    3528:	stmiavs	r8!, {r1, r2, r3, r8, ip, lr, pc}^
    352c:	ldrdne	pc, [ip], -fp
    3530:	b	ffb41530 <__bss_end__@@Base+0xffb29f08>
    3534:	vstrls.16	s22, [r2, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    3538:			; <UNDEFINED> instruction: 0x465a4653
    353c:	strbmi	r4, [r0], -r9, asr #12
    3540:	cdpne	7, 0, cr4, cr7, cr8, {5}
    3544:	addhi	pc, r9, r0, asr #5
    3548:	stccs	8, cr6, [r0], {36}	; 0x24
    354c:			; <UNDEFINED> instruction: 0x465dd1d1
    3550:	ldrdlt	pc, [ip], -sp
    3554:			; <UNDEFINED> instruction: 0xf7fe4628
    3558:			; <UNDEFINED> instruction: 0xf1bbeb7e
    355c:			; <UNDEFINED> instruction: 0xd1a60f00
    3560:			; <UNDEFINED> instruction: 0xb1b49c0a
    3564:	stmdavs	r4!, {r0, r2, r5, r9, sl, lr}
    3568:	ldmdavs	r8, {r0, r1, r3, r5, r6, fp, sp, lr}^
    356c:			; <UNDEFINED> instruction: 0xf7feb110
    3570:	stmdavs	fp!, {r4, r5, r7, r9, fp, sp, lr, pc}^
    3574:			; <UNDEFINED> instruction: 0xb11068d8
    3578:	b	feac1578 <__bss_end__@@Base+0xfeaa9f50>
    357c:	ldrmi	r6, [r8], -fp, ror #16
    3580:	b	fe9c1580 <__bss_end__@@Base+0xfe9a9f58>
    3584:			; <UNDEFINED> instruction: 0xf7fe4628
    3588:			; <UNDEFINED> instruction: 0x2c00eaa4
    358c:	svccs	0x0000d1ea
    3590:	blls	13a340 <__bss_end__@@Base+0x122d18>
    3594:	movwcc	r9, #6663	; 0x1a07
    3598:	addsmi	r9, r3, #4, 6	; 0x10000000
    359c:	svcge	0x0073f47f
    35a0:	blmi	1215ed4 <__bss_end__@@Base+0x11fe8ac>
    35a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    35a8:	blls	2dd618 <__bss_end__@@Base+0x2c5ff0>
    35ac:	qdsuble	r4, sl, r7
    35b0:	andlt	r9, sp, r6, lsl #16
    35b4:	blhi	be8b0 <__bss_end__@@Base+0xa7288>
    35b8:	svchi	0x00f0e8bd
    35bc:			; <UNDEFINED> instruction: 0xf7fe4630
    35c0:	mvnvs	lr, r8, lsl #22
    35c4:	rsbsle	r2, r2, r0, lsl #16
    35c8:	ldrtmi	r6, [r2], -r1, ror #19
    35cc:	b	fe4c15cc <__bss_end__@@Base+0xfe4a9fa4>
    35d0:	str	r8, [r6, lr, lsr #6]
    35d4:			; <UNDEFINED> instruction: 0xf7fe4630
    35d8:	strdvs	lr, [r8, #-172]!	; 0xffffff54
    35dc:	rsble	r2, r0, r0, lsl #16
    35e0:	ldrtmi	r6, [r2], -r1, ror #18
    35e4:	b	fe1c15e4 <__bss_end__@@Base+0xfe1a9fbc>
    35e8:	ldrb	r8, [r7, -lr, lsr #4]!
    35ec:			; <UNDEFINED> instruction: 0xf7fe4630
    35f0:	strdvs	lr, [r8], #160	; 0xa0	; <UNPREDICTABLE>
    35f4:	suble	r2, sl, r0, lsl #16
    35f8:	ldrtmi	r6, [r2], -r1, ror #17
    35fc:	b	1ec15fc <__bss_end__@@Base+0x1ea9fd4>
    3600:	strb	r8, [r8, -lr, lsr #2]!
    3604:			; <UNDEFINED> instruction: 0xf7fe4630
    3608:	strmi	lr, [r3], -r4, ror #21
    360c:	stmdacs	r0, {r3, r5, r6, sp, lr}
    3610:	stmdavs	r1!, {r3, r4, r5, ip, lr, pc}^
    3614:			; <UNDEFINED> instruction: 0xf7fe4632
    3618:	rsbhi	lr, lr, lr, ror #20
    361c:	stcls	7, cr14, [r9, #-348]	; 0xfffffea4
    3620:	blmi	b0ba2c <__bss_end__@@Base+0xaf4404>
    3624:	bls	1956dc <__bss_end__@@Base+0x17e0b4>
    3628:	andls	r4, r6, #167772160	; 0xa000000
    362c:	stmiapl	sp!, {r3, r5, fp, ip, lr}^
    3630:			; <UNDEFINED> instruction: 0xf8cd4a2a
    3634:	ldrbtmi	r9, [sl], #-4
    3638:	stmdavs	r8!, {r0, r1, fp, sp, lr}
    363c:	andhi	pc, r0, sp, asr #17
    3640:	bl	18c1640 <__bss_end__@@Base+0x18aa018>
    3644:	stmdavs	r8!, {r0, r2, r8, r9, fp, ip, pc}
    3648:	bmi	94ba54 <__bss_end__@@Base+0x93442c>
    364c:			; <UNDEFINED> instruction: 0x4623681d
    3650:	strls	r4, [r0, #-1146]	; 0xfffffb86
    3654:	bl	1641654 <__bss_end__@@Base+0x162a02c>
    3658:			; <UNDEFINED> instruction: 0x4658e79b
    365c:	b	ffec165c <__bss_end__@@Base+0xffeaa034>
    3660:	stccs	12, cr9, [r0], {10}
    3664:	svcge	0x007ef47f
    3668:	blne	ff6ea288 <__bss_end__@@Base+0xff6d2c60>
    366c:	ldr	r9, [r7, r6, lsl #6]
    3670:	stccs	12, cr9, [r0], {10}
    3674:	ldrbmi	sp, [pc], -sp, lsl #1
    3678:	movwcs	lr, #1908	; 0x774
    367c:	str	r9, [pc, r6, lsl #6]
    3680:	b	1941680 <__bss_end__@@Base+0x192a058>
    3684:	ldrmi	r4, [sp], -r8, lsr #12
    3688:	b	8c1688 <__bss_end__@@Base+0x8aa060>
    368c:	andls	lr, r3, r9, lsr #14
    3690:			; <UNDEFINED> instruction: 0xf7fe6868
    3694:			; <UNDEFINED> instruction: 0x4628ea1e
    3698:	b	6c1698 <__bss_end__@@Base+0x6aa070>
    369c:	ldrmi	r9, [sp], -r3, lsl #22
    36a0:	andls	lr, r3, pc, lsl r7
    36a4:			; <UNDEFINED> instruction: 0xf7fe6868
    36a8:	stmiavs	r8!, {r2, r4, r9, fp, sp, lr, pc}^
    36ac:	strdls	lr, [r3], -r1
    36b0:			; <UNDEFINED> instruction: 0xf7fe6868
    36b4:	stmiavs	r8!, {r1, r2, r3, r9, fp, sp, lr, pc}^
    36b8:	b	2c16b8 <__bss_end__@@Base+0x2aa090>
    36bc:	strb	r6, [r8, r8, ror #18]!
    36c0:	andeq	r3, r1, r2, lsr sl
    36c4:	andeq	r0, r0, r4, asr #2
    36c8:	andeq	r3, r1, r8, lsl sl
    36cc:	andeq	r3, r1, r4, ror sp
    36d0:	ldrdeq	r3, [r1], -ip
    36d4:	andeq	r0, r0, r8, asr #2
    36d8:	andeq	r0, r0, r8, asr r1
    36dc:	ldrdeq	r1, [r0], -lr
    36e0:	andeq	r1, r0, r4, ror #30
    36e4:	strdlt	fp, [r9], r0
    36e8:	ldrmi	r4, [pc], -r1, lsr #28
    36ec:	bcs	56b78 <__bss_end__@@Base+0x3f550>
    36f0:	cfstrsmi	mvf4, [r1], #-504	; 0xfffffe08
    36f4:	ldmdbpl	r5!, {r0, r1, r3, r4, fp, sp, lr}^
    36f8:	stmdavs	sp!, {r2, r3, r4, r5, r6, sl, lr}
    36fc:			; <UNDEFINED> instruction: 0xf04f9507
    3700:	cfldr32mi	mvfx0, [lr, #-0]
    3704:	stmdavs	r4!, {r2, r5, r6, r8, fp, ip, lr}
    3708:	ldmdavc	fp, {r0, r2, sl, ip, pc}
    370c:	msreq	SPSR_fsx, #-1073741784	; 0xc0000028
    3710:			; <UNDEFINED> instruction: 0xf383fab3
    3714:	cmpne	r3, #323584	; 0x4f000
    3718:	andsle	r9, r3, r6, lsl #6
    371c:			; <UNDEFINED> instruction: 0x46134c18
    3720:	bge	169328 <__bss_end__@@Base+0x151d00>
    3724:	andls	r4, r2, #124, 8	; 0x7c000000
    3728:	andcs	r9, r1, #16777216	; 0x1000000
    372c:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3730:	blmi	415f88 <__bss_end__@@Base+0x3fe960>
    3734:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3738:	blls	1dd7a8 <__bss_end__@@Base+0x1c6180>
    373c:	tstle	r4, sl, asr r0
    3740:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3744:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    3748:	strmi	pc, [r8], #-2259	; 0xfffff72d
    374c:	svcge	0x0005b15c
    3750:	strmi	r4, [lr], -r5, lsl #12
    3754:	ldrtmi	r6, [fp], -r2, ror #16
    3758:			; <UNDEFINED> instruction: 0x46284631
    375c:	blx	ffec1762 <__bss_end__@@Base+0xffeaa13a>
    3760:	stccs	8, cr6, [r0], {36}	; 0x24
    3764:	strdcs	sp, [r0], -r6
    3768:			; <UNDEFINED> instruction: 0xf7fee7e2
    376c:	svclt	0x0000e9f0
    3770:	muleq	r1, r0, r7
    3774:	andeq	r0, r0, r4, asr #2
    3778:	andeq	r3, r1, r8, lsl #15
    377c:	andeq	r0, r0, r0, ror #2
    3780:			; <UNDEFINED> instruction: 0xfffff82d
    3784:	andeq	r3, r1, ip, asr #14
    3788:	andeq	r3, r1, r6, lsr #21
    378c:			; <UNDEFINED> instruction: 0x461cb5f0
    3790:	bcs	96c78 <__bss_end__@@Base+0x7f650>
    3794:	addlt	r4, sp, r8, lsr fp
    3798:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    379c:	ldmdavs	fp, {r0, r1, r2, r4, r5, r8, sl, fp, lr}
    37a0:			; <UNDEFINED> instruction: 0xf04f930b
    37a4:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    37a8:	stmdavs	r6!, {r4, r5, r8, sl, fp, ip, lr, pc}^
    37ac:			; <UNDEFINED> instruction: 0xf8d42700
    37b0:	ldrmi	ip, [r3], -r0
    37b4:	stmib	sp, {r0, r1, r2, r8, r9, sl, ip, pc}^
    37b8:			; <UNDEFINED> instruction: 0xf89c7605
    37bc:	bmi	c1b7c4 <__bss_end__@@Base+0xc0419c>
    37c0:	strbteq	pc, [lr], -r6, lsr #3	; <UNPREDICTABLE>
    37c4:	eorgt	pc, r8, sp, asr #17
    37c8:			; <UNDEFINED> instruction: 0xf686fab6
    37cc:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    37d0:	sfmge	f4, 4, [r5], {-0}
    37d4:	strls	r2, [r2], #-514	; 0xfffffdfe
    37d8:	stmib	sp, {r1, r2, r4, r5, r6, r8, fp}^
    37dc:			; <UNDEFINED> instruction: 0xf7ff6708
    37e0:	blls	18309c <__bss_end__@@Base+0x16ba74>
    37e4:	blcs	15008 <_IO_stdin_used@@Base+0xfcbc>
    37e8:	blmi	9b78cc <__bss_end__@@Base+0x9a02a4>
    37ec:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    37f0:	blls	1f2504 <__bss_end__@@Base+0x1daedc>
    37f4:	bmi	930448 <__bss_end__@@Base+0x918e20>
    37f8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    37fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3800:	subsmi	r9, sl, fp, lsl #22
    3804:			; <UNDEFINED> instruction: 0x4638d133
    3808:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    380c:	bmi	7d502c <__bss_end__@@Base+0x7bda04>
    3810:			; <UNDEFINED> instruction: 0x460b481f
    3814:	strmi	r2, [pc], -r1, lsl #2
    3818:	stmiapl	sp!, {r3, r5, fp, ip, lr}
    381c:	movwls	r4, #6685	; 0x1a1d
    3820:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    3824:	strls	r6, [r0], -r8, lsr #16
    3828:	b	1bc1828 <__bss_end__@@Base+0x1baa200>
    382c:	stmdavs	r8!, {r1, r3, r4, r9, fp, lr}
    3830:	stmdavs	r3!, {r0, r3, r4, r5, r9, sl, lr}
    3834:			; <UNDEFINED> instruction: 0xf7fe447a
    3838:	ldrb	lr, [ip, r8, ror #20]
    383c:			; <UNDEFINED> instruction: 0xf7fe9805
    3840:			; <UNDEFINED> instruction: 0xe7d8ea70
    3844:	andcs	r4, r1, r5, lsl r9
    3848:	bls	26a468 <__bss_end__@@Base+0x252e40>
    384c:			; <UNDEFINED> instruction: 0xf7fe4479
    3850:	blls	1fe168 <__bss_end__@@Base+0x1e6b40>
    3854:	bicle	r2, lr, r0, lsl #22
    3858:	stmdami	ip, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    385c:	bmi	40bc68 <__bss_end__@@Base+0x3f4640>
    3860:	stmdapl	r8!, {r1, r2, r8, r9, fp, ip, pc}
    3864:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3868:	b	13c1868 <__bss_end__@@Base+0x13aa240>
    386c:			; <UNDEFINED> instruction: 0xf7fee7c3
    3870:	svclt	0x0000e96e
    3874:	andeq	r3, r1, r8, ror #13
    3878:	andeq	r0, r0, r4, asr #2
    387c:	ldrdeq	r3, [r1], -sl
    3880:			; <UNDEFINED> instruction: 0xfffffba9
    3884:	andeq	r0, r0, ip, ror #2
    3888:	andeq	r3, r1, r6, lsl #13
    388c:	andeq	r0, r0, r8, asr #2
    3890:	andeq	r0, r0, r8, asr r1
    3894:	strdeq	r1, [r0], -r4
    3898:	strdeq	r1, [r0], -r0
    389c:	andeq	r1, r0, r4, asr #27
    38a0:	andeq	r1, r0, r8, ror sp
    38a4:			; <UNDEFINED> instruction: 0x461cb5f0
    38a8:	addlt	r4, r7, r5, lsr #26
    38ac:	bcs	56548 <__bss_end__@@Base+0x3ef20>
    38b0:	mcrmi	4, 1, r4, cr5, cr13, {3}
    38b4:	ldrbtmi	r5, [lr], #-2283	; 0xfffff715
    38b8:	movwls	r6, #22555	; 0x581b
    38bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    38c4:	stcle	3, cr9, [r0, #-16]!
    38c8:	ldrmi	r4, [r3], -r0, lsr #26
    38cc:	bge	1288d4 <__bss_end__@@Base+0x1112ac>
    38d0:	andls	r4, r2, #2097152000	; 0x7d000000
    38d4:	andcs	r9, r1, #4194304	; 0x400000
    38d8:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
    38dc:	ldmpl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
    38e0:			; <UNDEFINED> instruction: 0x4605681b
    38e4:	bmi	6f1e38 <__bss_end__@@Base+0x6da810>
    38e8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    38ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    38f0:	subsmi	r9, sl, r5, lsl #22
    38f4:	strtmi	sp, [r8], -r2, lsr #2
    38f8:	ldcllt	0, cr11, [r0, #28]!
    38fc:	andcs	r4, r1, r6, lsl r9
    3900:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    3904:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3908:	bmi	53d8c4 <__bss_end__@@Base+0x52629c>
    390c:	blmi	515150 <__bss_end__@@Base+0x4fdb28>
    3910:	smlabbcs	r1, r4, r6, r4
    3914:			; <UNDEFINED> instruction: 0x460d58b2
    3918:			; <UNDEFINED> instruction: 0x970158f6
    391c:	bmi	45d970 <__bss_end__@@Base+0x446348>
    3920:	ldrbtmi	r6, [sl], #-2096	; 0xfffff7d0
    3924:	andgt	pc, r0, sp, asr #17
    3928:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    392c:	ldmdavs	r0!, {r1, r2, r3, r9, fp, lr}
    3930:	stmdavs	r3!, {r0, r3, r5, r9, sl, lr}
    3934:			; <UNDEFINED> instruction: 0xf7fe447a
    3938:	ldrb	lr, [r4, r8, ror #19]
    393c:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3940:	ldrdeq	r3, [r1], -r0
    3944:	andeq	r0, r0, r4, asr #2
    3948:	andeq	r3, r1, sl, asr #11
    394c:			; <UNDEFINED> instruction: 0xfffff4a5
    3950:	andeq	r0, r0, ip, ror #2
    3954:	muleq	r1, r6, r5
    3958:	andeq	r1, r0, sl, lsr #26
    395c:	andeq	r0, r0, r8, asr r1
    3960:	andeq	r0, r0, r8, asr #2
    3964:	strdeq	r1, [r0], -r2
    3968:	strdeq	r1, [r0], -r0
    396c:	ldrblt	r4, [r0, #2902]!	; 0xb56
    3970:			; <UNDEFINED> instruction: 0xf8d3447b
    3974:	blcs	1099c <_IO_stdin_used@@Base+0xb650>
    3978:	adchi	pc, r3, r0
    397c:	ldrd	pc, [ip, #-143]	; 0xffffff71
    3980:	strtmi	r2, [r8], -r0, lsl #10
    3984:	ldrbtmi	r4, [lr], #1582	; 0x62e
    3988:			; <UNDEFINED> instruction: 0xf64f46ac
    398c:			; <UNDEFINED> instruction: 0x461a77ff
    3990:	ldmdavs	r1, {r0, r1, r3, r4, fp, sp, lr}^
    3994:	adcsmi	r8, ip, #12, 16	; 0xc0000
    3998:	stmdbhi	r9, {r3, r4, r5, r6, ip, lr, pc}
    399c:	rsbsle	r2, r5, r0, lsl #18
    39a0:	rsbsle	r2, sl, r0, lsl #28
    39a4:	stmdacs	r0, {r0, r1, r4, r5, sp, lr}
    39a8:	andvs	sp, r2, r5, ror r0
    39ac:			; <UNDEFINED> instruction: 0xf8c24610
    39b0:	blcs	339b8 <__bss_end__@@Base+0x1c390>
    39b4:	bmi	11b8168 <__bss_end__@@Base+0x11a0b40>
    39b8:			; <UNDEFINED> instruction: 0xf8d2447a
    39bc:	bcs	c9e4 <_IO_stdin_used@@Base+0x7698>
    39c0:			; <UNDEFINED> instruction: 0xf8dfd07e
    39c4:			; <UNDEFINED> instruction: 0xf64fe110
    39c8:			; <UNDEFINED> instruction: 0x469c77ff
    39cc:			; <UNDEFINED> instruction: 0x461144fe
    39d0:	stmdavs	ip, {r1, r4, fp, sp, lr}^
    39d4:	adcsmi	r8, lr, #2490368	; 0x260000
    39d8:	stmdbhi	r4!, {r2, r4, r6, ip, lr, pc}
    39dc:	cmple	r1, r0, lsl #24
    39e0:	subsle	r2, pc, r0, lsl #22
    39e4:	stmdacs	r0, {r1, r3, r4, sp, lr}
    39e8:	andvs	sp, r1, sl, asr r0
    39ec:			; <UNDEFINED> instruction: 0xf8c14608
    39f0:	bcs	339f8 <__bss_end__@@Base+0x1c3d0>
    39f4:	blmi	e381a8 <__bss_end__@@Base+0xe20b80>
    39f8:			; <UNDEFINED> instruction: 0xf8d3447b
    39fc:	tstlt	r3, #8, 8	; 0x8000000
    3a00:	ldrsb	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    3a04:	ldrbvc	pc, [pc, pc, asr #12]!	; <UNPREDICTABLE>
    3a08:	ldrbtmi	r4, [lr], #1684	; 0x694
    3a0c:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    3a10:	stmdahi	r6!, {r2, r3, r6, fp, sp, lr}
    3a14:			; <UNDEFINED> instruction: 0xd01b42be
    3a18:	blcs	15248 <_IO_stdin_used@@Base+0xfefc>
    3a1c:	bmi	c381fc <__bss_end__@@Base+0xc20bd4>
    3a20:			; <UNDEFINED> instruction: 0xf8d2447a
    3a24:	cmnlt	r2, r8, lsl #8
    3a28:	ldrsbt	pc, [r8], pc	; <UNPREDICTABLE>
    3a2c:	ldrbvc	pc, [pc, pc, asr #12]!	; <UNPREDICTABLE>
    3a30:	ldrbtmi	r4, [lr], #1692	; 0x69c
    3a34:	ldmdavs	r2, {r0, r4, r9, sl, lr}
    3a38:	stmdahi	r6!, {r2, r3, r6, fp, sp, lr}
    3a3c:			; <UNDEFINED> instruction: 0xd01442be
    3a40:	bcs	15274 <_IO_stdin_used@@Base+0xff28>
    3a44:	blmi	a38224 <__bss_end__@@Base+0xa20bfc>
    3a48:			; <UNDEFINED> instruction: 0xf8c3447b
    3a4c:	cfldrdlt	mvd5, [r0, #32]!
    3a50:			; <UNDEFINED> instruction: 0x2c008924
    3a54:	movtlt	sp, #8416	; 0x20e0
    3a58:	cmplt	r0, #19
    3a5c:	strmi	r6, [r8], -r1
    3a60:	andgt	pc, r0, r1, asr #17
    3a64:	bicsle	r2, r1, r0, lsl #22
    3a68:	stmdbhi	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3a6c:	mvnle	r2, r0, lsl #24
    3a70:	andsvs	fp, sl, fp, lsl r3
    3a74:	strdvs	fp, [r1], -r8
    3a78:			; <UNDEFINED> instruction: 0xf8c14608
    3a7c:	bcs	33a84 <__bss_end__@@Base+0x1c45c>
    3a80:	ubfx	sp, r8, #3, #1
    3a84:	bcs	152b8 <_IO_stdin_used@@Base+0xff6c>
    3a88:	ldr	sp, [r4, r1, lsr #3]!
    3a8c:	blcs	152ec <_IO_stdin_used@@Base+0xffa0>
    3a90:	svcge	0x007df47f
    3a94:	ldrmi	lr, [r5], -pc, lsl #15
    3a98:			; <UNDEFINED> instruction: 0xf8cee788
    3a9c:	str	r3, [r2, r8, lsl #8]
    3aa0:	str	r4, [r3, sp, lsl #12]!
    3aa4:	strcs	pc, [r8], #-2254	; 0xfffff732
    3aa8:			; <UNDEFINED> instruction: 0xf8cee79d
    3aac:	stmdacs	r0, {r3, sl, ip, sp}
    3ab0:			; <UNDEFINED> instruction: 0x460dd1d4
    3ab4:			; <UNDEFINED> instruction: 0x460de7d3
    3ab8:			; <UNDEFINED> instruction: 0xf8cee7de
    3abc:	ldrb	r2, [r9, r8, lsl #8]
    3ac0:	ldrmi	r4, [sp], -fp, lsr #12
    3ac4:	svclt	0x0000e7bf
    3ac8:	andeq	r3, r1, ip, ror r8
    3acc:	andeq	r3, r1, r6, ror #16
    3ad0:	andeq	r3, r1, r4, lsr r8
    3ad4:	andeq	r3, r1, r0, lsr #16
    3ad8:	strdeq	r3, [r1], -r4
    3adc:	andeq	r3, r1, r2, ror #15
    3ae0:	andeq	r3, r1, ip, asr #15
    3ae4:			; <UNDEFINED> instruction: 0x000137ba
    3ae8:	andeq	r3, r1, r4, lsr #15
    3aec:	svcmi	0x00f0e92d
    3af0:	strmi	fp, [r7], -r5, lsl #1
    3af4:	andne	lr, r2, #3358720	; 0x334000
    3af8:	stmdacs	r0, {r0, r9, sl, lr}
    3afc:	blmi	c77c0c <__bss_end__@@Base+0xc605e4>
    3b00:			; <UNDEFINED> instruction: 0xf8d3447b
    3b04:	strbmi	r8, [r5], -r8, lsl #8
    3b08:	svceq	0x0000f1b8
    3b0c:	strtmi	sp, [ip], -r3, asr #32
    3b10:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    3b14:			; <UNDEFINED> instruction: 0x46a9d1fb
    3b18:	eorvs	r4, r7, sl, lsr #13
    3b1c:			; <UNDEFINED> instruction: 0xf8cd9500
    3b20:	ldrtmi	r8, [lr], -r4
    3b24:	ldmdavs	pc!, {r0, r8, sl, fp, ip, pc}	; <UNPREDICTABLE>
    3b28:			; <UNDEFINED> instruction: 0xf8d646a3
    3b2c:	and	r8, r2, r4
    3b30:	eorle	r4, fp, sp, asr r5
    3b34:	stmdavs	ip!, {r0, r2, r3, r5, fp, sp, lr}^
    3b38:	strtmi	r4, [r0], -r1, asr #12
    3b3c:			; <UNDEFINED> instruction: 0xf8eef7ff
    3b40:	rscsle	r2, r5, r0, lsl #16
    3b44:	muleq	r3, r6, r8
    3b48:	stmdavs	sl!, {r0, r1, r3, r4, r6, r9, sl, lr}
    3b4c:			; <UNDEFINED> instruction: 0xf10946a3
    3b50:	ldrmi	r0, [ip], -r1, lsl #18
    3b54:	andeq	lr, r3, r5, lsl #17
    3b58:	blcs	3e278 <__bss_end__@@Base+0x26c50>
    3b5c:	ldmdavs	r0!, {r1, r3, r5, sp, lr}^
    3b60:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b64:			; <UNDEFINED> instruction: 0xf7fd4630
    3b68:	strhtvs	lr, [r7], -r4
    3b6c:	beq	7ff9c <__bss_end__@@Base+0x68974>
    3b70:	bicsle	r2, r6, r0, lsl #30
    3b74:	ldrbmi	r9, [r1], -r2, lsl #22
    3b78:	blls	153e8 <_IO_stdin_used@@Base+0x1009c>
    3b7c:	blls	dbbd0 <__bss_end__@@Base+0xc45a8>
    3b80:	andls	pc, r0, r3, asr #17
    3b84:	andlt	r4, r5, r8, lsl #12
    3b88:	svchi	0x00f0e8bd
    3b8c:	ldrtmi	r9, [r4], -r0, lsl #22
    3b90:	movwls	r3, #769	; 0x301
    3b94:			; <UNDEFINED> instruction: 0xf8c3e7ea
    3b98:	stmdavs	r3, {r3, sl}
    3b9c:	andcs	fp, r1, #-1073741796	; 0xc000001c
    3ba0:	andcc	r6, r1, #1769472	; 0x1b0000
    3ba4:	mvnsle	r2, r0, lsl #22
    3ba8:	blls	953f4 <__bss_end__@@Base+0x7ddcc>
    3bac:	bls	d53d4 <__bss_end__@@Base+0xbddac>
    3bb0:	movwcs	r6, #25
    3bb4:	andlt	r6, r5, r3, lsl r0
    3bb8:	svchi	0x00f0e8bd
    3bbc:	ldrmi	r2, [r9], -r1, lsl #6
    3bc0:	svclt	0x0000e7f3
    3bc4:	andeq	r3, r1, ip, ror #13
    3bc8:	svcmi	0x00f0e92d
    3bcc:	ldmibmi	r0!, {r0, r3, r7, r9, sl, lr}
    3bd0:	blmi	fec15448 <__bss_end__@@Base+0xfebfde20>
    3bd4:	ldrbtmi	r2, [r9], #-2564	; 0xfffff5fc
    3bd8:	adcsge	pc, ip, #14614528	; 0xdf0000
    3bdc:	strmi	fp, [r0], fp, lsl #1
    3be0:	ldrbtmi	r5, [sl], #2251	; 0x8cb
    3be4:	movwls	r6, #38939	; 0x981b
    3be8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3bec:	stmdavs	r5!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^
    3bf0:	rsbsle	r2, fp, r0, lsl #26
    3bf4:	svccs	0x000068a7
    3bf8:			; <UNDEFINED> instruction: 0xf8d4d078
    3bfc:			; <UNDEFINED> instruction: 0xf1bbb00c
    3c00:	rsbsle	r0, r3, r0, lsl #30
    3c04:			; <UNDEFINED> instruction: 0xf7fe4658
    3c08:			; <UNDEFINED> instruction: 0xf89be82c
    3c0c:	bcs	88bc14 <__bss_end__@@Base+0x8745ec>
    3c10:	andls	r4, r3, r6, lsl #12
    3c14:	sbchi	pc, sl, r0
    3c18:	ldrtmi	r4, [r8], -r0, lsr #19
    3c1c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c20:	teqlt	r8, r2, lsr pc
    3c24:			; <UNDEFINED> instruction: 0x4638499e
    3c28:			; <UNDEFINED> instruction: 0xf7fd4479
    3c2c:	stmdacs	r0, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    3c30:	addhi	pc, r7, r0, asr #32
    3c34:	andcc	r4, r1, r0, lsr r6
    3c38:	svc	0x00caf7fd
    3c3c:	andls	r4, r7, r9, asr r6
    3c40:	svc	0x00baf7fd
    3c44:	strtmi	sl, [r8], -r8, lsl #18
    3c48:			; <UNDEFINED> instruction: 0xf8d2f7ff
    3c4c:			; <UNDEFINED> instruction: 0xf0002800
    3c50:	ldmdavc	fp!, {r0, r2, r3, r4, r5, r7, pc}
    3c54:	rsble	r2, lr, lr, lsr #22
    3c58:	stmiblt	sp, {r3, r8, sl, fp, ip, pc}
    3c5c:			; <UNDEFINED> instruction: 0x4630e092
    3c60:			; <UNDEFINED> instruction: 0xf7fd8326
    3c64:	strhvs	lr, [r0, #246]!	; 0xf6
    3c68:			; <UNDEFINED> instruction: 0xf0002800
    3c6c:	stcls	0, cr8, [r7], {232}	; 0xe8
    3c70:			; <UNDEFINED> instruction: 0x46214632
    3c74:	svc	0x003ef7fd
    3c78:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    3c7c:	addhi	pc, r3, r0
    3c80:	stmdavs	ip!, {r3, r4, r5, r9, sl, lr}^
    3c84:	svc	0x00ecf7fd
    3c88:	ldrtmi	r4, [r8], -r1, lsl #12
    3c8c:	addlt	r8, r9, #268435458	; 0x10000002
    3c90:	stc2	7, cr15, [sl], {254}	; 0xfe
    3c94:	stmdacs	r0, {r5, r6, r8, sp, lr}
    3c98:	bmi	fe0b8424 <__bss_end__@@Base+0xfe0a0dfc>
    3c9c:	blmi	fe08c0a8 <__bss_end__@@Base+0xfe074a80>
    3ca0:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3ca4:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3ca8:	andls	pc, r4, sp, asr #17
    3cac:	bmi	1fddd00 <__bss_end__@@Base+0x1fc66d8>
    3cb0:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
    3cb4:	andhi	pc, r0, sp, asr #17
    3cb8:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cbc:	bhi	8d66b4 <__bss_end__@@Base+0x8bf08c>
    3cc0:	stmdavs	r8!, {r0, r8, sp}
    3cc4:			; <UNDEFINED> instruction: 0xf7fe447a
    3cc8:	stcls	8, cr14, [r8], {32}
    3ccc:	strtmi	fp, [r5], -ip, asr #2
    3cd0:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    3cd4:	svc	0x00bef7fd
    3cd8:			; <UNDEFINED> instruction: 0xf7fd4628
    3cdc:	stccs	14, cr14, [r0], {250}	; 0xfa
    3ce0:	stmdals	r7, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3ce4:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    3ce8:	ands	r2, r8, r1
    3cec:	tstcs	r1, sp, ror #20
    3cf0:			; <UNDEFINED> instruction: 0xf85a4b6d
    3cf4:			; <UNDEFINED> instruction: 0xf85a2002
    3cf8:			; <UNDEFINED> instruction: 0xf8cd5003
    3cfc:	ldmdavs	r3, {r2, ip, pc}
    3d00:	stmdavs	r8!, {r2, r3, r5, r6, r9, fp, lr}
    3d04:			; <UNDEFINED> instruction: 0xf8cd447a
    3d08:			; <UNDEFINED> instruction: 0xf7fd8000
    3d0c:	bmi	1abfd0c <__bss_end__@@Base+0x1aa86e4>
    3d10:	tstcs	r1, r8, lsr #16
    3d14:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    3d18:	svc	0x00f6f7fd
    3d1c:	bmi	19cbd28 <__bss_end__@@Base+0x19b4700>
    3d20:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
    3d24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d28:	subsmi	r9, sl, r9, lsl #22
    3d2c:	adchi	pc, lr, r0, asr #32
    3d30:	pop	{r0, r1, r3, ip, sp, pc}
    3d34:	ldmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    3d38:	orrle	r2, sp, r0, lsl #22
    3d3c:	ldrbtmi	r4, [pc], #-3936	; 3d44 <close@plt+0x1f64>
    3d40:	stmdbge	r7, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    3d44:			; <UNDEFINED> instruction: 0xf7fe4658
    3d48:	mcrne	14, 0, pc, cr6, cr3, {5}	; <UNPREDICTABLE>
    3d4c:	svcge	0x007af6bf
    3d50:	tstcs	r1, r4, asr sl
    3d54:			; <UNDEFINED> instruction: 0xf85a4b54
    3d58:			; <UNDEFINED> instruction: 0xf85a2002
    3d5c:			; <UNDEFINED> instruction: 0xf8cd4003
    3d60:	ldmdavs	r3, {r2, ip, pc}
    3d64:	stmdavs	r0!, {r0, r1, r2, r4, r6, r9, fp, lr}
    3d68:			; <UNDEFINED> instruction: 0xf8cd447a
    3d6c:			; <UNDEFINED> instruction: 0xf7fd8000
    3d70:	ldmdami	r5, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3d74:	eorscs	r6, r1, #2293760	; 0x230000
    3d78:	tstcs	r1, r8, ror r4
    3d7c:	svc	0x000af7fd
    3d80:	strb	r2, [ip, r1]
    3d84:	strtmi	r9, [r0], -r7, lsl #24
    3d88:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3d8c:	bge	1a9db4 <__bss_end__@@Base+0x19278c>
    3d90:			; <UNDEFINED> instruction: 0xf7ffa905
    3d94:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    3d98:			; <UNDEFINED> instruction: 0xf7ffdd37
    3d9c:	blmi	1303540 <__bss_end__@@Base+0x12ebf18>
    3da0:	andcs	r2, r0, r1, lsl #4
    3da4:			; <UNDEFINED> instruction: 0xf8c3447b
    3da8:	ldr	r2, [r8, ip, lsl #8]!
    3dac:			; <UNDEFINED> instruction: 0xf81b3801
    3db0:	bcs	88bdb8 <__bss_end__@@Base+0x874790>
    3db4:	svcge	0x0030f47f
    3db8:	svc	0x000af7fd
    3dbc:			; <UNDEFINED> instruction: 0xf10b3e02
    3dc0:	ldrtmi	r0, [r2], -r1, lsl #2
    3dc4:			; <UNDEFINED> instruction: 0xf7fd9007
    3dc8:			; <UNDEFINED> instruction: 0xe73bef7c
    3dcc:	tstcs	r1, r5, lsr sl
    3dd0:			; <UNDEFINED> instruction: 0xf85a4b35
    3dd4:			; <UNDEFINED> instruction: 0xf85a2002
    3dd8:			; <UNDEFINED> instruction: 0xf8cd6003
    3ddc:	ldmdavs	r3, {r2, ip, pc}
    3de0:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r9, fp, lr}
    3de4:			; <UNDEFINED> instruction: 0xf8cd447a
    3de8:			; <UNDEFINED> instruction: 0xf7fd8000
    3dec:	stmdavs	r4!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    3df0:			; <UNDEFINED> instruction: 0x462b4a38
    3df4:	tstcs	r1, r0, lsr r8
    3df8:	strls	r4, [r0], #-1146	; 0xfffffb86
    3dfc:	svc	0x0084f7fd
    3e00:			; <UNDEFINED> instruction: 0xf7fd9807
    3e04:	andcs	lr, r1, r6, ror #28
    3e08:	bmi	9bdc34 <__bss_end__@@Base+0x9a660c>
    3e0c:	blmi	98c218 <__bss_end__@@Base+0x974bf0>
    3e10:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3e14:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3e18:	andls	pc, r4, sp, asr #17
    3e1c:	bmi	b9de70 <__bss_end__@@Base+0xb86848>
    3e20:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    3e24:	andhi	pc, r0, sp, asr #17
    3e28:	svc	0x006ef7fd
    3e2c:	stmdavs	r3!, {r0, r1, r3, r5, fp, lr}
    3e30:	ldrbtmi	r2, [r8], #-544	; 0xfffffde0
    3e34:			; <UNDEFINED> instruction: 0xf7fd2101
    3e38:	andcs	lr, r1, lr, lsr #29
    3e3c:	bmi	67dc00 <__bss_end__@@Base+0x6665d8>
    3e40:	blmi	64c24c <__bss_end__@@Base+0x634c24>
    3e44:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3e48:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3e4c:	andls	pc, r4, sp, asr #17
    3e50:	bmi	8ddea4 <__bss_end__@@Base+0x8c687c>
    3e54:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    3e58:	andhi	pc, r0, sp, asr #17
    3e5c:	svc	0x0054f7fd
    3e60:	stmdavs	r0!, {r5, r9, fp, lr}
    3e64:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    3e68:			; <UNDEFINED> instruction: 0xf7fd2101
    3e6c:	stcls	15, cr14, [r8], {78}	; 0x4e
    3e70:			; <UNDEFINED> instruction: 0xf43f2c00
    3e74:	qasxmi	sl, r5, r6
    3e78:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    3e7c:	mcr	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3e80:			; <UNDEFINED> instruction: 0xf7fd4628
    3e84:	stccs	14, cr14, [r0], {38}	; 0x26
    3e88:			; <UNDEFINED> instruction: 0xe72ad1f5
    3e8c:	mrc	7, 2, APSR_nzcv, cr14, cr13, {7}
    3e90:	andeq	r3, r1, sl, lsr #5
    3e94:	andeq	r0, r0, r4, asr #2
    3e98:	muleq	r1, lr, r2
    3e9c:	andeq	r1, r0, ip, asr #15
    3ea0:	andeq	r1, r0, ip, asr #15
    3ea4:	andeq	r0, r0, r8, asr r1
    3ea8:	andeq	r0, r0, r8, asr #2
    3eac:	andeq	r1, r0, r2, ror #14
    3eb0:	andeq	r1, r0, r4, asr #19
    3eb4:	andeq	r1, r0, r0, lsl r7
    3eb8:	andeq	r1, r0, lr, lsl #14
    3ebc:	andeq	r3, r1, lr, asr r1
    3ec0:	andeq	r1, r0, r2, lsl #18
    3ec4:	andeq	r1, r0, ip, lsr #13
    3ec8:	ldrdeq	r1, [r0], -ip
    3ecc:	andeq	r3, r1, r8, asr #8
    3ed0:	andeq	r1, r0, r0, lsr r6
    3ed4:			; <UNDEFINED> instruction: 0x000017bc
    3ed8:	strdeq	r1, [r0], -r2
    3edc:	andeq	r1, r0, lr, lsr #17
    3ee0:			; <UNDEFINED> instruction: 0x000015be
    3ee4:	andeq	r1, r0, r2, asr r8
    3ee8:	svcmi	0x00f0e92d
    3eec:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    3ef0:	ldrmi	r8, [ip], -r2, lsl #22
    3ef4:	strbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3ef8:			; <UNDEFINED> instruction: 0xf8df2e01
    3efc:	ldrbtmi	r3, [sl], #-1100	; 0xfffffbb4
    3f00:	stmib	sp, {r0, r1, r2, r4, r7, ip, sp, pc}^
    3f04:			; <UNDEFINED> instruction: 0xf04f0103
    3f08:	ldmpl	r3, {}^	; <UNPREDICTABLE>
    3f0c:	tstls	r5, #1769472	; 0x1b0000
    3f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3f14:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3f18:	ldrbtmi	r9, [fp], #-12
    3f1c:	vcgt.u8	d25, d0, d5
    3f20:	stmdavs	r3!, {r0, r2, r4, r8, pc}^
    3f24:	blcs	28b44 <__bss_end__@@Base+0x1151c>
    3f28:	tsthi	r0, r0	; <UNPREDICTABLE>
    3f2c:			; <UNDEFINED> instruction: 0xf0002e02
    3f30:	stmiavs	r3!, {r0, r2, r4, r7, pc}
    3f34:	movwls	r2, #32259	; 0x7e03
    3f38:	andhi	pc, r1, #0
    3f3c:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    3f40:			; <UNDEFINED> instruction: 0xf8df4605
    3f44:			; <UNDEFINED> instruction: 0xf04f8410
    3f48:	ldrbtmi	r0, [fp], #-2819	; 0xfffff4fd
    3f4c:	ldrbtmi	r9, [r8], #2
    3f50:	bcc	43f778 <__bss_end__@@Base+0x428150>
    3f54:	strcc	pc, [r0], #-2271	; 0xfffff721
    3f58:	mcr	4, 0, r4, cr8, cr11, {3}
    3f5c:	muls	r0, r0, sl
    3f60:	bleq	80394 <__bss_end__@@Base+0x68d6c>
    3f64:			; <UNDEFINED> instruction: 0xf000455e
    3f68:	strmi	r8, [r1], -sp, lsr #2
    3f6c:	ldmdavs	r8!, {r1, r3, r9, sp}^
    3f70:	streq	pc, [r1, #-69]	; 0xffffffbb
    3f74:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    3f78:			; <UNDEFINED> instruction: 0xf10b900d
    3f7c:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    3f80:			; <UNDEFINED> instruction: 0xf854dd71
    3f84:	strbmi	sl, [r1], -fp, lsr #32
    3f88:	streq	lr, [fp, r4, lsl #22]
    3f8c:			; <UNDEFINED> instruction: 0x465046d9
    3f90:	ldcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    3f94:	rscle	r2, r3, r0, lsl #16
    3f98:	bne	43f800 <__bss_end__@@Base+0x4281d8>
    3f9c:			; <UNDEFINED> instruction: 0xf7fd4650
    3fa0:	ldmdblt	r8, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    3fa4:	streq	pc, [r2, #-69]	; 0xffffffbb
    3fa8:	strb	r9, [r6, lr]!
    3fac:	bne	fe43f814 <__bss_end__@@Base+0xfe4281ec>
    3fb0:			; <UNDEFINED> instruction: 0xf7fd4650
    3fb4:	stmdblt	r0!, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    3fb8:			; <UNDEFINED> instruction: 0xf0452201
    3fbc:	andls	r0, lr, #8388608	; 0x800000
    3fc0:	stmibmi	r6!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3fc4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    3fc8:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    3fcc:			; <UNDEFINED> instruction: 0xf10bb968
    3fd0:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    3fd4:	orrshi	pc, r7, r0
    3fd8:	andcs	r4, sl, #1048576	; 0x100000
    3fdc:			; <UNDEFINED> instruction: 0xf0456878
    3fe0:			; <UNDEFINED> instruction: 0xf7fd0504
    3fe4:	andls	lr, pc, ip, asr sp	; <UNPREDICTABLE>
    3fe8:	ldmibmi	sp, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    3fec:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    3ff0:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3ff4:			; <UNDEFINED> instruction: 0xf0402800
    3ff8:			; <UNDEFINED> instruction: 0xf10b816d
    3ffc:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
    4000:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    4004:	ldmdavc	sl!, {r0, r1, r2, r3, r4, r5, r6, fp, sp, lr}
    4008:	tstle	r7, r2, lsr #20
    400c:			; <UNDEFINED> instruction: 0xf7fd4638
    4010:	cdpne	14, 4, cr14, cr2, cr8, {1}
    4014:	stmdbcs	r2!, {r0, r3, r4, r5, r7, sl, fp, ip, lr}
    4018:	adcshi	pc, pc, r0
    401c:	ldrtmi	sl, [r8], -ip, lsl #18
    4020:	stc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
    4024:	movwls	r1, #11779	; 0x2e03
    4028:	stmdals	r5, {r0, r1, r2, r5, r7, r9, fp, ip, lr, pc}
    402c:	blmi	ff34c438 <__bss_end__@@Base+0xff334e10>
    4030:	bmi	ff35586c <__bss_end__@@Base+0xff33e244>
    4034:	stmpl	r2, {r2, r6, r7, fp, ip, lr}
    4038:	movwls	r9, #6916	; 0x1b04
    403c:	bls	de090 <__bss_end__@@Base+0xc6a68>
    4040:	andls	r6, r0, #32, 16	; 0x200000
    4044:	ldrbtmi	r4, [sl], #-2761	; 0xfffff537
    4048:	mrc	7, 2, APSR_nzcv, cr14, cr13, {7}
    404c:	stmdavs	r3!, {r3, r6, r7, fp, lr}
    4050:			; <UNDEFINED> instruction: 0x46292232
    4054:			; <UNDEFINED> instruction: 0xf7fd4478
    4058:	umull	lr, pc, lr, sp	; <UNPREDICTABLE>
    405c:	strmi	r4, [r5], -r5, asr #23
    4060:	ldrbtmi	r9, [fp], #-2
    4064:	stmdals	r6, {r0, r1, r2, r8, r9, ip, pc}
    4068:	stcl	7, cr15, [sl, #1012]	; 0x3f4
    406c:	stmdacs	r0, {r2, r9, sl, lr}
    4070:	rscshi	pc, r4, r0
    4074:	stmdbge	r9, {r1, r3, r9, fp, sp, pc}
    4078:	mrc	7, 2, APSR_nzcv, cr8, cr13, {7}
    407c:			; <UNDEFINED> instruction: 0xf0002800
    4080:			; <UNDEFINED> instruction: 0xf7fd80bb
    4084:	bls	1ff97c <__bss_end__@@Base+0x1e8354>
    4088:	blcs	ba20dc <__bss_end__@@Base+0xb8aab4>
    408c:			; <UNDEFINED> instruction: 0xf0404606
    4090:	ldmdavc	r3, {r0, r1, r2, r3, r7, pc}^
    4094:			; <UNDEFINED> instruction: 0xf0402b00
    4098:	ldmmi	r7!, {r0, r1, r3, r7, pc}
    409c:	ldrbtmi	r2, [r8], #-274	; 0xfffffeee
    40a0:	blx	c20a0 <__bss_end__@@Base+0xaaa78>
    40a4:			; <UNDEFINED> instruction: 0xf7fd6170
    40a8:			; <UNDEFINED> instruction: 0xf8dfeddc
    40ac:	blls	324bf4 <__bss_end__@@Base+0x30d5cc>
    40b0:	bls	8dcb8 <__bss_end__@@Base+0x76690>
    40b4:	ldrshvs	r4, [r3, #72]!	; 0x48
    40b8:			; <UNDEFINED> instruction: 0xf8c88332
    40bc:	eorshi	r7, r0, #4, 8	; 0x4000000
    40c0:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
    40c4:	ldcl	7, cr15, [r8, #1012]	; 0x3f4
    40c8:	blge	36e4fc <__bss_end__@@Base+0x356ed4>
    40cc:	strtmi	r9, [sl], -r0, lsl #2
    40d0:			; <UNDEFINED> instruction: 0x46204631
    40d4:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    40d8:			; <UNDEFINED> instruction: 0x46074639
    40dc:			; <UNDEFINED> instruction: 0xf7fd4620
    40e0:	svccs	0x0000edf6
    40e4:	adchi	pc, r1, r0
    40e8:	strcc	pc, [r4], #-2264	; 0xfffff728
    40ec:			; <UNDEFINED> instruction: 0xf0402b00
    40f0:	blmi	fe924368 <__bss_end__@@Base+0xfe90cd40>
    40f4:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    40f8:	blcs	1e16c <__bss_end__@@Base+0x6b44>
    40fc:	sbchi	pc, r9, r0, asr #32
    4100:	blhi	e1e8ec <__bss_end__@@Base+0xe072c4>
    4104:	blx	fe242106 <__bss_end__@@Base+0xfe22aade>
    4108:	blls	19e6d8 <__bss_end__@@Base+0x1870b0>
    410c:	stmdbls	r4, {r1, r2, r3, r4, r7, r8, sl, fp, lr}
    4110:	blge	468d60 <__bss_end__@@Base+0x451738>
    4114:	ldrls	r4, [r1, #-1149]	; 0xfffffb83
    4118:	stmdals	r3, {r7, r9, sl, lr}
    411c:	ldmdacs	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4120:			; <UNDEFINED> instruction: 0xf7ff2204
    4124:	blls	343670 <__bss_end__@@Base+0x32c048>
    4128:	tstlt	r3, r5, lsl #12
    412c:			; <UNDEFINED> instruction: 0xf7fd4618
    4130:			; <UNDEFINED> instruction: 0x4630ecd0
    4134:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4138:			; <UNDEFINED> instruction: 0xf7fd4638
    413c:			; <UNDEFINED> instruction: 0x4640ed1a
    4140:	stcl	7, cr15, [r6], {253}	; 0xfd
    4144:			; <UNDEFINED> instruction: 0xf7fd4620
    4148:	ands	lr, r7, r2, lsr #28
    414c:	tstcs	r1, r5, lsl #16
    4150:	strmi	r4, [sp], -r4, lsl #23
    4154:	stmiapl	r6, {r2, r7, r9, fp, lr}^
    4158:	blls	11a368 <__bss_end__@@Base+0x102d40>
    415c:	ldmdavs	r3, {r0, r8, r9, ip, pc}
    4160:	ldmdavs	r0!, {r0, r1, r9, fp, ip, pc}
    4164:	bmi	fe26896c <__bss_end__@@Base+0xfe251344>
    4168:			; <UNDEFINED> instruction: 0xf7fd447a
    416c:	bmi	fe23f8ac <__bss_end__@@Base+0xfe228284>
    4170:			; <UNDEFINED> instruction: 0x46296830
    4174:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    4178:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    417c:	blmi	1c96b98 <__bss_end__@@Base+0x1c7f570>
    4180:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4184:	blls	55e1f4 <__bss_end__@@Base+0x546bcc>
    4188:			; <UNDEFINED> instruction: 0xf040405a
    418c:			; <UNDEFINED> instruction: 0x462880d6
    4190:	ldc	0, cr11, [sp], #92	; 0x5c
    4194:	pop	{r1, r8, r9, fp, pc}
    4198:	mcrne	15, 4, r8, cr3, cr0, {7}
    419c:	movwls	r4, #9744	; 0x2610
    41a0:	ldc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    41a4:			; <UNDEFINED> instruction: 0x1c799a02
    41a8:			; <UNDEFINED> instruction: 0xf7fd900c
    41ac:	strbt	lr, [r4], sl, lsl #27
    41b0:	ldrtmi	r9, [r8], -r7, lsl #30
    41b4:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    41b8:	ldrtmi	r4, [r8], -r1, lsl #12
    41bc:			; <UNDEFINED> instruction: 0xf974f7fe
    41c0:			; <UNDEFINED> instruction: 0xe7706170
    41c4:	tstcs	r1, r5, lsl #16
    41c8:	strmi	r4, [sp], -r6, ror #22
    41cc:	stmiapl	r6, {r1, r2, r5, r6, r9, fp, lr}^
    41d0:	blls	11a3e0 <__bss_end__@@Base+0x102db8>
    41d4:	ldmdavs	r3, {r0, r8, r9, ip, pc}
    41d8:	ldmdavs	r0!, {r0, r1, r9, fp, ip, pc}
    41dc:	bmi	1ba89e4 <__bss_end__@@Base+0x1b913bc>
    41e0:			; <UNDEFINED> instruction: 0xf7fd447a
    41e4:	bmi	1b7f834 <__bss_end__@@Base+0x1b6820c>
    41e8:			; <UNDEFINED> instruction: 0x46296830
    41ec:	eorcc	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    41f0:			; <UNDEFINED> instruction: 0xf7fd447a
    41f4:	strb	lr, [r1, sl, lsl #27]
    41f8:	tstcs	r1, r5, lsl #16
    41fc:			; <UNDEFINED> instruction: 0x460d4b59
    4200:	stmiapl	r4, {r0, r3, r4, r6, r9, fp, lr}^
    4204:	blls	11a414 <__bss_end__@@Base+0x102dec>
    4208:	ldmdavs	r3, {r0, r8, r9, ip, pc}
    420c:	stmdavs	r0!, {r0, r1, r9, fp, ip, pc}
    4210:	bmi	18e8a18 <__bss_end__@@Base+0x18d13f0>
    4214:			; <UNDEFINED> instruction: 0xf7fd447a
    4218:	bmi	18bf800 <__bss_end__@@Base+0x18a81d8>
    421c:	strtmi	r9, [r9], -r6, lsl #22
    4220:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    4224:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4228:	stmdals	r5, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    422c:	blmi	134c638 <__bss_end__@@Base+0x1335010>
    4230:	bmi	1355a6c <__bss_end__@@Base+0x133e444>
    4234:	stmpl	r2, {r2, r6, r7, fp, ip, lr}
    4238:	movwls	r9, #6916	; 0x1b04
    423c:	bls	de290 <__bss_end__@@Base+0xc6c68>
    4240:	andls	r6, r0, #32, 16	; 0x200000
    4244:	ldrbtmi	r4, [sl], #-2648	; 0xfffff5a8
    4248:	ldcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    424c:	stmdavs	r3!, {r0, r1, r2, r4, r6, fp, lr}
    4250:	strtmi	r2, [r9], -r0, lsr #4
    4254:			; <UNDEFINED> instruction: 0xf7fd4478
    4258:			; <UNDEFINED> instruction: 0xe78fec9e
    425c:	tstcs	r1, r5, lsl #16
    4260:	strmi	r4, [sp], -r0, asr #22
    4264:	stmiapl	r4, {r6, r9, fp, lr}^
    4268:	blls	11a478 <__bss_end__@@Base+0x102e50>
    426c:	ldmdavs	r3, {r0, r8, r9, ip, pc}
    4270:	movwls	r4, #10831	; 0x2a4f
    4274:	blls	d5464 <__bss_end__@@Base+0xbde3c>
    4278:	blls	a8e80 <__bss_end__@@Base+0x91858>
    427c:			; <UNDEFINED> instruction: 0xf7fd6820
    4280:	bmi	133f798 <__bss_end__@@Base+0x1328170>
    4284:	strtmi	r9, [r9], -r6, lsl #22
    4288:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    428c:	ldc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4290:	stmdbmi	r9, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4294:	bls	2cc2a0 <__bss_end__@@Base+0x2b4c78>
    4298:			; <UNDEFINED> instruction: 0xf7fd4479
    429c:			; <UNDEFINED> instruction: 0xe72fed1e
    42a0:	tstcs	r1, r5, lsl #16
    42a4:	strmi	r4, [sp], -pc, lsr #22
    42a8:	stmiapl	r6, {r0, r1, r2, r3, r5, r9, fp, lr}^
    42ac:	blls	11a4bc <__bss_end__@@Base+0x102e94>
    42b0:	ldmdavs	r3, {r0, r8, r9, ip, pc}
    42b4:	ldmdavs	r0!, {r0, r1, r9, fp, ip, pc}
    42b8:	bmi	1028ac0 <__bss_end__@@Base+0x1011498>
    42bc:			; <UNDEFINED> instruction: 0xf7fd447a
    42c0:	bmi	fff758 <__bss_end__@@Base+0xfe8130>
    42c4:			; <UNDEFINED> instruction: 0x46296830
    42c8:	eorcc	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    42cc:			; <UNDEFINED> instruction: 0xf7fd447a
    42d0:	smmla	r3, ip, sp, lr
    42d4:	tstcs	r1, r5, lsl #16
    42d8:	strmi	r4, [sp], -r2, lsr #22
    42dc:	stmiapl	r4, {r1, r5, r9, fp, lr}^
    42e0:	blls	11a4f0 <__bss_end__@@Base+0x102ec8>
    42e4:	ldmdavs	r3, {r0, r8, r9, ip, pc}
    42e8:	stmdavs	r0!, {r0, r1, r9, fp, ip, pc}
    42ec:	bmi	d68af4 <__bss_end__@@Base+0xd514cc>
    42f0:			; <UNDEFINED> instruction: 0xf7fd447a
    42f4:	bmi	d3f724 <__bss_end__@@Base+0xd280fc>
    42f8:	strtmi	r6, [r9], -r0, lsr #16
    42fc:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    4300:	stc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    4304:	stmdals	r5, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    4308:	blmi	58c714 <__bss_end__@@Base+0x5750ec>
    430c:	bmi	595b48 <__bss_end__@@Base+0x57e520>
    4310:	stmpl	r2, {r1, r2, r6, r7, fp, ip, lr}
    4314:	movwls	r9, #6916	; 0x1b04
    4318:	bls	de36c <__bss_end__@@Base+0xc6d44>
    431c:	andls	r6, r0, #48, 16	; 0x300000
    4320:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    4324:	ldcl	7, cr15, [r0], #1012	; 0x3f4
    4328:	ldmdavs	r0!, {r0, r3, r5, r9, fp, lr}
    432c:			; <UNDEFINED> instruction: 0xf8544629
    4330:	ldrbtmi	r3, [sl], #-41	; 0xffffffd7
    4334:	stcl	7, cr15, [r8], #1012	; 0x3f4
    4338:			; <UNDEFINED> instruction: 0xf7fde720
    433c:	strmi	lr, [r5], -r8, lsl #24
    4340:	ldr	r9, [r0], r2
    4344:	andeq	r2, r1, r2, lsl #31
    4348:	andeq	r0, r0, r4, asr #2
    434c:	andeq	r2, r1, r6, ror #30
    4350:	andeq	r1, r0, r6, asr #15
    4354:			; <UNDEFINED> instruction: 0x000017ba
    4358:	andeq	r1, r0, r0, asr #15
    435c:	andeq	r1, r0, lr, asr r7
    4360:	andeq	r1, r0, lr, lsr r7
    4364:	andeq	r0, r0, r8, asr #2
    4368:	andeq	r0, r0, r8, asr r1
    436c:	andeq	r1, r0, lr, asr #7
    4370:	andeq	r1, r0, r0, ror #13
    4374:	andeq	r1, r0, r2, lsr #13
    4378:	andeq	r1, r0, r2, lsr #11
    437c:	andeq	r3, r1, r8, lsr r1
    4380:			; <UNDEFINED> instruction: 0xffffe967
    4384:	andeq	r0, r0, ip, ror #2
    4388:	andeq	r1, r0, r8, ror #13
    438c:	andeq	r1, r0, ip, lsr #5
    4390:	andeq	r1, r0, lr, lsr #5
    4394:	andeq	r2, r1, r0, lsl #26
    4398:	andeq	r1, r0, r4, lsr r2
    439c:	andeq	r1, r0, r4, lsr r2
    43a0:	andeq	r1, r0, r0, lsl #4
    43a4:	andeq	r1, r0, r6, ror #10
    43a8:	andeq	r1, r0, lr, asr #3
    43ac:	andeq	r1, r0, r8, ror #10
    43b0:	andeq	r1, r0, r0, lsr #3
    43b4:	ldrdeq	r1, [r0], -lr
    43b8:	andeq	r1, r0, r8, asr #10
    43bc:	andeq	r1, r0, r8, asr r1
    43c0:	andeq	r1, r0, r8, asr r1
    43c4:	andeq	r1, r0, r4, lsr #2
    43c8:	andeq	r1, r0, r6, lsr #2
    43cc:	strdeq	r1, [r0], -r2
    43d0:	strdeq	r1, [r0], -r2
    43d4:	svcmi	0x00f0e92d
    43d8:	vpush	{s4}
    43dc:	strmi	r8, [r7], -r4, lsl #22
    43e0:	stmib	sp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    43e4:	stmdbmi	sl!, {r0, r1, r8, r9, ip}^
    43e8:	ldrbtmi	r4, [r9], #-2922	; 0xfffff496
    43ec:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    43f0:			; <UNDEFINED> instruction: 0xf04f930d
    43f4:	blmi	1a04ffc <__bss_end__@@Base+0x19ed9d4>
    43f8:	movwls	r4, #25723	; 0x647b
    43fc:	adchi	pc, ip, r0, asr #6
    4400:			; <UNDEFINED> instruction: 0xf04f9b04
    4404:	stmdami	r5!, {r8, r9, fp}^
    4408:	beq	c40844 <__bss_end__@@Base+0xc2921c>
    440c:			; <UNDEFINED> instruction: 0x8190f8df
    4410:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4414:	bl	d5c90 <__bss_end__@@Base+0xbe668>
    4418:	bmi	1885228 <__bss_end__@@Base+0x186dc00>
    441c:			; <UNDEFINED> instruction: 0xf8554478
    4420:	ldrbtmi	r1, [r8], #2820	; 0xb04
    4424:	movwls	r4, #21626	; 0x547a
    4428:			; <UNDEFINED> instruction: 0xee094b5f
    442c:	vmov	s19, r0
    4430:	stmdavc	sl, {r4, r9, fp, sp}
    4434:	mcr	4, 0, r4, cr8, cr11, {3}
    4438:	bcs	1ba2c80 <__bss_end__@@Base+0x1b8b658>
    443c:			; <UNDEFINED> instruction: 0xf8cd465e
    4440:	svclt	0x0016b01c
    4444:	movwcs	r4, #5784	; 0x1698
    4448:	mcr	6, 0, r4, cr8, cr11, {2}
    444c:	mul	pc, r0, sl	; <UNPREDICTABLE>
    4450:			; <UNDEFINED> instruction: 0xf1bb9b09
    4454:	rsble	r0, fp, r0, lsl #30
    4458:	andcc	pc, r0, fp, asr #17
    445c:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    4460:	blcs	2b098 <__bss_end__@@Base+0x13a70>
    4464:	blls	178550 <__bss_end__@@Base+0x160f28>
    4468:	eorsle	r4, ip, fp, lsr #5
    446c:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
    4470:	blmi	1425cc <__bss_end__@@Base+0x12afa4>
    4474:	tstls	r1, r2, asr r6
    4478:	stmdbls	r3, {r3, r6, r9, sl, lr}
    447c:	bcc	43fce4 <__bss_end__@@Base+0x4286bc>
    4480:	strmi	lr, [fp], -sp, asr #19
    4484:	strbmi	r9, [r1], -r0, lsl #2
    4488:	mrc2	7, 7, pc, cr8, cr14, {7}
    448c:	stmdacs	r0, {r2, r9, sl, lr}
    4490:	cdp	0, 1, cr13, cr8, cr9, {7}
    4494:	blge	28aedc <__bss_end__@@Base+0x2738b4>
    4498:	stmib	sp, {r0, r3, r9, fp, sp, pc}^
    449c:			; <UNDEFINED> instruction: 0xf7fe6609
    44a0:	stmdacs	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    44a4:	svcls	0x0006d1d4
    44a8:	blmi	100c8b4 <__bss_end__@@Base+0xff528c>
    44ac:	cdp	8, 1, cr4, cr9, cr0, {2}
    44b0:	ldmdapl	r8!, {r4, r9, fp, sp}
    44b4:	blls	da8b8 <__bss_end__@@Base+0xc3290>
    44b8:	stmdavs	r3, {r0, r8, r9, ip, pc}
    44bc:	stc	8, cr6, [sp, #224]	; 0xe0
    44c0:			; <UNDEFINED> instruction: 0xf7fd8a00
    44c4:	blls	2ff554 <__bss_end__@@Base+0x2e7f2c>
    44c8:	tstcs	r1, r8, lsr r8
    44cc:	bcs	fe43fd38 <__bss_end__@@Base+0xfe428710>
    44d0:	ldc	7, cr15, [sl], {253}	; 0xfd
    44d4:	blcs	2b10c <__bss_end__@@Base+0x13ae4>
    44d8:	strtmi	sp, [r0], -r5, asr #3
    44dc:	stc	7, cr15, [r0], #-1012	; 0xfffffc0c
    44e0:	adcmi	r9, fp, #5120	; 0x1400
    44e4:	stmdals	r7, {r1, r6, r7, r8, ip, lr, pc}
    44e8:	ldrbmi	fp, [r2], -r8, lsr #6
    44ec:			; <UNDEFINED> instruction: 0xf7ff4649
    44f0:	blmi	c430ec <__bss_end__@@Base+0xc2bac4>
    44f4:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    44f8:			; <UNDEFINED> instruction: 0x4604681b
    44fc:	ldmib	sp, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    4500:	bcs	50d34 <__bss_end__@@Base+0x3970c>
    4504:	stmdbmi	ip!, {r0, r2, r5, ip, lr, pc}
    4508:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    450c:	andcs	r2, r1, r0, lsl #2
    4510:	strtmi	r4, [r2], -sl, lsr #18
    4514:			; <UNDEFINED> instruction: 0xf7fd4479
    4518:			; <UNDEFINED> instruction: 0x2c00ebe0
    451c:	blmi	a3b934 <__bss_end__@@Base+0xa2430c>
    4520:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4524:	strcs	pc, [ip], #-2243	; 0xfffff73d
    4528:	blx	84252c <__bss_end__@@Base+0x82af04>
    452c:	and	r2, r3, r0
    4530:	movwls	r4, #30363	; 0x769b
    4534:	stmdals	r7, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    4538:	blmi	596dc8 <__bss_end__@@Base+0x57f7a0>
    453c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4540:	blls	35e5b0 <__bss_end__@@Base+0x346f88>
    4544:	qsuble	r4, sl, r0
    4548:	ldc	0, cr11, [sp], #60	; 0x3c
    454c:	pop	{r2, r8, r9, fp, pc}
    4550:	ldmdbmi	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4554:			; <UNDEFINED> instruction: 0xe7d84479
    4558:	tstcs	r1, r6, lsl #16
    455c:	bmi	5171b0 <__bss_end__@@Base+0x4ffb88>
    4560:	stmpl	r2, {r2, r6, r7, fp, ip, lr}
    4564:	movwls	r9, #6915	; 0x1b03
    4568:	bmi	61e5bc <__bss_end__@@Base+0x606f94>
    456c:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    4570:			; <UNDEFINED> instruction: 0xf7fd9700
    4574:	blls	13f4a4 <__bss_end__@@Base+0x127e7c>
    4578:	tstcs	r1, r5, lsl sl
    457c:	ldmdavs	fp, {r5, fp, sp, lr}
    4580:			; <UNDEFINED> instruction: 0xf7fd447a
    4584:	andcs	lr, r1, r2, asr #23
    4588:			; <UNDEFINED> instruction: 0xf7fde7d6
    458c:	svclt	0x0000eae0
    4590:	muleq	r1, r6, sl
    4594:	andeq	r0, r0, r4, asr #2
    4598:	andeq	r2, r1, r8, lsl #21
    459c:	andeq	r1, r0, r8, ror #7
    45a0:	andeq	r1, r0, sl, asr #8
    45a4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    45a8:	andeq	r1, r0, ip, asr #7
    45ac:	andeq	r0, r0, r8, asr #2
    45b0:	andeq	r0, r0, r8, asr r1
    45b4:	andeq	r0, r0, ip, ror #2
    45b8:	andeq	r2, r0, r4, lsl r1
    45bc:	andeq	r1, r0, ip, lsl r3
    45c0:	andeq	r2, r1, sl, asr #25
    45c4:	andeq	r2, r1, r4, asr #18
    45c8:	strdeq	r1, [r0], -r0
    45cc:	andeq	r0, r0, r6, lsr #29
    45d0:	andeq	r0, r0, r4, lsr #29
    45d4:	blmi	fed170a8 <__bss_end__@@Base+0xfecffa80>
    45d8:	mvnsmi	lr, #737280	; 0xb4000
    45dc:	cfldrsmi	mvf4, [r3], #488	; 0x1e8
    45e0:	ldmibmi	r3!, {r0, r3, r7, ip, sp, pc}
    45e4:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    45e8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    45ec:	ldmdavs	fp, {r1, sp}
    45f0:			; <UNDEFINED> instruction: 0xf04f9307
    45f4:	mrsls	r0, SP_svc
    45f8:	ldrpl	pc, [r0], #-2244	; 0xfffff73c
    45fc:	b	fe0425f8 <__bss_end__@@Base+0xfe02afd0>
    4600:	andcs	r9, pc, r3, lsl #18
    4604:	b	1f42600 <__bss_end__@@Base+0x1f2afd8>
    4608:	andcs	r9, r1, r3, lsl #18
    460c:			; <UNDEFINED> instruction: 0xf7fd4ea9
    4610:	stmdbls	r3, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    4614:	ldrbtmi	r2, [lr], #-13
    4618:	b	1cc2614 <__bss_end__@@Base+0x1caafec>
    461c:			; <UNDEFINED> instruction: 0xf44f1d20
    4620:	smlabbcs	r0, r0, r2, r6
    4624:	bl	11c2620 <__bss_end__@@Base+0x11aaff8>
    4628:	smlatbcs	r2, r3, fp, r4
    462c:			; <UNDEFINED> instruction: 0xf8c42203
    4630:	andcs	r1, r1, ip, asr #1
    4634:			; <UNDEFINED> instruction: 0xf8c42104
    4638:			; <UNDEFINED> instruction: 0xf8c420d0
    463c:	andcs	r1, r5, #212	; 0xd4
    4640:			; <UNDEFINED> instruction: 0xf8c42106
    4644:			; <UNDEFINED> instruction: 0xf8c420d8
    4648:	andcs	r1, r7, #220	; 0xdc
    464c:			; <UNDEFINED> instruction: 0xf8c42108
    4650:			; <UNDEFINED> instruction: 0xf8c420e0
    4654:	andcs	r1, r9, #228	; 0xe4
    4658:			; <UNDEFINED> instruction: 0xf8c4210a
    465c:			; <UNDEFINED> instruction: 0xf8c420e8
    4660:	andcs	r1, fp, #8, 2
    4664:	orrne	pc, r8, r4, asr #17
    4668:			; <UNDEFINED> instruction: 0xf8c4210c
    466c:			; <UNDEFINED> instruction: 0xf8c4210c
    4670:	andcs	r2, sp, #140, 2	; 0x23
    4674:	tstne	r0, r4, asr #17	; <UNPREDICTABLE>
    4678:	orrsne	pc, r0, r4, asr #17
    467c:			; <UNDEFINED> instruction: 0xf8c4210e
    4680:			; <UNDEFINED> instruction: 0xf8c42114
    4684:	andcs	r2, pc, #148, 2	; 0x25
    4688:	sbceq	pc, r8, r4, asr #17
    468c:	tstne	r8, r4, asr #17	; <UNPREDICTABLE>
    4690:	orrsne	pc, r8, r4, asr #17
    4694:	tstcs	ip, r4, asr #17	; <UNPREDICTABLE>
    4698:	orrscs	pc, ip, r4, asr #17
    469c:	stmdavs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}
    46a0:	rsble	r2, r3, r0, lsl #22
    46a4:	ldmpl	r3!, {r0, r2, r7, r8, r9, fp, lr}^
    46a8:	blcs	1e71c <__bss_end__@@Base+0x70f4>
    46ac:	adchi	pc, sl, r0, asr #32
    46b0:	ldmpl	r7!, {r0, r1, r7, r8, r9, fp, lr}^
    46b4:	blcs	1e7a8 <__bss_end__@@Base+0x7180>
    46b8:			; <UNDEFINED> instruction: 0x4628d05f
    46bc:	b	d426b8 <__bss_end__@@Base+0xd2b090>
    46c0:	strtmi	r2, [r8], -r0, lsl #2
    46c4:	bl	9c26c0 <__bss_end__@@Base+0x9ab098>
    46c8:	stmdacs	r0, {r2, r9, sl, lr}
    46cc:	eorscs	sp, pc, r8, rrx
    46d0:	ldrsbhi	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    46d4:	bl	15426d0 <__bss_end__@@Base+0x152b0a8>
    46d8:	ldrbtmi	r4, [r8], #2427	; 0x97b
    46dc:			; <UNDEFINED> instruction: 0x46034479
    46e0:			; <UNDEFINED> instruction: 0xf8c84628
    46e4:			; <UNDEFINED> instruction: 0xf7fd341c
    46e8:	strmi	lr, [r4], -r6, ror #19
    46ec:	rsble	r2, pc, r0, lsl #16
    46f0:	bge	16f310 <__bss_end__@@Base+0x157ce8>
    46f4:			; <UNDEFINED> instruction: 0xf04f2100
    46f8:			; <UNDEFINED> instruction: 0xf8c80901
    46fc:			; <UNDEFINED> instruction: 0xf7fe9414
    4700:			; <UNDEFINED> instruction: 0x4603fd73
    4704:	ldrmi	r4, [ip], -r0, lsr #12
    4708:	bl	2c2704 <__bss_end__@@Base+0x2ab0dc>
    470c:	svclt	0x00a42c00
    4710:			; <UNDEFINED> instruction: 0xf8c89b05
    4714:	vaddhn.i16	d19, q0, q4
    4718:	strtmi	r8, [r8], -r5, lsr #1
    471c:	b	442718 <__bss_end__@@Base+0x42b0f0>
    4720:	ldrbtmi	r4, [sl], #-2666	; 0xfffff596
    4724:	ldreq	pc, [r0], #-2242	; 0xfffff73e
    4728:			; <UNDEFINED> instruction: 0xf0002800
    472c:	blmi	18e49f0 <__bss_end__@@Base+0x18cd3c8>
    4730:			; <UNDEFINED> instruction: 0xf8c22100
    4734:	ldmpl	r3!, {r2, r3, sl, ip}^
    4738:	cmplt	r8, r8, lsl r8
    473c:	blcs	1e830 <__bss_end__@@Base+0x7208>
    4740:	bmi	18f8cbc <__bss_end__@@Base+0x18e1694>
    4744:	stmdbmi	r3!, {r1, r3, r4, r5, r6, sl, lr}^
    4748:	andcs	r4, r1, fp, lsr #12
    474c:			; <UNDEFINED> instruction: 0xf7fd4479
    4750:	andcs	lr, r0, r4, asr #21
    4754:	blmi	15170dc <__bss_end__@@Base+0x14ffab4>
    4758:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    475c:	blls	1de7cc <__bss_end__@@Base+0x1c71a4>
    4760:			; <UNDEFINED> instruction: 0xf040405a
    4764:	mullt	r9, r1, r0
    4768:	mvnshi	lr, #12386304	; 0xbd0000
    476c:	ldmpl	r7!, {r2, r4, r6, r8, r9, fp, lr}^
    4770:	blcs	1e864 <__bss_end__@@Base+0x723c>
    4774:	vst4.32	{d29,d31,d33,d35}, [pc :128], r4
    4778:	andcs	r7, r2, #1476395008	; 0x58000000
    477c:	strtmi	r2, [r8], -sl, lsl #2
    4780:	b	b4277c <__bss_end__@@Base+0xb2b154>
    4784:	cmple	r4, r0, lsl #16
    4788:	tstcs	r0, r4, asr fp
    478c:	andcs	r4, r1, #40, 12	; 0x2800000
    4790:			; <UNDEFINED> instruction: 0xf8c3447b
    4794:			; <UNDEFINED> instruction: 0xf7fd2418
    4798:			; <UNDEFINED> instruction: 0x4604eabe
    479c:	orrsle	r2, r6, r0, lsl #16
    47a0:	strtmi	r2, [r8], -r2, lsl #2
    47a4:	b	fedc27a0 <__bss_end__@@Base+0xfedab178>
    47a8:	addsle	r2, r0, r0, lsl #16
    47ac:	tstcs	r1, ip, asr #22
    47b0:	bmi	13568e8 <__bss_end__@@Base+0x133f2c0>
    47b4:	ldmdapl	r0!, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    47b8:	strls	r4, [r0, #-1146]	; 0xfffffb86
    47bc:	stmdavs	r3, {r0, r1, r8, r9, ip, pc}
    47c0:	stmdavs	r0, {r0, r1, fp, ip, pc}
    47c4:	b	fe8427c0 <__bss_end__@@Base+0xfe82b198>
    47c8:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    47cc:			; <UNDEFINED> instruction: 0xe77e601c
    47d0:	b	16427cc <__bss_end__@@Base+0x162b1a4>
    47d4:	strmi	r4, [r0], r1, lsr #12
    47d8:			; <UNDEFINED> instruction: 0xf8d84628
    47dc:			; <UNDEFINED> instruction: 0xf7fd4000
    47e0:	movwlt	lr, #35482	; 0x8a9a
    47e4:	tstcs	r1, lr, lsr fp
    47e8:	bmi	10568e8 <__bss_end__@@Base+0x103f2c0>
    47ec:	ldmdapl	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    47f0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    47f4:	stmdavs	r0!, {r0, r1, fp, sp, lr}
    47f8:	b	fe1c27f4 <__bss_end__@@Base+0xfe1ab1cc>
    47fc:	bmi	f7e638 <__bss_end__@@Base+0xf67010>
    4800:			; <UNDEFINED> instruction: 0xe7a0447a
    4804:			; <UNDEFINED> instruction: 0x462a493c
    4808:			; <UNDEFINED> instruction: 0xf7fd4479
    480c:	blmi	b3f1ac <__bss_end__@@Base+0xb27b84>
    4810:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    4814:	stmdavs	r3!, {r0, r1, r5, r8, ip, sp, pc}
    4818:			; <UNDEFINED> instruction: 0xf43f2b00
    481c:	smlsld	sl, ip, r1, pc	; <UNPREDICTABLE>
    4820:	bcs	1e8b0 <__bss_end__@@Base+0x7288>
    4824:	str	sp, [r6, r9, lsr #3]!
    4828:	rscscc	pc, pc, pc, asr #32
    482c:	andmi	pc, r0, r8, asr #17
    4830:	stmdacs	r1, {r4, r7, r8, r9, sl, sp, lr, pc}
    4834:	stmdacs	r2, {r0, r2, r5, ip, lr, pc}
    4838:	ldfmid	f5, [r0], #-68	; 0xffffffbc
    483c:	bmi	a55a34 <__bss_end__@@Base+0xa3e40c>
    4840:	blmi	9ccc4c <__bss_end__@@Base+0x9b5624>
    4844:	ldmpl	r2!, {r4, r5, r7, fp, ip, lr}^
    4848:	stmdavs	r3, {r0, r8, sl, ip, pc}
    484c:	bmi	b1e894 <__bss_end__@@Base+0xb0726c>
    4850:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    4854:	b	1642850 <__bss_end__@@Base+0x162b228>
    4858:	rscscc	pc, pc, pc, asr #32
    485c:	stcmi	7, cr14, [r9], #-488	; 0xfffffe18
    4860:			; <UNDEFINED> instruction: 0xe7ec447c
    4864:			; <UNDEFINED> instruction: 0x4649481f
    4868:	bmi	9d74e4 <__bss_end__@@Base+0x9bfebc>
    486c:	ldmpl	r0!, {r2, r4, r5, fp, ip, lr}^
    4870:	strls	r4, [r0, #-1146]	; 0xfffffb86
    4874:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    4878:	b	11c2874 <__bss_end__@@Base+0x11ab24c>
    487c:	rscscc	pc, pc, pc, asr #32
    4880:	stcmi	7, cr14, [r2], #-416	; 0xfffffe60
    4884:			; <UNDEFINED> instruction: 0xe7da447c
    4888:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    488c:	andscs	r4, r7, #20, 22	; 0x5000
    4890:	tstcs	r1, pc, lsl r8
    4894:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    4898:			; <UNDEFINED> instruction: 0xf7fd681b
    489c:			; <UNDEFINED> instruction: 0xf04fe97c
    48a0:	smmlsr	r7, pc, r0, r3	; <UNPREDICTABLE>
    48a4:	andeq	r2, r1, r4, lsr #17
    48a8:	andeq	r0, r0, r4, asr #2
    48ac:	andeq	r2, r1, r6, lsl #24
    48b0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    48b4:	andeq	r2, r1, sl, ror #16
    48b8:	andeq	r0, r0, r8, ror r1
    48bc:	andeq	r0, r0, ip, ror #2
    48c0:	andeq	r0, r0, r0, ror r1
    48c4:	andeq	r2, r1, r2, lsl fp
    48c8:	andeq	r1, r0, r4, lsr #2
    48cc:	andeq	r2, r1, sl, asr #21
    48d0:	andeq	r1, r0, r0, asr #2
    48d4:	andeq	r1, r0, r4, lsr r2
    48d8:	andeq	r2, r1, r8, lsr #14
    48dc:	andeq	r2, r1, ip, asr sl
    48e0:	andeq	r0, r0, r8, asr #2
    48e4:	andeq	r0, r0, r8, asr r1
    48e8:	andeq	r1, r0, ip, lsr #2
    48ec:	andeq	r2, r1, sl, lsr r8
    48f0:	andeq	r1, r0, r4, lsr #2
    48f4:	andeq	r1, r0, r0, ror r0
    48f8:	andeq	r1, r0, r4, lsl #1
    48fc:	andeq	r0, r0, ip, asr #29
    4900:	andeq	r1, r0, sl, rrx
    4904:	andeq	r1, r0, r0
    4908:	andeq	r1, r0, r4, asr #1
    490c:	andeq	r0, r0, r4, ror #31
    4910:	ldrdeq	r1, [r0], -r2
    4914:	blmi	fe4d7364 <__bss_end__@@Base+0xfe4bfd3c>
    4918:	mvnsmi	lr, #737280	; 0xb4000
    491c:	cfldrsmi	mvf4, [r2], {122}	; 0x7a
    4920:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    4924:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    4928:	ldmdavs	fp, {r4, r7, r9, sl, fp, lr}
    492c:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    4930:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4934:	strcc	pc, [ip], #-2260	; 0xfffff72c
    4938:	hvclt	13390	; 0x344e
    493c:	strtcc	pc, [r0], #-2260	; 0xfffff72c
    4940:	blmi	fe2f1574 <__bss_end__@@Base+0xfe2d9f4c>
    4944:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4948:			; <UNDEFINED> instruction: 0xf0402b00
    494c:	blmi	fe264bcc <__bss_end__@@Base+0xfe24d5a4>
    4950:			; <UNDEFINED> instruction: 0xf8d3447b
    4954:	bcs	d9bc <_IO_stdin_used@@Base+0x8670>
    4958:	addhi	pc, r5, r0, asr #32
    495c:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    4960:	ldreq	pc, [ip], #-2259	; 0xfffff72d
    4964:	b	342960 <__bss_end__@@Base+0x32b338>
    4968:	blmi	1f97380 <__bss_end__@@Base+0x1f7fd58>
    496c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4970:			; <UNDEFINED> instruction: 0xf8dd681a
    4974:	subsmi	r3, sl, r4, lsl r4
    4978:	rschi	pc, pc, r0, asr #32
    497c:	vhadd.s8	d2, d13, d0
    4980:	pop	{r2, r3, r4, r8, sl, fp, lr}
    4984:	bmi	1fa594c <__bss_end__@@Base+0x1f8e324>
    4988:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
    498c:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    4990:	rsble	r2, sp, r0, lsl #20
    4994:	ldmpl	r2!, {r1, r2, r4, r5, r6, r9, fp, lr}
    4998:	orrlt	r6, r2, r2, lsl r8
    499c:	ldmpl	r2!, {r0, r3, r4, r5, r6, r9, fp, lr}
    49a0:	bcs	1e9f0 <__bss_end__@@Base+0x73c8>
    49a4:	sbchi	pc, r5, r0, asr #32
    49a8:	ldrbtmi	r4, [sl], #-2679	; 0xfffff589
    49ac:	andcs	r4, r1, r7, ror r9
    49b0:			; <UNDEFINED> instruction: 0xf7fd4479
    49b4:	blmi	1dbf004 <__bss_end__@@Base+0x1da79dc>
    49b8:			; <UNDEFINED> instruction: 0xf8d3447b
    49bc:			; <UNDEFINED> instruction: 0xf10d3410
    49c0:			; <UNDEFINED> instruction: 0x46190814
    49c4:	addvs	pc, r0, #1325400064	; 0x4f000000
    49c8:			; <UNDEFINED> instruction: 0xf7fd4640
    49cc:	ldmdbmi	r1!, {r4, r5, r6, r7, fp, sp, lr, pc}^
    49d0:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    49d4:	movweq	lr, #2984	; 0xba8
    49d8:	orrvs	pc, r0, #12582912	; 0xc00000
    49dc:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49e0:			; <UNDEFINED> instruction: 0xf7fd4640
    49e4:			; <UNDEFINED> instruction: 0x4640e8ba
    49e8:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    49ec:			; <UNDEFINED> instruction: 0xf7fd21c1
    49f0:	mcrrne	9, 1, lr, r3, cr10	; <UNPREDICTABLE>
    49f4:			; <UNDEFINED> instruction: 0xf0004604
    49f8:	stmdbmi	r7!, {r1, r5, r7, pc}^
    49fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4a00:			; <UNDEFINED> instruction: 0x4607e836
    4a04:			; <UNDEFINED> instruction: 0xf0002800
    4a08:	blmi	1924c6c <__bss_end__@@Base+0x190d644>
    4a0c:			; <UNDEFINED> instruction: 0xf8d3447b
    4a10:	cfstrscs	mvf4, [r0], {8}
    4a14:			; <UNDEFINED> instruction: 0xf8dfd06b
    4a18:	ldrbtmi	r9, [r9], #392	; 0x188
    4a1c:	stmdavs	r4!, {r1, sp, lr, pc}
    4a20:	suble	r2, sl, r0, lsl #24
    4a24:	bhi	a9ebc0 <__bss_end__@@Base+0xa87598>
    4a28:	mvnsle	r2, r2, lsl sl
    4a2c:	strbmi	r6, [r9], -r8, ror #18
    4a30:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a34:	mvnsle	r2, r0, lsl #16
    4a38:	ldrtmi	r4, [r8], -r9, lsr #12
    4a3c:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a40:	mvnle	r2, r0, lsl #16
    4a44:			; <UNDEFINED> instruction: 0xf7fd4638
    4a48:	bmi	15bf000 <__bss_end__@@Base+0x15a79d8>
    4a4c:	ldmpl	r5!, {r1, r2, r4, r6, r8, r9, fp, lr}
    4a50:	bmi	159ae28 <__bss_end__@@Base+0x1583800>
    4a54:	stmdavs	fp!, {r0, r8, sp}
    4a58:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    4a5c:	andhi	pc, r0, sp, asr #17
    4a60:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a64:			; <UNDEFINED> instruction: 0xf8d3e773
    4a68:			; <UNDEFINED> instruction: 0xf7fd0410
    4a6c:			; <UNDEFINED> instruction: 0xe775e85e
    4a70:	tstcs	r1, ip, asr #24
    4a74:	bmi	1396bac <__bss_end__@@Base+0x137f584>
    4a78:	ldmdapl	r0!, {r2, r4, r5, r8, fp, ip, lr}
    4a7c:	movwls	r4, #1146	; 0x47a
    4a80:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    4a84:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a88:	stmdbmi	sl, {r0, r5, r6, r8, r9, sl, sp, lr, pc}^
    4a8c:	andcs	r2, r2, r4, lsr #4
    4a90:			; <UNDEFINED> instruction: 0xf7fd4479
    4a94:			; <UNDEFINED> instruction: 0xf8d4e928
    4a98:			; <UNDEFINED> instruction: 0x46081410
    4a9c:			; <UNDEFINED> instruction: 0xf7fd9103
    4aa0:	stmdbls	r3, {r5, r6, r7, fp, sp, lr, pc}
    4aa4:	andcs	r4, r2, r2, lsl #12
    4aa8:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4aac:	andcs	r4, r1, #1081344	; 0x108000
    4ab0:	ldrbtmi	r2, [r9], #-2
    4ab4:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ab8:	blmi	103e7e4 <__bss_end__@@Base+0x10271bc>
    4abc:			; <UNDEFINED> instruction: 0xf8d3447b
    4ac0:			; <UNDEFINED> instruction: 0xb1a44408
    4ac4:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    4ac8:	stmdavs	r5!, {r0, r3, r4, r5, r6, r7, sl, lr}^
    4acc:	bcs	4a737c <__bss_end__@@Base+0x48fd54>
    4ad0:	stmdbvs	r8!, {r2, r8, ip, lr, pc}^
    4ad4:			; <UNDEFINED> instruction: 0xf7fd4649
    4ad8:			; <UNDEFINED> instruction: 0xb128e96c
    4adc:	ldrtmi	r4, [r8], -r9, lsr #12
    4ae0:	svc	0x00e2f7fc
    4ae4:	adcle	r2, sp, r0, lsl #16
    4ae8:	stccs	8, cr6, [r0], {36}	; 0x24
    4aec:	ldrtmi	sp, [r8], -sp, ror #3
    4af0:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4af4:			; <UNDEFINED> instruction: 0xd1a82800
    4af8:			; <UNDEFINED> instruction: 0x46404b32
    4afc:			; <UNDEFINED> instruction: 0xf8d3447b
    4b00:			; <UNDEFINED> instruction: 0x46214410
    4b04:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b08:			; <UNDEFINED> instruction: 0xf47f3001
    4b0c:	bmi	970794 <__bss_end__@@Base+0x95916c>
    4b10:	blmi	94cf1c <__bss_end__@@Base+0x9358f4>
    4b14:	ldmpl	r2!, {r4, r5, r7, fp, ip, lr}^
    4b18:	andhi	pc, r4, sp, asr #17
    4b1c:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    4b20:	strls	r4, [r0], #-2601	; 0xfffff5d7
    4b24:			; <UNDEFINED> instruction: 0xf7fd447a
    4b28:			; <UNDEFINED> instruction: 0x4640e8f0
    4b2c:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b30:	bmi	9be76c <__bss_end__@@Base+0x9a7144>
    4b34:			; <UNDEFINED> instruction: 0xe739447a
    4b38:			; <UNDEFINED> instruction: 0xf7fd4620
    4b3c:	ldmdami	r9, {r1, r4, r6, r8, fp, sp, lr, pc}
    4b40:	blmi	64cf4c <__bss_end__@@Base+0x635924>
    4b44:	ldmdapl	r5!, {r1, r5, r9, fp, lr}
    4b48:	ldrbtmi	r5, [sl], #-2292	; 0xfffff70c
    4b4c:	stmdavs	r0!, {r0, r1, r3, r5, fp, sp, lr}
    4b50:	andhi	pc, r0, sp, asr #17
    4b54:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b58:			; <UNDEFINED> instruction: 0xf7fce77b
    4b5c:	svclt	0x0000eff8
    4b60:	andeq	r2, r1, r4, ror #10
    4b64:	andeq	r0, r0, r4, asr #2
    4b68:	andeq	r2, r1, r6, asr #17
    4b6c:	andeq	r2, r1, r8, asr #10
    4b70:	andeq	r0, r0, ip, ror #2
    4b74:	muleq	r1, ip, r8
    4b78:	andeq	r2, r1, lr, lsl #17
    4b7c:	andeq	r2, r1, r4, lsl r5
    4b80:	andeq	r2, r1, r8, ror r6
    4b84:	andeq	r0, r0, r0, ror r1
    4b88:	andeq	r1, r0, sl
    4b8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b90:	andeq	r2, r1, r4, lsr r8
    4b94:	andeq	r1, r0, sl, lsr r0
    4b98:	andeq	r0, r0, r8, lsl #23
    4b9c:	andeq	r2, r1, r0, ror #15
    4ba0:	andeq	r0, r0, r6, lsr #24
    4ba4:	andeq	r0, r0, r8, asr r1
    4ba8:	andeq	r0, r0, r8, asr #2
    4bac:	ldrdeq	r0, [r0], -sl
    4bb0:	andeq	r0, r0, r8, ror #30
    4bb4:	andeq	r0, r0, ip, lsr #30
    4bb8:	strdeq	r0, [r0], -r6
    4bbc:	andeq	r2, r1, r0, lsr r7
    4bc0:	andeq	r0, r0, r8, ror fp
    4bc4:	strdeq	r2, [r1], -r0
    4bc8:	andeq	r0, r0, r8, lsr pc
    4bcc:	andeq	r0, r0, r4, ror #28
    4bd0:	andeq	r0, r0, r6, asr #29
    4bd4:	andcs	fp, r1, #8, 10	; 0x2000000
    4bd8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4bdc:	strtcs	pc, [r0], #-2243	; 0xfffff73d
    4be0:	mrc2	7, 4, pc, cr8, cr15, {7}
    4be4:	svc	0x0080f7fc
    4be8:	andeq	r2, r1, r2, lsl r6
    4bec:	blmi	2b2014 <__bss_end__@@Base+0x29a9ec>
    4bf0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4bf4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    4bf8:	blmi	27108c <__bss_end__@@Base+0x259a64>
    4bfc:			; <UNDEFINED> instruction: 0xf8d3447b
    4c00:	stmdblt	fp, {r2, r3, sl, ip, sp}
    4c04:			; <UNDEFINED> instruction: 0xffe6f7ff
    4c08:	andcs	r4, r2, #98304	; 0x18000
    4c0c:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    4c10:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c14:	svclt	0x0000e7f6
    4c18:	andeq	r2, r1, lr, lsl #5
    4c1c:	andeq	r0, r0, ip, ror #2
    4c20:	strdeq	r2, [r1], -r0
    4c24:	andeq	r0, r0, r2, lsl #29
    4c28:			; <UNDEFINED> instruction: 0xf7ffb508
    4c2c:	svclt	0x0000ffd3
    4c30:	svcmi	0x00f0e92d
    4c34:	svclt	0x00182b00
    4c38:			; <UNDEFINED> instruction: 0xf8df2a00
    4c3c:	umulllt	sl, r3, r4, r0
    4c40:	cfldrsle	mvf4, [r7, #-1000]!	; 0xfffffc18
    4c44:	ldrdlt	pc, [r0], -r3
    4c48:			; <UNDEFINED> instruction: 0xf1bb461d
    4c4c:	eorsle	r0, r1, r0, lsl #30
    4c50:	ldrbmi	r4, [r8], -r0, lsl #13
    4c54:	ldrmi	r4, [r7], -r9, lsl #13
    4c58:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c5c:	ldrbtmi	r4, [ip], #-3101	; 0xfffff3e3
    4c60:	strmi	r6, [r6], -r1, lsr #16
    4c64:	stmdavs	r3!, {r0, r4, r5, r6, r8, ip, sp, pc}^
    4c68:	blle	1d56e8 <__bss_end__@@Base+0x1be0c0>
    4c6c:	ldrtmi	r6, [r2], -r3, lsr #17
    4c70:	addsmi	r4, lr, #88, 12	; 0x5800000
    4c74:			; <UNDEFINED> instruction: 0xf7fddc02
    4c78:			; <UNDEFINED> instruction: 0xb1f8e89c
    4c7c:	svcne	0x0014f854
    4c80:	mvnsle	r2, r0, lsl #18
    4c84:	tstcs	r1, r4, lsl sl
    4c88:			; <UNDEFINED> instruction: 0xf85a4b14
    4c8c:			; <UNDEFINED> instruction: 0xf85a2002
    4c90:			; <UNDEFINED> instruction: 0xf8cd4003
    4c94:	ldmdavs	r3, {r2, ip, pc}
    4c98:	stmdavs	r0!, {r0, r4, r9, fp, lr}
    4c9c:			; <UNDEFINED> instruction: 0xf8cd447a
    4ca0:			; <UNDEFINED> instruction: 0xf7fd8000
    4ca4:	bmi	3fed74 <__bss_end__@@Base+0x3e774c>
    4ca8:	tstcs	r1, r0, lsr #16
    4cac:	ldrbtmi	r6, [sl], #-2091	; 0xfffff7d5
    4cb0:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cb4:	andlt	r2, r3, r1
    4cb8:	svchi	0x00f0e8bd
    4cbc:	strtmi	r6, [fp], -r4, ror #17
    4cc0:			; <UNDEFINED> instruction: 0x4649463a
    4cc4:	strtmi	r4, [r4], r0, asr #12
    4cc8:	pop	{r0, r1, ip, sp, pc}
    4ccc:			; <UNDEFINED> instruction: 0x47604ff0
    4cd0:	andeq	r2, r1, r0, asr #4
    4cd4:	andeq	r2, r1, lr, lsr #7
    4cd8:	andeq	r0, r0, r8, asr r1
    4cdc:	andeq	r0, r0, r8, asr #2
    4ce0:	andeq	r0, r0, r8, ror r7
    4ce4:	andeq	r0, r0, r6, ror #27
    4ce8:	svcmi	0x00f0e92d
    4cec:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    4cf0:	ldrmi	r8, [ip], -r4, lsl #22
    4cf4:	bcs	98c10 <__bss_end__@@Base+0x815e8>
    4cf8:	ldrbtmi	r4, [pc], #-2501	; 4d00 <close@plt+0x2f20>
    4cfc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    4d00:	stcge	0, cr11, [lr, #-572]	; 0xfffffdc4
    4d04:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    4d08:			; <UNDEFINED> instruction: 0xf1039509
    4d0c:	ldmdapl	r9!, {r2, r4, r5, r8, r9}^
    4d10:	andsvs	r6, r9, r9, lsl #16
    4d14:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4d18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d1c:	stccc	8, cr15, [r8], {69}	; 0x45
    4d20:	ldrbtmi	r4, [fp], #-3004	; 0xfffff444
    4d24:			; <UNDEFINED> instruction: 0xf0409307
    4d28:	stmdavs	r7!, {r1, r4, r6, r7, pc}^
    4d2c:			; <UNDEFINED> instruction: 0xf0002f00
    4d30:	stmdavs	r4!, {r1, r2, r3, r6, r7, pc}
    4d34:	blls	27016c <__bss_end__@@Base+0x258b44>
    4d38:	blcc	31741c <__bss_end__@@Base+0x2ffdf4>
    4d3c:	cfstrsls	mvf9, [r9], {1}
    4d40:			; <UNDEFINED> instruction: 0x461a4479
    4d44:	strls	r9, [r0], -r8, lsl #6
    4d48:			; <UNDEFINED> instruction: 0xf8444603
    4d4c:	ldrmi	r7, [r0], -ip, lsl #24
    4d50:			; <UNDEFINED> instruction: 0xf7fe462a
    4d54:			; <UNDEFINED> instruction: 0xee08fa93
    4d58:	stmdacs	r0, {r4, r9, fp}
    4d5c:	msrhi	CPSR_fsxc, r0
    4d60:	bls	1d7c20 <__bss_end__@@Base+0x1c05f8>
    4d64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d68:	blcs	29984 <__bss_end__@@Base+0x1235c>
    4d6c:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    4d70:	ldrbtmi	r4, [fp], #-2987	; 0xfffff455
    4d74:	ldrdls	pc, [r0], -r3
    4d78:	svceq	0x0000f1b9
    4d7c:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    4d80:			; <UNDEFINED> instruction: 0xf10d4ba8
    4d84:			; <UNDEFINED> instruction: 0xf8cd0834
    4d88:	ldrbtmi	r9, [fp], #-12
    4d8c:	bcc	fe4405b4 <__bss_end__@@Base+0xfe428f8c>
    4d90:	ldrbtmi	r4, [fp], #-2981	; 0xfffff45b
    4d94:	bcc	4405c0 <__bss_end__@@Base+0x428f98>
    4d98:	ldrbtmi	r4, [fp], #-2980	; 0xfffff45c
    4d9c:	bcc	fe4405c8 <__bss_end__@@Base+0xfe428fa0>
    4da0:			; <UNDEFINED> instruction: 0xf8882300
    4da4:	blls	150dac <__bss_end__@@Base+0x139784>
    4da8:			; <UNDEFINED> instruction: 0xf0402b00
    4dac:	cdp	0, 1, cr8, cr8, cr14, {7}
    4db0:	vst1.8	{d18-d19}, [pc :64], r0
    4db4:	strbmi	r5, [r0], -r0, lsl #2
    4db8:	mrc	7, 4, APSR_nzcv, cr0, cr12, {7}
    4dbc:	rsbsle	r2, sp, r0, lsl #16
    4dc0:			; <UNDEFINED> instruction: 0xf1094640
    4dc4:			; <UNDEFINED> instruction: 0xf7fc0901
    4dc8:	stmdacs	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4dcc:			; <UNDEFINED> instruction: 0xf898d070
    4dd0:	blcs	8d0dd8 <__bss_end__@@Base+0x8b97b0>
    4dd4:	cdpne	0, 4, cr13, cr3, cr12, {3}
    4dd8:	andcs	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
    4ddc:			; <UNDEFINED> instruction: 0xf0402a0a
    4de0:	ldrshcs	r8, [r0], -r1
    4de4:			; <UNDEFINED> instruction: 0xf8082600
    4de8:			; <UNDEFINED> instruction: 0xf7fc6003
    4dec:			; <UNDEFINED> instruction: 0x4605eef2
    4df0:			; <UNDEFINED> instruction: 0xf0002800
    4df4:	strcs	r8, [r4, -r2, lsr #1]
    4df8:			; <UNDEFINED> instruction: 0x464446b2
    4dfc:	andshi	pc, r8, sp, asr #17
    4e00:	stccs	6, cr9, [r0], {4}
    4e04:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    4e08:	mullt	r0, r4, r8
    4e0c:	svceq	0x0000f1bb
    4e10:	adc	sp, lr, sp, lsl #2
    4e14:	svc	0x0012f7fc
    4e18:			; <UNDEFINED> instruction: 0xf8336803
    4e1c:	ldreq	r3, [sl], #27
    4e20:			; <UNDEFINED> instruction: 0xf814d508
    4e24:			; <UNDEFINED> instruction: 0xf1bbbf01
    4e28:			; <UNDEFINED> instruction: 0xf0000f00
    4e2c:			; <UNDEFINED> instruction: 0xf01b80a2
    4e30:	rscle	r0, pc, r0, lsl #31
    4e34:	mulhi	r0, r4, r8
    4e38:			; <UNDEFINED> instruction: 0xf1b846a3
    4e3c:	tstle	sp, r0, lsl #30
    4e40:			; <UNDEFINED> instruction: 0xf7fce098
    4e44:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4e48:	andscc	pc, r8, r3, lsr r8	; <UNPREDICTABLE>
    4e4c:	strle	r0, [r8], #-1179	; 0xfffffb65
    4e50:	svchi	0x0001f81b
    4e54:	svceq	0x0000f1b8
    4e58:	addhi	pc, ip, r0
    4e5c:	svceq	0x0080f018
    4e60:	adcsmi	sp, lr, #239	; 0xef
    4e64:	mulhi	r0, fp, r8
    4e68:	andge	pc, r0, fp, lsl #17
    4e6c:			; <UNDEFINED> instruction: 0x4621d05b
    4e70:	eormi	pc, r6, r5, asr #16
    4e74:	addeq	lr, r6, r5, lsl #22
    4e78:	streq	pc, [r1], #-267	; 0xfffffef5
    4e7c:	svceq	0x0000f1b8
    4e80:	ldrbmi	sp, [ip], -r0, lsl #2
    4e84:			; <UNDEFINED> instruction: 0xf106428c
    4e88:			; <UNDEFINED> instruction: 0xd1b90601
    4e8c:	andvs	r2, r1, r0, lsl #2
    4e90:	strtmi	r9, [fp], -r8, lsl #16
    4e94:	strbmi	r9, [r9], -r4, lsl #20
    4e98:			; <UNDEFINED> instruction: 0x8018f8dd
    4e9c:			; <UNDEFINED> instruction: 0xf7ff6800
    4ea0:	strmi	pc, [r4], -r7, asr #29
    4ea4:			; <UNDEFINED> instruction: 0xf7fc4628
    4ea8:	blls	100700 <__bss_end__@@Base+0xe90d8>
    4eac:	movwls	r4, #13347	; 0x3423
    4eb0:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
    4eb4:	blcs	1ef28 <__bss_end__@@Base+0x7900>
    4eb8:	svcge	0x0072f43f
    4ebc:			; <UNDEFINED> instruction: 0xf8539b09
    4ec0:	ldmiblt	fp, {r3, sl, fp, ip, sp}^
    4ec4:	beq	44072c <__bss_end__@@Base+0x429104>
    4ec8:	svc	0x002af7fc
    4ecc:	stcls	0, cr14, [r7, #-88]	; 0xffffffa8
    4ed0:	blmi	160d2dc <__bss_end__@@Base+0x15f5cb4>
    4ed4:	tstls	r3, r8, asr sl
    4ed8:	stmiapl	sp!, {r1, r3, r5, r7, fp, ip, lr}^
    4edc:	ldmdavs	r3, {r0, r9, sl, ip, pc}
    4ee0:	bmi	159efa0 <__bss_end__@@Base+0x1587978>
    4ee4:	ldrbtmi	r9, [sl], #-0
    4ee8:			; <UNDEFINED> instruction: 0xf7fc4630
    4eec:	bmi	1540b2c <__bss_end__@@Base+0x1529504>
    4ef0:	tstcs	r1, r8, lsr #16
    4ef4:	ldrbtmi	r6, [sl], #-2083	; 0xfffff7dd
    4ef8:	svc	0x0006f7fc
    4efc:			; <UNDEFINED> instruction: 0xf50d4951
    4f00:	bmi	10d9b08 <__bss_end__@@Base+0x10c24e0>
    4f04:	ldrbtmi	r3, [r9], #-820	; 0xfffffccc
    4f08:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4f0c:	subsmi	r6, r1, sl, lsl r8
    4f10:	stmdals	r3, {r3, r4, r5, r6, r8, ip, lr, pc}
    4f14:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    4f18:	ldc	0, cr11, [sp], #60	; 0x3c
    4f1c:	pop	{r2, r8, r9, fp, pc}
    4f20:			; <UNDEFINED> instruction: 0xf04f8ff0
    4f24:	strcc	r0, [r4, -r0, lsl #16]
    4f28:	adcseq	r4, r9, r8, lsr #12
    4f2c:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    4f30:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4f34:			; <UNDEFINED> instruction: 0xf8ddd19b
    4f38:	stmdbls	r3, {r3, r4, pc}
    4f3c:	ldmdami	sp!, {r0, r1, r2, sl, fp, ip, pc}
    4f40:	blmi	f5134c <__bss_end__@@Base+0xf39d24>
    4f44:	stmdbls	r8, {r0, r1, r8, ip, pc}
    4f48:	stmdapl	r4!, {r0, r1, r5, r6, r7, fp, ip, lr}
    4f4c:	tstcs	r1, sp, lsl #16
    4f50:	andls	pc, r4, sp, asr #17
    4f54:	bcs	4407c0 <__bss_end__@@Base+0x429198>
    4f58:	stmdavs	r0!, {r0, r1, r3, r4, fp, sp, lr}
    4f5c:			; <UNDEFINED> instruction: 0xf7fc9500
    4f60:	mrc	14, 0, lr, cr9, cr4, {6}
    4f64:	stmdavs	r3!, {r4, r7, r9, fp}
    4f68:	tstcs	r1, r0, lsr #4
    4f6c:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    4f70:	ssatmi	lr, #4, lr, lsl #15
    4f74:			; <UNDEFINED> instruction: 0xf88b42be
    4f78:	sbcsle	sl, r2, r0
    4f7c:			; <UNDEFINED> instruction: 0xf8454621
    4f80:	bl	155020 <__bss_end__@@Base+0x13d9f8>
    4f84:	ldrbmi	r0, [ip], -r6, lsl #1
    4f88:	mrc	7, 0, lr, cr8, cr12, {3}
    4f8c:	mulcs	r1, r0, sl
    4f90:	mcr	7, 5, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4f94:	blmi	b2b7b8 <__bss_end__@@Base+0xb14190>
    4f98:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f9c:	ldc	7, cr15, [r0, #1008]	; 0x3f0
    4fa0:	stmdavs	fp!, {r0, r2, r8, r9, sl, sp, lr, pc}
    4fa4:	blcs	29bc0 <__bss_end__@@Base+0x12598>
    4fa8:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    4fac:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4fb0:	mrc	7, 7, APSR_nzcv, cr2, cr12, {7}
    4fb4:	svclt	0x00181e03
    4fb8:	movwls	r2, #21249	; 0x5301
    4fbc:	movwcs	lr, #5848	; 0x16d8
    4fc0:	ldr	r9, [fp, r3, lsl #6]
    4fc4:	tstcs	r1, r3, lsl #20
    4fc8:	strmi	r9, [sl], #-3079	; 0xfffff3f9
    4fcc:	andls	r4, r3, #25600	; 0x6400
    4fd0:	bls	25703c <__bss_end__@@Base+0x23fa14>
    4fd4:			; <UNDEFINED> instruction: 0xf8525820
    4fd8:	stmiapl	r4!, {r2, r3, sl, fp, sp}^
    4fdc:	andls	pc, r4, sp, asr #17
    4fe0:	stmdavs	r0!, {r0, r1, fp, sp, lr}
    4fe4:	bmi	6697ec <__bss_end__@@Base+0x6521c4>
    4fe8:			; <UNDEFINED> instruction: 0xf7fc447a
    4fec:	ldmdami	r8, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    4ff0:	andcs	r6, lr, #2293760	; 0x230000
    4ff4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    4ff8:	stcl	7, cr15, [ip, #1008]	; 0x3f0
    4ffc:	movwcs	lr, #1886	; 0x75e
    5000:	ldrb	r9, [fp, -r3, lsl #6]
    5004:	stc	7, cr15, [r2, #1008]!	; 0x3f0
    5008:	cdple	8, 15, cr7, cr15, cr3, {1}
    500c:	andeq	r2, r1, r6, lsl #3
    5010:	andeq	r0, r0, r4, asr #2
    5014:	andeq	r2, r1, lr, asr r1
    5018:	andeq	r0, r0, ip, lsr #22
    501c:	andeq	r0, r0, ip, ror #2
    5020:	andeq	r2, r1, sl, ror r4
    5024:	andeq	r0, r0, r2, lsr #26
    5028:	andeq	r0, r0, r2, lsl #13
    502c:	andeq	r0, r0, sl, lsr #26
    5030:	andeq	r2, r1, sl, lsr r3
    5034:	andeq	r0, r0, r8, asr #2
    5038:	andeq	r0, r0, r8, asr r1
    503c:	andeq	r0, r0, lr, lsr #10
    5040:	andeq	r0, r0, lr, lsr #10
    5044:	andeq	r1, r1, sl, ror pc
    5048:	andeq	r0, r0, r0, ror #2
    504c:	andeq	r0, r0, ip, lsr #8
    5050:			; <UNDEFINED> instruction: 0x00000abe
    5054:	svcmi	0x00f0e92d
    5058:	addlt	r4, r5, r2, lsl #13
    505c:	ldrmi	r4, [r0], sp, lsl #12
    5060:	stcmi	3, cr11, [r4], #-328	; 0xfffffeb8
    5064:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
    5068:			; <UNDEFINED> instruction: 0x4628b355
    506c:			; <UNDEFINED> instruction: 0xf7fc9103
    5070:	stmdbls	r3, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5074:	stmdbcs	r0, {r0, r7, r9, sl, lr}
    5078:			; <UNDEFINED> instruction: 0xf8dfd037
    507c:			; <UNDEFINED> instruction: 0x2600b07c
    5080:	strd	r4, [r2], -fp
    5084:	svcne	0x0014f854
    5088:			; <UNDEFINED> instruction: 0x464ab191
    508c:			; <UNDEFINED> instruction: 0xf7fc4628
    5090:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    5094:	stmdbvs	r7!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5098:	strbmi	r2, [r3], -r1, lsl #2
    509c:			; <UNDEFINED> instruction: 0x4650465a
    50a0:	strls	r4, [r0, -lr, lsl #8]
    50a4:	mrc	7, 1, APSR_nzcv, cr0, cr12, {7}
    50a8:	svcne	0x0014f854
    50ac:	mvnle	r2, r0, lsl #18
    50b0:	andlt	r4, r5, r0, lsr r6
    50b4:	svchi	0x00f0e8bd
    50b8:	ldrdhi	pc, [r0], #-143	; 0xffffff71
    50bc:			; <UNDEFINED> instruction: 0xe7d044f8
    50c0:	svcmi	0x000fb1a9
    50c4:	ldrbtmi	r4, [pc], #-1582	; 50cc <close@plt+0x32ec>
    50c8:	strbmi	r6, [r3], -r5, lsr #18
    50cc:	ldrtmi	r2, [sl], -r1, lsl #2
    50d0:	strmi	r4, [lr], #-1616	; 0xfffff9b0
    50d4:			; <UNDEFINED> instruction: 0xf7fc9500
    50d8:			; <UNDEFINED> instruction: 0xf854ee18
    50dc:	blcs	14d34 <_IO_stdin_used@@Base+0xf9e8>
    50e0:			; <UNDEFINED> instruction: 0x4630d1f2
    50e4:	pop	{r0, r2, ip, sp, pc}
    50e8:			; <UNDEFINED> instruction: 0x460e8ff0
    50ec:	strtmi	lr, [lr], -r0, ror #15
    50f0:	svclt	0x0000e7de
    50f4:	andeq	r1, r1, r8, lsr #31
    50f8:	andeq	r0, r0, r8, ror #20
    50fc:	andeq	r0, r0, r8, lsl #21
    5100:	andeq	r0, r0, r2, lsr #20
    5104:	mvnsmi	lr, sp, lsr #18
    5108:	stclmi	6, cr4, [r8, #-60]	; 0xffffffc4
    510c:	mcrrmi	10, 0, r2, r8, cr1
    5110:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
    5114:	stmdbpl	r9!, {r1, r7, ip, sp, pc}
    5118:	ldcle	8, cr6, [r9, #-32]!	; 0xffffffe0
    511c:	ldrdhi	pc, [r4], -r3
    5120:	strbmi	r4, [r1], -r4, asr #20
    5124:			; <UNDEFINED> instruction: 0xf7ff447a
    5128:	mcrne	15, 0, pc, cr4, cr5, {4}	; <UNPREDICTABLE>
    512c:	b	163bd58 <__bss_end__@@Base+0x1624730>
    5130:	eorsle	r0, r9, r4, lsl #6
    5134:	suble	r2, ip, r0, lsl #24
    5138:	strtmi	r2, [r0], -r0, lsl #8
    513c:	pop	{r1, ip, sp, pc}
    5140:	bmi	f65908 <__bss_end__@@Base+0xf4e2e0>
    5144:	blmi	f4d550 <__bss_end__@@Base+0xf35f28>
    5148:	stmiapl	ip!, {r1, r3, r5, r7, fp, ip, lr}^
    514c:	bmi	f1f1a0 <__bss_end__@@Base+0xf07b78>
    5150:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    5154:	strvs	lr, [r0, -sp, asr #19]
    5158:	ldcl	7, cr15, [r6, #1008]	; 0x3f0
    515c:	stmdavs	r3!, {r0, r3, r4, r5, fp, lr}
    5160:	ldrbtmi	r2, [r8], #-536	; 0xfffffde8
    5164:			; <UNDEFINED> instruction: 0xf7fc2101
    5168:			; <UNDEFINED> instruction: 0xf1b8ed16
    516c:	andle	r0, r6, r0, lsl #30
    5170:			; <UNDEFINED> instruction: 0x46434a35
    5174:	tstcs	r1, r0, lsr #16
    5178:			; <UNDEFINED> instruction: 0xf7fc447a
    517c:	stmdavs	r1!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    5180:			; <UNDEFINED> instruction: 0xf7fc200a
    5184:	strcs	lr, [r1], #-3552	; 0xfffff220
    5188:	andlt	r4, r2, r0, lsr #12
    518c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5190:	tstcs	r0, lr, lsr #20
    5194:			; <UNDEFINED> instruction: 0xf7ff447a
    5198:	mcrne	15, 0, pc, cr4, cr13, {2}	; <UNPREDICTABLE>
    519c:			; <UNDEFINED> instruction: 0xf04fdb31
    51a0:	b	16071a8 <__bss_end__@@Base+0x15efb80>
    51a4:	bicle	r0, r5, r4, lsl #6
    51a8:	tstcs	r1, r3, lsr #20
    51ac:	stmiapl	sl!, {r0, r1, r5, r8, r9, fp, lr}
    51b0:	ldmdavs	r3, {r2, r3, r5, r6, r7, fp, ip, lr}
    51b4:	stmdavs	r0!, {r1, r2, r5, r9, fp, lr}
    51b8:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    51bc:			; <UNDEFINED> instruction: 0xf7fc6700
    51c0:	stmdami	r4!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    51c4:	andscs	r6, r8, #2293760	; 0x230000
    51c8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    51cc:	stcl	7, cr15, [r2], #1008	; 0x3f0
    51d0:	bmi	67f12c <__bss_end__@@Base+0x667b04>
    51d4:	blmi	64d5e0 <__bss_end__@@Base+0x635fb8>
    51d8:	stmiapl	sp!, {r1, r3, r5, r7, fp, ip, lr}^
    51dc:	ldmdavs	r3, {r0, r8, r9, sl, ip, pc}
    51e0:	stmdavs	r8!, {r0, r2, r3, r4, r9, fp, lr}
    51e4:			; <UNDEFINED> instruction: 0x9600447a
    51e8:	stc	7, cr15, [lr, #1008]	; 0x3f0
    51ec:	stmdavs	r8!, {r0, r1, r3, r4, r9, fp, lr}
    51f0:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
    51f4:			; <UNDEFINED> instruction: 0xf7fc2101
    51f8:	strtmi	lr, [r0], -r8, lsl #27
    51fc:	pop	{r1, ip, sp, pc}
    5200:	bmi	3659c8 <__bss_end__@@Base+0x34e3a0>
    5204:	blmi	34d610 <__bss_end__@@Base+0x335fe8>
    5208:	stmiapl	ip!, {r1, r3, r5, r7, fp, ip, lr}^
    520c:	ldmdavs	r3, {r0, r8, r9, sl, ip, pc}
    5210:			; <UNDEFINED> instruction: 0x96004a13
    5214:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    5218:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    521c:	stmdavs	r3!, {r0, r4, fp, lr}
    5220:	tstcs	r1, r8, lsl r2
    5224:			; <UNDEFINED> instruction: 0xf7fc4478
    5228:			; <UNDEFINED> instruction: 0xe7a8ecb6
    522c:	andeq	r1, r1, lr, ror #26
    5230:	andeq	r0, r0, r0, ror #2
    5234:	muleq	r0, ip, r2
    5238:	andeq	r0, r0, r8, asr r1
    523c:	andeq	r0, r0, r8, asr #2
    5240:	andeq	r0, r0, r2, asr #5
    5244:	andeq	r0, r0, lr, lsl #19
    5248:	muleq	r0, r4, r9
    524c:	andeq	r0, r0, ip, lsr #4
    5250:	andeq	r0, r0, ip, asr r2
    5254:	andeq	r0, r0, r6, lsr #18
    5258:	andeq	r0, r0, r0, lsr r2
    525c:	andeq	r0, r0, lr, lsr #18
    5260:	andeq	r0, r0, r0, lsl #4
    5264:	andeq	r0, r0, ip, asr #17
    5268:	tstcs	r1, r8, lsl #10
    526c:			; <UNDEFINED> instruction: 0x4c1c4b1b
    5270:	ldmdami	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    5274:	ldmdbpl	sp, {r2, r3, r4, r9, fp, lr}
    5278:	ldrbtmi	r5, [sl], #-2076	; 0xfffff7e4
    527c:	ldcmi	8, cr6, [fp, #-172]	; 0xffffff54
    5280:	ldrbtmi	r6, [sp], #-2080	; 0xfffff7e0
    5284:	stcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    5288:	cmplt	r3, fp, lsr #16
    528c:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
    5290:	ldrtmi	r6, [r2], -r0, lsr #16
    5294:			; <UNDEFINED> instruction: 0xf7fc2101
    5298:			; <UNDEFINED> instruction: 0xf855ed38
    529c:	blcs	14eb4 <_IO_stdin_used@@Base+0xfb68>
    52a0:	bmi	539a80 <__bss_end__@@Base+0x522458>
    52a4:	ldfmis	f2, [r4, #-0]
    52a8:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    52ac:			; <UNDEFINED> instruction: 0xf7ff447d
    52b0:	stmdavs	r1!, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    52b4:			; <UNDEFINED> instruction: 0xf7fc200a
    52b8:	blvs	1b007d8 <__bss_end__@@Base+0x1ae91b0>
    52bc:	mcrmi	1, 0, fp, cr15, cr11, {2}
    52c0:	ldrbtmi	r3, [lr], #-1332	; 0xfffffacc
    52c4:	ldrtmi	r6, [r2], -r0, lsr #16
    52c8:			; <UNDEFINED> instruction: 0xf7fc2101
    52cc:			; <UNDEFINED> instruction: 0xf855ed1e
    52d0:	blcs	14ee8 <_IO_stdin_used@@Base+0xfb9c>
    52d4:	strdcs	sp, [r1], -r6
    52d8:	ldc	7, cr15, [r6], #1008	; 0x3f0
    52dc:	andeq	r1, r1, r0, lsl ip
    52e0:	andeq	r0, r0, r8, asr r1
    52e4:	andeq	r0, r0, r8, asr #2
    52e8:	andeq	r1, r0, lr, lsl r2
    52ec:	andeq	r1, r1, r2, ror #29
    52f0:	andeq	r0, r0, sl, asr #15
    52f4:	andeq	r0, r0, r8, lsl r1
    52f8:			; <UNDEFINED> instruction: 0x00011eb8
    52fc:	muleq	r0, r6, r7
    5300:	mvnsmi	lr, #737280	; 0xb4000
    5304:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5308:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    530c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5310:	bl	fe743308 <__bss_end__@@Base+0xfe72bce0>
    5314:	blne	1d96510 <__bss_end__@@Base+0x1d7eee8>
    5318:	strhle	r1, [sl], -r6
    531c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5320:			; <UNDEFINED> instruction: 0xf8553401
    5324:	strbmi	r3, [sl], -r4, lsl #30
    5328:	ldrtmi	r4, [r8], -r1, asr #12
    532c:	adcmi	r4, r6, #152, 14	; 0x2600000
    5330:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5334:	svclt	0x000083f8
    5338:	andeq	r1, r1, lr, asr #12
    533c:	andeq	r1, r1, r4, asr #12
    5340:	svclt	0x00004770

Disassembly of section .fini:

00005344 <.fini>:
    5344:	push	{r3, lr}
    5348:	pop	{r3, pc}
