# ðŸª› 3.3 é…ç·šæŠ€è¡“ã¨RCé…å»¶ã®é€²åŒ–  
# ðŸª› 3.3 Interconnect Technologies and RC Delay Scaling

---

## ðŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€CMOSãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹**é…ç·šææ–™ãƒ»æ§‹é€ ã®é€²åŒ–**ã¨ã€  
ãã‚Œã«ä¼´ã†**RCé…å»¶ã®èª²é¡Œã¨ãã®å¯¾ç­–ï¼ˆå¤šå±¤åŒ–ãƒ»Low-kå°Žå…¥ãƒ»CMPï¼‰**ã«ã¤ã„ã¦è§£èª¬ã—ã¾ã™ã€‚

> This section covers the evolution of **interconnect materials and structures**  
> and how **RC delay** was mitigated using **multilevel wiring, low-k dielectrics, and CMP**.

---

## âš™ï¸ é…ç·šææ–™ã®å¤‰é·ï½œEvolution of Interconnect Materials

### â–¶ Alã‹ã‚‰Al-Cuåˆé‡‘ã¸ï½œFrom Al to Al-Cu Alloy

- åˆæœŸã®CMOSã§ã¯**ç´”Al**ãŒä½¿ç”¨ã•ã‚Œã¦ã„ãŸãŒã€**ã‚¨ãƒ¬ã‚¯ãƒˆãƒ­ãƒžã‚¤ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ï¼ˆEMï¼‰**ã«å¼±ã„  
- å°‘é‡Cuã‚’æ·»åŠ ã—ãŸ**Al-Cuåˆé‡‘**ãŒå°Žå…¥ã•ã‚Œã€EMè€æ€§ãŒå‘ä¸Š  
- ãƒãƒªã‚¢ä¸è¦ã§åŠ å·¥æ€§ã‚‚é«˜ãã€0.5Âµmã€œ0.25Âµmä¸–ä»£ã§åºƒãä½¿ç”¨

> Pure aluminum suffered from EM. Adding Cu improved **reliability**, making Al-Cu the standard before Cu adoption.

---

### â–¶ Cué…ç·šã¨ãƒ€ãƒžã‚·ãƒ³æŠ€è¡“ï½œCu Interconnect and Damascene Process

- 0.13Âµmä»¥é™ã€é…ç·šææ–™ã¯**éŠ…ï¼ˆCuï¼‰**ã«ç½®ãæ›ã‚ã£ãŸ  
- ç‰¹å¾´ï¼š  
  - **ä½ŽæŠµæŠ—ï¼ˆAlæ¯”60%ï¼‰**  
  - **é«˜EMè€æ€§**  
  - **RCé…å»¶ã®ä½Žæ¸›**  
- Cuã¯ã‚¨ãƒƒãƒãƒ³ã‚°å›°é›£ãªãŸã‚ã€**ãƒ€ãƒžã‚·ãƒ³ãƒ—ãƒ­ã‚»ã‚¹**ãŒå¿…è¦  
  - é…ç·šå½¢çŠ¶ã‚’ã‚ã‚‰ã‹ã˜ã‚**é…¸åŒ–è†œã«æŽ˜ã‚Šè¾¼ã‚€**  
  - **Cuã‚’åŸ‹ã‚è¾¼ã¿ã€CMPã§å¹³å¦åŒ–**

> Cu required the **damascene process**: pattern trenches â†’ fill with Cu â†’ polish with CMP.

---

## â±ï¸ RCé…å»¶ã¨Low-kææ–™ï½œRC Delay and Low-k Dielectrics

### â–¶ RCé…å»¶ã®æœ¬è³ªï½œNature of RC Delay

- å¾®ç´°åŒ–ã«ã‚ˆã‚Šã€**Rï¼ˆæŠµæŠ—ï¼‰** ã¨ **Cï¼ˆå¯„ç”Ÿå®¹é‡ï¼‰** ãŒå¢—åŠ   
- é…å»¶æ™‚é–“ï¼š$\tau = R \cdot C$ ãŒã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã®åˆ¶ç´„è¦å› ã«  
- é‡‘å±žææ–™ã®**æŠµæŠ—çŽ‡ï¼ˆÏï¼‰**ãŒRã‚’æ±ºå®šã¥ã‘ã‚‹

> RC delay = $\tau = R \cdot C$ increases as features shrink,  
> making material choices critical.

---

### â–¶ Alã¨Cuã®æŠµæŠ—çŽ‡ï½œResistivity Comparison

| ææ–™ / Material | æŠµæŠ—çŽ‡ Ï [Î¼Î©Â·cm] | å‚™è€ƒ / Notes |
|----------------|------------------|----------------|
| ã‚¢ãƒ«ãƒŸãƒ‹ã‚¦ãƒ ï¼ˆAlï¼‰ | ç´„ 2.65           | åŠ å·¥ã—ã‚„ã™ã„ãŒEMã«å¼±ã„ |
| éŠ…ï¼ˆCuï¼‰         | ç´„ 1.67           | Alã®ç´„60%ã€RCã«æœ‰åˆ©     |

> Cu's lower resistivity helps reduce **RC delay** and **IR drop**, key for high-speed operation.

---

### â–¶ Low-kçµ¶ç¸è†œã®å°Žå…¥ï½œAdoption of Low-k Dielectrics

- é…ç·šé–“å®¹é‡Cã¯çµ¶ç¸è†œã®**èª˜é›»çŽ‡Îµr**ã«æ¯”ä¾‹  
- SiOâ‚‚ï¼ˆÎµr â‰ˆ 4.1ï¼‰ã§ã¯é™ç•Œ â†’ ã‚ˆã‚Šä½Žèª˜é›»çŽ‡ã®**Low-kè†œ**ã¸ç§»è¡Œ

| ãƒŽãƒ¼ãƒ‰ | ILDææ–™ | èª˜é›»çŽ‡ Îµr | å‚™è€ƒ |
|--------|---------|------------|------|
| 0.5Âµmã€œ0.25Âµm | SiOâ‚‚ | ~4.1 | æ¨™æº–é…¸åŒ–è†œ |
| 0.18Âµm        | FSG   | ~3.7 | ãƒ•ãƒƒç´ ãƒ‰ãƒ¼ãƒ—é…¸åŒ–è†œ |
| 0.13Âµm        | OSG   | ~3.0 | æœ‰æ©ŸSiç³»ææ–™ |
| 90nmä»¥é™      | Porous Low-k | ~2.2â€“2.5 | å¤šå­”è³ªæ§‹é€ ã§æ›´ã«ä½Žèª˜é›»çŽ‡ |

> Low-k dielectrics reduce parasitic **inter-wire capacitance**,  
> helping maintain **speed and power efficiency** at advanced nodes.

---

## ðŸ§¼ CMPï¼šåŒ–å­¦æ©Ÿæ¢°ç ”ç£¨ï½œChemical Mechanical Polishing

### â–¶ CMPã¨ã¯ï¼Ÿï½œWhat is CMP?

- åŒ–å­¦åå¿œï¼‹ç‰©ç†ç ”ç£¨ã§**è¡¨é¢ã‚’å¹³å¦åŒ–**ã™ã‚‹ãƒ—ãƒ­ã‚»ã‚¹  
- STIã€ãƒ€ãƒžã‚·ãƒ³ã€ILDãªã©ã€ã‚ã‚‰ã‚†ã‚‹å¤šå±¤å·¥ç¨‹ã®åŸºç›¤æŠ€è¡“

> CMP (Chemical Mechanical Polishing) enables **planarized layers**,  
> essential for multilayer wiring and fine patterning.

---

### â–¶ CMPã®ä¸»ãªç”¨é€”ï½œCMP Applications

| å·¥ç¨‹ | CMPå¯¾è±¡ | ç›®çš„ |
|------|---------|------|
| STI | é…¸åŒ–è†œ | ãƒˆãƒ¬ãƒ³ãƒåŸ‹ã‚å¾Œã®å¹³å¦åŒ– |
| Cuãƒ€ãƒžã‚·ãƒ³ | Cu + ãƒãƒªã‚¢è†œ | ä½™å‰°Cuã®é™¤åŽ»ã¨ãƒ¬ãƒ™ãƒ«å‡ä¸€åŒ– |
| ILD | Low-kè†œ | å±¤é–“çµ¶ç¸è†œã®æ•´å½¢ã¨å‡è³ªåŒ– |

> CMP is essential to ensure **layer uniformity** and avoid defects like dishing or erosion.

---

## ðŸ§© å¤šå±¤é…ç·šã®ä¸–ä»£åˆ¥æ¦‚è¦ï½œMultilevel Interconnect Evolution

| ãƒŽãƒ¼ãƒ‰ | ãƒ¡ã‚¿ãƒ«æ•° | ä¸»é…ç·šææ–™ | çµ¶ç¸è†œ | ãƒ—ãƒ©ã‚°æŠ€è¡“ | ç‰¹è¨˜äº‹é … |
|--------|----------|------------|--------|------------|-----------|
| 0.5Âµm  | M2       | Al         | SiOâ‚‚   | ç„¡ã—       | å˜å±¤ã¾ãŸã¯2å±¤é…ç·š |
| 0.35Âµm | M3       | Al-Cu      | SiOâ‚‚   | W Plug     | ãƒãƒªã‚¢Tiå°Žå…¥é–‹å§‹ |
| 0.25Âµm | M4       | Al-Cu      | SiOâ‚‚   | W Plug     | CMPå°Žå…¥ã€STIæ™®åŠ |
| 0.18Âµm | M4ã€œM5   | Al-Cu      | FSG    | W Plug     | OPCå°Žå…¥ã€LDDæ§‹é€ é€²å±• |
| 0.13Âµm | M5ã€œM6   | Cu         | OSG    | ãƒ€ãƒžã‚·ãƒ³   | Cuå…¨é¢æŽ¡ç”¨é–‹å§‹ |
| 90nmã€œ | M6ä»¥ä¸Š   | Cu         | Porous Low-k | ãƒ€ãƒžã‚·ãƒ³ | CMPæ‹¡å¼µã€é…ç·šå±¤åˆ†æ¥­åŒ– |

> As nodes advanced, **metal layers increased**, plugs evolved from W to damascene,  
> and materials shifted to **Cu + Low-k** for performance scaling.

---

## ðŸ§  æœ¬ç¯€ã®ã¾ã¨ã‚ï½œSummary

| è¦³ç‚¹ | è¦ç‚¹ |
|------|------|
| é…ç·šææ–™ | Alâ†’Al-Cuâ†’Cuã¸é€²åŒ–ã€ä½ŽæŠµæŠ—åŒ–ã§RCé…å»¶å¯¾ç­– |
| Low-kè†œ | é…ç·šé–“å®¹é‡Cã‚’ä½Žæ¸›ã€RCæ”¹å–„ã¨é›»åŠ›ä½Žæ¸›ã«å¯„ä¸Ž |
| CMPæŠ€è¡“ | è¡¨é¢å¹³å¦åŒ–ã«ã‚ˆã‚Šã€é…ç·šå¤šå±¤åŒ–ã¨å¾®ç´°ãƒ‘ã‚¿ãƒ¼ãƒ³åŒ–ã‚’å®Ÿç¾ |
| å¤šå±¤æ§‹é€  | M2â†’M6ä»¥ä¸Šã¸å±¤æ•°å¢—åŠ ã€ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ†é›¢ã¨é›»æºå®‰å®šæ€§ã‚’æ”¯æ´ |

---

## ðŸ“˜ æ¬¡ç¯€ã¸ã®æŽ¥ç¶šï½œLead-in to Section 3.4

ðŸ‘‰ æ¬¡ç¯€ [**3.4 ã°ã‚‰ã¤ãã¨ä¿¡é ¼æ€§ã®é™ç•Œ**](./3.4_variation_and_reliability.md) ã§ã¯ã€  
**DIBLã€Vthã°ã‚‰ã¤ãã€HCIã€BTI**ãªã©ã®**ä¿¡é ¼æ€§ãƒ»ã°ã‚‰ã¤ãèª²é¡Œ**ã«ã¤ã„ã¦è©³ã—ãè§£èª¬ã—ã¾ã™ã€‚

> In Section [3.4](./3.4_variation_and_reliability.md), we explore challenges in reliability and variation  
> such as **DIBL, Vth fluctuation, HCI, and BTI** in scaled devices.
