Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_example_behav xil_defaultlib.lab3_example xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:1976]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:1979]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:3353]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:4262]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'DI' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:4264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:4385]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'S' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:4386]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5387]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'DI' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5389]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5390]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'S' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5391]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5749]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'DI' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5751]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5752]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'S' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:5753]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:7133]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:7136]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:7244]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:8223]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:8226]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'CO' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:10480]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'O' [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v:10483]
WARNING: [VRFC 10-5021] port 'PWRDWN' is not connected on this instance [U:/Downloads/ECE437/lab3/Lab_3.srcs/sources_1/imports/Vivado-2021/okLibrary.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module unisims_ver.DNA_PORT(SIM_DNA_VALUE=57'b10000...
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.RAM128X1S
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INITP_00=256'b010000001...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.okHost_default
Compiling module xil_defaultlib.okWireOR(N=2)
Compiling module xil_defaultlib.lab3_example
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_example_behav
