# Loading project DelayPedalTest
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.delaypedaltb
# vsim work.delaypedaltb 
# Start time: 21:27:59 on Apr 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.edge_detect(mealy_architecture)
add wave -position insertpoint  \
sim:/delaypedaltb/dut/leftDataOut \
sim:/delaypedaltb/dut/leftDataIn \
sim:/delaypedaltb/dut/leftDataOutReduced \
sim:/delaypedaltb/dut/leftAudioSum
add wave -position insertpoint  \
sim:/delaypedaltb/clk_i \
sim:/delaypedaltb/reset_i \
sim:/delaypedaltb/audioClk
add wave -position insertpoint  \
sim:/delaypedaltb/dut/audioUpdateED
add wave -position insertpoint  \
sim:/delaypedaltb/dut/readData \
sim:/delaypedaltb/dut/writeData \
sim:/delaypedaltb/dut/leftFullOut
run
# Break in Process test at /home/anthony/Documents/SchoolWork/EECE_4740/FpgaGuitarPedal/delayPedalTb.vhd line 77
run
run
run
run
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading work.edge_detect(mealy_architecture)
run -continue
run
run
run
run
run
# Compile of delay.vhd was successful.
# Compile of delayFifo.vhd was successful.
# Compile of delayPedalTb.vhd was successful.
# Compile of edge_detect.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.delaypedaltb(my_tb)
# Loading work.delay_pedal(delay)
# Loading work.delayfifo(syn)
# Loading work.edge_detect(mealy_architecture)
run -continue
# End time: 21:50:27 on Apr 29,2021, Elapsed time: 0:22:28
# Errors: 0, Warnings: 1
