
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051385                       # Number of seconds simulated
sim_ticks                                 51385095000                       # Number of ticks simulated
final_tick                                51385095000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189642                       # Simulator instruction rate (inst/s)
host_op_rate                                   198432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48786322                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685052                       # Number of bytes of host memory used
host_seconds                                  1053.27                       # Real time elapsed on the host
sim_insts                                   199744254                       # Number of instructions simulated
sim_ops                                     209001819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22464                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17536                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            11456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            98944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             7168                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            99200                       # Number of bytes read from this memory
system.physmem.bytes_read::total               256768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22464                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        11456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           41088                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               351                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               274                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               179                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1546                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               112                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1550                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4012                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              437170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              341266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              222944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1925539                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              139496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1930521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4996935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         437170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         222944                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         139496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             799609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             437170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             341266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             222944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1925539                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             139496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1930521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                4996935                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               25681553                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         25680681                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              572                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            25679966                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               25679578                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998489                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    276                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               58994                       # Number of system calls
system.cpu0.numCycles                        51385096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     128408595                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   25681553                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          25679854                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     51367800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1393                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1923                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  252                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          51376836                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499431                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12364      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     584      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25679398     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                25684490     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            51376836                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499786                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498946                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7862                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5083                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 51362600                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  788                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   503                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 351                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  199                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             128410395                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  462                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   503                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8493                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    599                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1767                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 51362647                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2827                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             128409514                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    20                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          128411115                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            590688352                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       128414684                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            128404201                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    6914                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                48                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1218                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            51359098                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25682068                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         25678059                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25678032                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 128407865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                128405822                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              365                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        12281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     51376836                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499294                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              13006      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6422539     12.50%     12.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12840590     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32100701     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       51376836                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             51365322     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            51358674     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           25681817     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             128405822                       # Type of FU issued
system.cpu0.iq.rate                          2.498892                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         308188813                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        128412799                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    128405055                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             128405806                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        25678260                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1345                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          498                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   503                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    460                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  137                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          128407954                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              244                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             51359098                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            25682068                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                44                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           113                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           104                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          298                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 402                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            128405359                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             51358562                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              463                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    77040241                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                25680149                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             810                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       25679035                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          298                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          512                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     25678801                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          234                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  25681679                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498883                       # Inst execution rate
system.cpu0.iew.wb_sent                     128405142                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    128405071                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 77040943                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 77050850                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498878                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999871                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4785                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              379                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     51375976                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499284                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13902      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25680591     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1213      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6421349     12.50%     62.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12839069     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6419572     12.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           71      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          130      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           79      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     51375976                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           128399837                       # Number of instructions committed
system.cpu0.commit.committedOps             128403168                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      77039323                       # Number of memory references committed
system.cpu0.commit.loads                     51357753                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  25679784                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                102723758                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 146                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        51363836     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       51357753     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      25681570     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        128403168                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   79                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   179783693                       # The number of ROB reads
system.cpu0.rob.rob_writes                  256816770                       # The number of ROB writes
system.cpu0.timesIdled                            249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  128399837                       # Number of Instructions Simulated
system.cpu0.committedOps                    128403168                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400196                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400196                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498776                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498776                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               128407792                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51364345                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                539290845                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                77041874                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               78356426                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               27                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          125.638281                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51358924                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              173                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         296872.393064                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   125.638281                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.245387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.245387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        102723705                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       102723705                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     25679938                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       25679938                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     25679132                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25679132                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     51359070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51359070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     51359070                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51359070                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          207                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          207                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2368                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2368                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2575                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2575                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2575                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2575                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9280493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9280493                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118620000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118620000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    127900493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    127900493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    127900493                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    127900493                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     25680145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25680145                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     25681500                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25681500                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     51361645                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     51361645                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     51361645                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     51361645                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000092                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 44833.299517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44833.299517                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50092.905405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50092.905405                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49670.094369                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49670.094369                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49670.094369                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49670.094369                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           71                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2257                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2257                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          136                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          136                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          182                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          182                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          318                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          318                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6054505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6054505                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9912500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9912500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15967005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15967005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15967005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15967005                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000006                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44518.419118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44518.419118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54464.285714                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54464.285714                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 50210.707547                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50210.707547                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 50210.707547                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50210.707547                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               64                       # number of replacements
system.cpu0.icache.tags.tagsinuse          286.939272                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1481                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              381                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.887139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   286.939272                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.560428                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.560428                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4227                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4227                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1481                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1481                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1481                       # number of overall hits
system.cpu0.icache.overall_hits::total           1481                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          442                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          442                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           442                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          442                       # number of overall misses
system.cpu0.icache.overall_misses::total          442                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23127497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23127497                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23127497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23127497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23127497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23127497                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1923                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1923                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1923                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1923                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.229849                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.229849                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.229849                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.229849                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.229849                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.229849                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52324.653846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52324.653846                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52324.653846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52324.653846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52324.653846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52324.653846                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          381                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          381                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19942003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19942003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19942003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19942003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19942003                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19942003                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.198128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.198128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.198128                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.198128                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.198128                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.198128                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52341.215223                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52341.215223                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52341.215223                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               14285115                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          9824816                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1136506                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7467214                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6715739                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.936340                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1718904                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            514663                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        51357525                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          10889766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      70303346                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14285115                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           8434643                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     39293322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2338817                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          361                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 10179499                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               268537                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          51352877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.524068                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.397837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21807671     42.47%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2783623      5.42%     47.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4803089      9.35%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21958494     42.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            51352877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.278150                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.368901                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 9570973                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             17758291                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 21671431                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1184997                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1167175                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1448031                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 2254                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              61976050                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6540                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1167175                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                10985061                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1944638                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      15186095                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 21255000                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               814898                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              58911234                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                272547                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           72571077                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            267038850                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        63563699                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             49743231                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                22827846                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            420320                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        420019                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2579664                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            10670039                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4564089                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           934895                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          274200                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  54211417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             730992                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 46932675                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           407963                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       13803463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     43476895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         97037                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     51352877                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.913925                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.157776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           28222387     54.96%     54.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7924087     15.43%     70.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6610621     12.87%     83.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8595782     16.74%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       51352877                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33228981     70.80%     70.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               65158      0.14%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             9392281     20.01%     90.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4246255      9.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              46932675                       # Type of FU issued
system.cpu1.iq.rate                          0.913842                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         145626190                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         68746125                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     45371470                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              46932675                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          486207                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2906936                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       632342                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       164651                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1167175                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1452138                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               453115                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           54942429                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           499980                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             10670039                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4564089                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            419068                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                122377                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           253                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        928381                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       326745                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1255126                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             46218705                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              9184167                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           713970                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           20                       # number of nop insts executed
system.cpu1.iew.exec_refs                    13298553                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 8698972                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         3705701                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        3184963                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1454840                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      2250861                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1839492                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      1345471                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   4114386                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.899940                       # Inst execution rate
system.cpu1.iew.wb_sent                      45721362                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     45371470                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 25547966                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 45790365                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.883443                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.557933                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       13803483                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         633955                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1134273                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     49025707                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.839130                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.557896                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     30477301     62.17%     62.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9894706     20.18%     82.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3605366      7.35%     89.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1814179      3.70%     93.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       848069      1.73%     95.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       536113      1.09%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       859583      1.75%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       562488      1.15%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       427902      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     49025707                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            36535893                       # Number of instructions committed
system.cpu1.commit.committedOps              41138946                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      11694850                       # Number of memory references committed
system.cpu1.commit.loads                      7763103                       # Number of loads committed
system.cpu1.commit.membars                     289112                       # Number of memory barriers committed
system.cpu1.commit.branches                   8146045                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 35083623                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              832043                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29378944     71.41%     71.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          65152      0.16%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.57% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7763103     18.87%     90.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3931747      9.56%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         41138946                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               427902                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   103114874                       # The number of ROB reads
system.cpu1.rob.rob_writes                  112220323                       # The number of ROB writes
system.cpu1.timesIdled                            390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4648                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   36535893                       # Number of Instructions Simulated
system.cpu1.committedOps                     41138946                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.405673                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.405673                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.711403                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.711403                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                46903671                       # number of integer regfile reads
system.cpu1.int_regfile_writes               27345069                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                165246690                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                27185757                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               16596685                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                917935                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           210127                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          506.315415                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10836722                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           210634                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.448114                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2942723500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   506.315415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.988897                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988897                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24820307                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24820307                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      7271459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7271459                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3277273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3277273                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       315779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       315779                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       123974                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       123974                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     10548732                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10548732                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     10548732                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10548732                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       601360                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       601360                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       337197                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       337197                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        59667                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        59667                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       151251                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       151251                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       938557                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        938557                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       938557                       # number of overall misses
system.cpu1.dcache.overall_misses::total       938557                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   9879441743                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9879441743                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   7043935056                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7043935056                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2432596858                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2432596858                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2555561414                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2555561414                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     14175630                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     14175630                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  16923376799                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16923376799                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  16923376799                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16923376799                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      7872819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7872819                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3614470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3614470                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       375446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       375446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       275225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       275225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     11487289                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11487289                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     11487289                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11487289                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.076384                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.076384                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.093291                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.093291                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.158923                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.158923                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.549554                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.549554                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.081704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.081704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.081704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.081704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16428.498309                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16428.498309                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20889.672969                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20889.672969                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 40769.551980                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40769.551980                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16896.162101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16896.162101                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18031.272261                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18031.272261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18031.272261                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18031.272261                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       160161                       # number of writebacks
system.cpu1.dcache.writebacks::total           160161                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        82250                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82250                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       166850                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       166850                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        36278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        36278                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       249100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       249100                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       249100                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       249100                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       519110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       519110                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       170347                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       170347                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        23389                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23389                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       151251                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       151251                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       689457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       689457                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       689457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       689457                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6112348935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6112348935                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3222216823                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3222216823                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    655335786                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    655335786                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   2116163586                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2116163586                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     13205370                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     13205370                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   9334565758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9334565758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   9334565758                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9334565758                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.065937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065937                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.047129                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047129                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.062297                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.062297                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.549554                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.549554                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.060019                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060019                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.060019                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060019                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11774.669983                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11774.669983                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18915.606515                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18915.606515                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 28018.974133                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28018.974133                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 13991.071702                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13991.071702                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13539.010784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13539.010784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13539.010784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13539.010784                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1819                       # number of replacements
system.cpu1.icache.tags.tagsinuse          352.184389                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10177056                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2176                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4676.955882                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   352.184389                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.687860                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.687860                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20361174                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20361174                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     10177056                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10177056                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     10177056                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10177056                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     10177056                       # number of overall hits
system.cpu1.icache.overall_hits::total       10177056                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2443                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2443                       # number of overall misses
system.cpu1.icache.overall_misses::total         2443                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     45631462                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45631462                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     45631462                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45631462                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     45631462                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45631462                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     10179499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10179499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     10179499                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10179499                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     10179499                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10179499                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000240                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000240                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000240                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000240                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000240                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000240                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18678.453541                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18678.453541                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18678.453541                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18678.453541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18678.453541                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18678.453541                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          267                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          267                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          267                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          267                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          267                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2176                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2176                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2176                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2176                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2176                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2176                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     36033531                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36033531                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     36033531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36033531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     36033531                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36033531                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 16559.527114                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16559.527114                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 16559.527114                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16559.527114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 16559.527114                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16559.527114                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               14175091                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          9649720                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1134868                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7120945                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6514372                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.481847                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1762690                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            519682                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        51357397                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          10152437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      69836304                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14175091                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           8277062                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     40039810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2322579                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          523                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  9472863                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               273660                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          51354070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.519078                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.400831                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21925331     42.69%     42.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2898154      5.64%     48.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 4479054      8.72%     57.06% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                22051531     42.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            51354070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.276009                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.359810                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 8709817                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             18670897                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 21602491                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1211818                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1159037                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1453511                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 2269                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              62075603                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 6589                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1159037                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                10100195                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                2193021                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      15838456                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 21233852                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               829499                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              59077709                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                283249                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           73567202                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            267301418                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        63638464                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             48247758                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                25319444                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            437828                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        404441                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2539570                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            10099112                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4204416                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           518933                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          134995                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  54333229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             715419                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 44542918                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           682655                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       15588943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     54299797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         81465                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     51354070                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.867369                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.036043                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           26798310     52.18%     52.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            9188901     17.89%     70.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10746560     20.93%     91.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            4620299      9.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       51354070                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5003875     47.41%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     47.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3531356     33.46%     80.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              2019290     19.13%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32225601     72.35%     72.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               66824      0.15%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8526579     19.14%     91.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3723914      8.36%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44542918                       # Type of FU issued
system.cpu2.iq.rate                          0.867313                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   10554522                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.236952                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         151677083                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         70637758                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     43260177                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              55097440                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           18090                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      3131290                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          167                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       682397                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        62929                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1159037                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1672119                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               470402                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           55048674                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           374062                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             10099112                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             4204416                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            401854                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                137310                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           167                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        916589                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       318827                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1235416                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             43946141                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              8285046                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           596777                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           26                       # number of nop insts executed
system.cpu2.iew.exec_refs                    11940886                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 8318187                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         3764280                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2698548                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1468928                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      2295352                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1374684                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches      1323864                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   3655840                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.855693                       # Inst execution rate
system.cpu2.iew.wb_sent                      43602769                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     43260177                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 24917040                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 46673128                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.842336                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.533863                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       15588970                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         633954                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1132616                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     48832660                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.808060                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.405927                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     29788068     61.00%     61.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     10268170     21.03%     82.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3556723      7.28%     89.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2365122      4.84%     94.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       910138      1.86%     96.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       954002      1.95%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       549260      1.12%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       252815      0.52%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       188362      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     48832660                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            34808524                       # Number of instructions committed
system.cpu2.commit.committedOps              39459705                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      10489841                       # Number of memory references committed
system.cpu2.commit.loads                      6967822                       # Number of loads committed
system.cpu2.commit.membars                     294099                       # Number of memory barriers committed
system.cpu2.commit.branches                   7793200                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 33792852                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              845666                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        28903044     73.25%     73.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          66820      0.17%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6967822     17.66%     91.07% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3522019      8.93%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         39459705                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               188362                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   103351606                       # The number of ROB reads
system.cpu2.rob.rob_writes                  112626245                       # The number of ROB writes
system.cpu2.timesIdled                            225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25671                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   34808524                       # Number of Instructions Simulated
system.cpu2.committedOps                     39459705                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.475426                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.475426                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.677770                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.677770                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                44049955                       # number of integer regfile reads
system.cpu2.int_regfile_writes               26593895                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                156072001                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                25682796                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               15417033                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                916787                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           215238                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.034944                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10081346                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           215746                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            46.727847                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2959035500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   507.034944                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.990303                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990303                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23306007                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23306007                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      6933510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6933510                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2854988                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2854988                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       314377                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       314377                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       125436                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       125436                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      9788498                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         9788498                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      9788498                       # number of overall hits
system.cpu2.dcache.overall_hits::total        9788498                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       603173                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       603173                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       348312                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       348312                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        48342                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        48342                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       156436                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       156436                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       951485                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        951485                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       951485                       # number of overall misses
system.cpu2.dcache.overall_misses::total       951485                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   9636254891                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9636254891                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   7724040392                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7724040392                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1932186273                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1932186273                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2848947302                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2848947302                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     16528094                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     16528094                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  17360295283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17360295283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  17360295283                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17360295283                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      7536683                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7536683                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3203300                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3203300                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       362719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       362719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       281872                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       281872                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     10739983                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10739983                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     10739983                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10739983                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.080032                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.080032                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.108735                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.108735                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.133277                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.133277                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.554989                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.554989                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.088593                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.088593                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.088593                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.088593                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15975.938729                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15975.938729                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 22175.636762                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22175.636762                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 39969.100844                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 39969.100844                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 18211.583664                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18211.583664                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18245.474477                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18245.474477                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18245.474477                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18245.474477                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       165900                       # number of writebacks
system.cpu2.dcache.writebacks::total           165900                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        88878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        88878                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       171712                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       171712                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        27693                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        27693                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       260590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       260590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       260590                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       260590                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       514295                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       514295                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       176600                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       176600                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        20649                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        20649                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       156436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       156436                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       690895                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       690895                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       690895                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       690895                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   5629687169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5629687169                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   3685371074                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3685371074                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    612084362                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    612084362                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2396411698                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2396411698                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     15506906                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     15506906                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   9315058243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9315058243                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   9315058243                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9315058243                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.068239                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.068239                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.055131                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055131                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.056928                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.056928                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.554989                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.554989                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.064329                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.064329                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.064329                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.064329                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 10946.416296                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10946.416296                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 20868.465878                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20868.465878                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 29642.324665                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29642.324665                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 15318.799368                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15318.799368                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13482.596115                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13482.596115                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13482.596115                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13482.596115                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              653                       # number of replacements
system.cpu2.icache.tags.tagsinuse          347.049029                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9471752                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1007                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9405.910626                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   347.049029                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.677830                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.677830                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18946733                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18946733                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      9471752                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9471752                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      9471752                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9471752                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      9471752                       # number of overall hits
system.cpu2.icache.overall_hits::total        9471752                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1111                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1111                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1111                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1111                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1111                       # number of overall misses
system.cpu2.icache.overall_misses::total         1111                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     24406929                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24406929                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     24406929                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24406929                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     24406929                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24406929                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      9472863                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9472863                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      9472863                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9472863                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      9472863                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9472863                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000117                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000117                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 21968.432943                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21968.432943                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 21968.432943                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21968.432943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 21968.432943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21968.432943                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          104                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          104                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1007                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1007                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1007                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1007                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1007                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1007                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     19652060                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19652060                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     19652060                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19652060                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     19652060                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19652060                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 19515.451837                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19515.451837                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 19515.451837                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19515.451837                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 19515.451837                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19515.451837                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3793.622354                       # Cycle average of tags in use
system.l2.tags.total_refs                      688612                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3959                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    173.935842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2830.542310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.924671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.045046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       176.485278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       141.721086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       110.121222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       134.782741                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.043191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3914                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.060410                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    865160                       # Number of tag accesses
system.l2.tags.data_accesses                   865160                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                1966                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              178676                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 834                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              184328                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  365860                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           326069                       # number of Writeback hits
system.l2.Writeback_hits::total                326069                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 1966                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               178731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  834                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               184334                       # number of demand (read+write) hits
system.l2.demand_hits::total                   365921                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu0.data                  29                       # number of overall hits
system.l2.overall_hits::cpu1.inst                1966                       # number of overall hits
system.l2.overall_hits::cpu1.data              178731                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 834                       # number of overall hits
system.l2.overall_hits::cpu2.data              184334                       # number of overall hits
system.l2.overall_hits::total                  365921                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               210                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               145                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               173                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               145                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1128                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          46279                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          53595                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              99874                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        28395                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        33500                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            61895                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2992                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                280                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                210                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1546                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                173                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1557                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4120                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               354                       # number of overall misses
system.l2.overall_misses::cpu0.data               280                       # number of overall misses
system.l2.overall_misses::cpu1.inst               210                       # number of overall misses
system.l2.overall_misses::cpu1.data              1546                       # number of overall misses
system.l2.overall_misses::cpu2.inst               173                       # number of overall misses
system.l2.overall_misses::cpu2.data              1557                       # number of overall misses
system.l2.overall_misses::total                  4120                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18889500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5459500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     11028500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7711000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8866500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      7683500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59638500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      4769500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data      2120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6889500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74306000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     158713500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     11028500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     82017000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     82558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218352000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18889500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14992000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     11028500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     82017000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8866500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     82558500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218352000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2176                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          178821                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1007                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          184473                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              366988                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       326069                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            326069                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        46307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        53632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            99940                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        28397                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        33501                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          61898                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1418                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3053                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              381                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2176                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           180277                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1007                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           185891                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               370041                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             381                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2176                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          180277                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1007                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          185891                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              370041                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.929134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.776923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.096507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.171797                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003074                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999395                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999340                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999930                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999952                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.962225                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.995769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980020                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.929134                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.906149                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.096507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.008576                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.171797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.008376                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011134                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.929134                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.906149                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.096507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.008576                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.171797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.008376                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011134                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53360.169492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54054.455446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52516.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53179.310345                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51251.445087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52989.655172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52871.010638                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data   103.059703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data    39.555929                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    68.981917                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     1.866526                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     0.856289                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53254.189944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53037.830121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53027.620397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53045.955882                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53360.169492                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53542.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52516.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53051.099612                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51251.445087                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53024.084778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52998.058252                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53360.169492                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53542.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52516.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53051.099612                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51251.445087                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53024.084778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52998.058252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                108                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 108                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                108                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1020                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        46279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        53595                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         99874                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        28395                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        33500                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        61895                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          179                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2992                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14399500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      4011500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      7292500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5904000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4556000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      5612000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41775500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   1876120354                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   2174206268                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4050326622                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1150582328                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1357446604                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2508028932                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7302500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     56801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     57236500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    121340500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14399500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      7292500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     62848500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    163116000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14399500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      7292500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62705500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     62848500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    163116000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.921260                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.730769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.082261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.111221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002779                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999340                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999930                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.962225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.995769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980020                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.921260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.886731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.082261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.008576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.111221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.008338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.921260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.886731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.082261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.008576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.111221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.008338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010842                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41024.216524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42226.315789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40740.223464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40717.241379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40678.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40956.372549                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40539.345146                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40567.334042                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40554.364720                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40520.596161                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40520.794149                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40520.703320                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40796.089385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40543.540328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40535.764873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40554.979947                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41024.216524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41291.970803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40740.223464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40559.831824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40678.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40547.419355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40657.028913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41024.216524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41291.970803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40740.223464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40559.831824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40678.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40547.419355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40657.028913                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1020                       # Transaction distribution
system.membus.trans_dist::ReadResp               1020                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           347150                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         306984                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          161769                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2993                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       823928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       256768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  256768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           492366                       # Total snoops (count)
system.membus.snoop_fanout::samples            658300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658300                       # Request fanout histogram
system.membus.reqLayer0.occupancy           245444891                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          261202723                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            1081143                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1081143                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           326069                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          347216                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        306987                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         654203                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3281                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1280362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1309147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2597276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        20416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       139264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21787904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        64448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     22514624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44551040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1207449                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2065397                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                2065397    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2065397                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1363381254                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            572997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            477495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3279469                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         978201500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1540440                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         974128291                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
