/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z ? celloutsig_0_2z[5] : in_data[71];
  assign celloutsig_0_8z = celloutsig_0_1z ? celloutsig_0_2z[5] : celloutsig_0_3z[1];
  assign celloutsig_0_12z = !(in_data[87] ? celloutsig_0_5z[8] : celloutsig_0_0z);
  assign celloutsig_0_16z = !(celloutsig_0_10z ? celloutsig_0_4z : celloutsig_0_9z);
  assign celloutsig_1_18z = ~celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[50] | celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_3z[2] | celloutsig_0_12z;
  assign celloutsig_1_9z = celloutsig_1_6z | in_data[190];
  reg [9:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_1z)
    if (celloutsig_1_1z) _09_ <= 10'h000;
    else _09_ <= { celloutsig_0_3z, celloutsig_0_3z };
  assign out_data[41:32] = _09_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 6'h00;
    else _00_ <= in_data[151:146];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[182:180], celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_5z[8:5], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z } / { 1'h1, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[117:115] / { 1'h1, in_data[124:123] };
  assign celloutsig_0_9z = { in_data[93], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z } >= { celloutsig_0_2z[7:5], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_14z[5:0], celloutsig_1_16z } > { celloutsig_1_13z[3:2], celloutsig_1_13z[5], celloutsig_1_13z[0], celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[156:151] > in_data[157:152];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } > { celloutsig_1_0z[1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4:3], celloutsig_0_0z, celloutsig_0_2z } < { in_data[10:0], celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[147:136], celloutsig_1_0z, celloutsig_1_1z } < in_data[177:162];
  assign celloutsig_1_10z = { celloutsig_1_8z[8:0], celloutsig_1_0z } < in_data[141:130];
  assign celloutsig_0_11z = celloutsig_0_5z[9] & ~(celloutsig_0_0z);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_2z = { in_data[26:20], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[67:61], in_data[0] };
  assign celloutsig_1_14z = celloutsig_1_8z[7:0] % { 1'h1, celloutsig_1_13z[4:3], celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[86:79], celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, in_data[20:12] };
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_15z } % { 1'h1, celloutsig_0_17z[12:11], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_17z = celloutsig_0_9z ? { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_13z, 2'h3, celloutsig_0_12z } : { celloutsig_0_14z[13:4], 1'h0, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_3z = | in_data[128:115];
  assign celloutsig_1_6z = | { in_data[120:117], celloutsig_1_1z };
  assign celloutsig_0_0z = | in_data[64:57];
  assign celloutsig_0_6z = | in_data[84:73];
  assign celloutsig_0_10z = | { celloutsig_0_3z, in_data[76:72] };
  assign celloutsig_1_16z = celloutsig_1_13z[4:2] >> celloutsig_1_14z[6:4];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } >> { celloutsig_1_0z, celloutsig_1_6z, _00_ };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z } >>> { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_15z = celloutsig_0_3z[4:2] >>> { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_3z = in_data[70:66] >>> celloutsig_0_2z[8:4];
  assign { celloutsig_1_13z[3:2], celloutsig_1_13z[5], celloutsig_1_13z[0], celloutsig_1_13z[4] } = ~ { celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_13z[1] = celloutsig_1_13z[5];
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
