package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for mdatatemp kernel
var mdatatemp_code cu.Function

// Stores the arguments for mdatatemp kernel invocation
type mdatatemp_args_t struct{
	 arg_dst_sinx unsafe.Pointer
	 arg_dst_siny unsafe.Pointer
	 arg_dst_sinz unsafe.Pointer
	 arg_dst_cosx unsafe.Pointer
	 arg_dst_cosy unsafe.Pointer
	 arg_dst_cosz unsafe.Pointer
	 arg_current_mx unsafe.Pointer
	 arg_current_my unsafe.Pointer
	 arg_current_mz unsafe.Pointer
	 arg_ctime float32
	 arg_wc float32
	 arg_N int
	 argptr [12]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for mdatatemp kernel invocation
var mdatatemp_args mdatatemp_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 mdatatemp_args.argptr[0] = unsafe.Pointer(&mdatatemp_args.arg_dst_sinx)
	 mdatatemp_args.argptr[1] = unsafe.Pointer(&mdatatemp_args.arg_dst_siny)
	 mdatatemp_args.argptr[2] = unsafe.Pointer(&mdatatemp_args.arg_dst_sinz)
	 mdatatemp_args.argptr[3] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosx)
	 mdatatemp_args.argptr[4] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosy)
	 mdatatemp_args.argptr[5] = unsafe.Pointer(&mdatatemp_args.arg_dst_cosz)
	 mdatatemp_args.argptr[6] = unsafe.Pointer(&mdatatemp_args.arg_current_mx)
	 mdatatemp_args.argptr[7] = unsafe.Pointer(&mdatatemp_args.arg_current_my)
	 mdatatemp_args.argptr[8] = unsafe.Pointer(&mdatatemp_args.arg_current_mz)
	 mdatatemp_args.argptr[9] = unsafe.Pointer(&mdatatemp_args.arg_ctime)
	 mdatatemp_args.argptr[10] = unsafe.Pointer(&mdatatemp_args.arg_wc)
	 mdatatemp_args.argptr[11] = unsafe.Pointer(&mdatatemp_args.arg_N)
	 }

// Wrapper for mdatatemp CUDA kernel, asynchronous.
func k_mdatatemp_async ( dst_sinx unsafe.Pointer, dst_siny unsafe.Pointer, dst_sinz unsafe.Pointer, dst_cosx unsafe.Pointer, dst_cosy unsafe.Pointer, dst_cosz unsafe.Pointer, current_mx unsafe.Pointer, current_my unsafe.Pointer, current_mz unsafe.Pointer, ctime float32, wc float32, N int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("mdatatemp")
	}

	mdatatemp_args.Lock()
	defer mdatatemp_args.Unlock()

	if mdatatemp_code == 0{
		mdatatemp_code = fatbinLoad(mdatatemp_map, "mdatatemp")
	}

	 mdatatemp_args.arg_dst_sinx = dst_sinx
	 mdatatemp_args.arg_dst_siny = dst_siny
	 mdatatemp_args.arg_dst_sinz = dst_sinz
	 mdatatemp_args.arg_dst_cosx = dst_cosx
	 mdatatemp_args.arg_dst_cosy = dst_cosy
	 mdatatemp_args.arg_dst_cosz = dst_cosz
	 mdatatemp_args.arg_current_mx = current_mx
	 mdatatemp_args.arg_current_my = current_my
	 mdatatemp_args.arg_current_mz = current_mz
	 mdatatemp_args.arg_ctime = ctime
	 mdatatemp_args.arg_wc = wc
	 mdatatemp_args.arg_N = N
	

	args := mdatatemp_args.argptr[:]
	cu.LaunchKernel(mdatatemp_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("mdatatemp")
	}
}

// maps compute capability on PTX code for mdatatemp kernel.
var mdatatemp_map = map[int]string{ 0: "" ,
30: mdatatemp_ptx_30 ,
35: mdatatemp_ptx_35 ,
37: mdatatemp_ptx_37 ,
50: mdatatemp_ptx_50 ,
52: mdatatemp_ptx_52 ,
53: mdatatemp_ptx_53 ,
60: mdatatemp_ptx_60 ,
61: mdatatemp_ptx_61 ,
70: mdatatemp_ptx_70 ,
75: mdatatemp_ptx_75  }

// mdatatemp PTX code for various compute capabilities.
const(
  mdatatemp_ptx_30 = `
.version 6.4
.target sm_30
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<205>;
	.reg .b64 	%rd<56>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r71, [mdatatemp_param_11];
	mov.u32 	%r72, %nctaid.x;
	mov.u32 	%r73, %ctaid.y;
	mov.u32 	%r74, %ctaid.x;
	mad.lo.s32 	%r75, %r72, %r73, %r74;
	mov.u32 	%r76, %ntid.x;
	mov.u32 	%r77, %tid.x;
	mad.lo.s32 	%r78, %r75, %r76, %r77;
	setp.ge.s32	%p1, %r78, %r71;
	@%p1 bra 	BB0_48;

	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r194, %f43;
	cvt.rn.f32.s32	%f44, %r194;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r2, %f100;
	shl.b32 	%r81, %r2, 8;
	or.b32  	%r3, %r81, -2147483648;
	add.u64 	%rd23, %SP, 0;
	add.u64 	%rd53, %SPL, 0;
	mov.u32 	%r186, 0;
	mov.u64 	%rd52, __cudart_i2opi_f;
	mov.u32 	%r185, -6;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r84, [%rd52];
	// inline asm
	{
	mad.lo.cc.u32   %r82, %r84, %r3, %r186;
	madc.hi.u32     %r186, %r84, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd53], %r82;
	add.s64 	%rd53, %rd53, 4;
	add.s64 	%rd52, %rd52, 4;
	add.s32 	%r185, %r185, 1;
	setp.ne.s32	%p4, %r185, 0;
	@%p4 bra 	BB0_5;

	bfe.u32 	%r87, %r2, 23, 8;
	add.s32 	%r88, %r87, -128;
	shr.u32 	%r89, %r88, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd25, %rd23;
	st.local.u32 	[%rd25+24], %r186;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r90, 6;
	sub.s32 	%r91, %r90, %r89;
	mul.wide.s32 	%rd26, %r91, 4;
	add.s64 	%rd6, %rd25, %rd26;
	ld.local.u32 	%r187, [%rd6];
	ld.local.u32 	%r188, [%rd6+-4];
	setp.eq.s32	%p5, %r9, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r92, 32;
	sub.s32 	%r93, %r92, %r9;
	shr.u32 	%r94, %r188, %r93;
	shl.b32 	%r95, %r187, %r9;
	add.s32 	%r187, %r94, %r95;
	ld.local.u32 	%r96, [%rd6+-8];
	shr.u32 	%r97, %r96, %r93;
	shl.b32 	%r98, %r188, %r9;
	add.s32 	%r188, %r97, %r98;

BB0_8:
	shr.u32 	%r99, %r188, 30;
	shl.b32 	%r100, %r187, 2;
	add.s32 	%r189, %r99, %r100;
	shl.b32 	%r17, %r188, 2;
	shr.u32 	%r101, %r189, 31;
	shr.u32 	%r102, %r187, 30;
	add.s32 	%r18, %r101, %r102;
	setp.eq.s32	%p6, %r101, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r103, %r189;
	neg.s32 	%r191, %r17;
	setp.eq.s32	%p7, %r17, 0;
	selp.u32	%r104, 1, 0, %p7;
	add.s32 	%r189, %r104, %r103;
	xor.b32  	%r190, %r8, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r190, %r8;
	mov.u32 	%r191, %r17;

BB0_11:
	clz.b32 	%r193, %r189;
	setp.eq.s32	%p8, %r193, 0;
	shl.b32 	%r105, %r189, %r193;
	mov.u32 	%r106, 32;
	sub.s32 	%r107, %r106, %r193;
	shr.u32 	%r108, %r191, %r107;
	add.s32 	%r109, %r108, %r105;
	selp.b32	%r26, %r189, %r109, %p8;
	mov.u32 	%r110, -921707870;
	mul.hi.u32 	%r192, %r26, %r110;
	setp.eq.s32	%p9, %r8, 0;
	neg.s32 	%r111, %r18;
	selp.b32	%r194, %r18, %r111, %p9;
	setp.lt.s32	%p10, %r192, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r112, %r26, -921707870;
	shr.u32 	%r113, %r112, 31;
	shl.b32 	%r114, %r192, 1;
	add.s32 	%r192, %r113, %r114;
	add.s32 	%r193, %r193, 1;

BB0_13:
	mov.u32 	%r115, 126;
	sub.s32 	%r116, %r115, %r193;
	shl.b32 	%r117, %r116, 23;
	add.s32 	%r118, %r192, 1;
	shr.u32 	%r119, %r118, 7;
	add.s32 	%r120, %r119, 1;
	shr.u32 	%r121, %r120, 1;
	add.s32 	%r122, %r121, %r117;
	or.b32  	%r123, %r122, %r190;
	mov.b32 	 %f101, %r123;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r34, %r194, 1;
	setp.eq.s32	%p11, %r34, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r124, %r194, 2;
	setp.eq.s32	%p14, %r124, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd27, %rd19;
	mul.wide.s32 	%rd28, %r78, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f20, [%rd29];
	cvta.to.global.u64 	%rd30, %rd13;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.f32 	%f65, [%rd31];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd31], %f66;
	cvta.to.global.u64 	%rd32, %rd20;
	add.s64 	%rd33, %rd32, %rd28;
	ld.global.f32 	%f21, [%rd33];
	cvta.to.global.u64 	%rd34, %rd14;
	add.s64 	%rd35, %rd34, %rd28;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	cvta.to.global.u64 	%rd36, %rd21;
	add.s64 	%rd37, %rd36, %rd28;
	ld.global.f32 	%f22, [%rd37];
	cvta.to.global.u64 	%rd38, %rd15;
	add.s64 	%rd39, %rd38, %rd28;
	ld.global.f32 	%f69, [%rd39];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd39], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r204, %f72;
	cvt.rn.f32.s32	%f73, %r204;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r36, %f106;
	shr.u32 	%r37, %r36, 23;
	shl.b32 	%r134, %r36, 8;
	or.b32  	%r38, %r134, -2147483648;
	add.u64 	%rd41, %SP, 0;
	add.u64 	%rd55, %SPL, 0;
	mov.u32 	%r196, 0;
	mov.u64 	%rd54, __cudart_i2opi_f;
	mov.u32 	%r195, -6;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r137, [%rd54];
	// inline asm
	{
	mad.lo.cc.u32   %r135, %r137, %r38, %r196;
	madc.hi.u32     %r196, %r137, %r38,  0;
	}
	// inline asm
	st.local.u32 	[%rd55], %r135;
	add.s64 	%rd55, %rd55, 4;
	add.s64 	%rd54, %rd54, 4;
	add.s32 	%r195, %r195, 1;
	setp.ne.s32	%p17, %r195, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r140, %r37, 255;
	add.s32 	%r141, %r140, -128;
	shr.u32 	%r142, %r141, 5;
	and.b32  	%r43, %r36, -2147483648;
	cvta.to.local.u64 	%rd43, %rd41;
	st.local.u32 	[%rd43+24], %r196;
	mov.u32 	%r143, 6;
	sub.s32 	%r144, %r143, %r142;
	mul.wide.s32 	%rd44, %r144, 4;
	add.s64 	%rd12, %rd43, %rd44;
	ld.local.u32 	%r197, [%rd12];
	ld.local.u32 	%r198, [%rd12+-4];
	and.b32  	%r46, %r37, 31;
	setp.eq.s32	%p18, %r46, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r145, 32;
	sub.s32 	%r146, %r145, %r46;
	shr.u32 	%r147, %r198, %r146;
	shl.b32 	%r148, %r197, %r46;
	add.s32 	%r197, %r147, %r148;
	ld.local.u32 	%r149, [%rd12+-8];
	shr.u32 	%r150, %r149, %r146;
	shl.b32 	%r151, %r198, %r46;
	add.s32 	%r198, %r150, %r151;

BB0_31:
	shr.u32 	%r152, %r198, 30;
	shl.b32 	%r153, %r197, 2;
	add.s32 	%r199, %r152, %r153;
	shl.b32 	%r52, %r198, 2;
	shr.u32 	%r154, %r199, 31;
	shr.u32 	%r155, %r197, 30;
	add.s32 	%r53, %r154, %r155;
	setp.eq.s32	%p19, %r154, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r156, %r199;
	neg.s32 	%r201, %r52;
	setp.eq.s32	%p20, %r52, 0;
	selp.u32	%r157, 1, 0, %p20;
	add.s32 	%r199, %r157, %r156;
	xor.b32  	%r200, %r43, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r200, %r43;
	mov.u32 	%r201, %r52;

BB0_34:
	clz.b32 	%r203, %r199;
	setp.eq.s32	%p21, %r203, 0;
	shl.b32 	%r158, %r199, %r203;
	mov.u32 	%r159, 32;
	sub.s32 	%r160, %r159, %r203;
	shr.u32 	%r161, %r201, %r160;
	add.s32 	%r162, %r161, %r158;
	selp.b32	%r61, %r199, %r162, %p21;
	mov.u32 	%r163, -921707870;
	mul.hi.u32 	%r202, %r61, %r163;
	setp.eq.s32	%p22, %r43, 0;
	neg.s32 	%r164, %r53;
	selp.b32	%r204, %r53, %r164, %p22;
	setp.lt.s32	%p23, %r202, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r165, %r61, -921707870;
	shr.u32 	%r166, %r165, 31;
	shl.b32 	%r167, %r202, 1;
	add.s32 	%r202, %r166, %r167;
	add.s32 	%r203, %r203, 1;

BB0_36:
	mov.u32 	%r168, 126;
	sub.s32 	%r169, %r168, %r203;
	shl.b32 	%r170, %r169, 23;
	add.s32 	%r171, %r202, 1;
	shr.u32 	%r172, %r171, 7;
	add.s32 	%r173, %r172, 1;
	shr.u32 	%r174, %r173, 1;
	add.s32 	%r175, %r174, %r170;
	or.b32  	%r176, %r175, %r200;
	mov.b32 	 %f107, %r176;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r69, %r204, 1;
	and.b32  	%r70, %r69, 1;
	setp.eq.s32	%p24, %r70, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r177, %r69, 2;
	setp.eq.s32	%p27, %r177, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd45, %rd16;
	add.s64 	%rd47, %rd45, %rd28;
	ld.global.f32 	%f94, [%rd47];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd47], %f95;
	cvta.to.global.u64 	%rd48, %rd17;
	add.s64 	%rd49, %rd48, %rd28;
	ld.global.f32 	%f96, [%rd49];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd49], %f97;
	cvta.to.global.u64 	%rd50, %rd18;
	add.s64 	%rd51, %rd50, %rd28;
	ld.global.f32 	%f98, [%rd51];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd51], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_35 = `
.version 6.4
.target sm_35
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_37 = `
.version 6.4
.target sm_37
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_50 = `
.version 6.4
.target sm_50
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_52 = `
.version 6.4
.target sm_52
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_53 = `
.version 6.4
.target sm_53
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_60 = `
.version 6.4
.target sm_60
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_61 = `
.version 6.4
.target sm_61
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_70 = `
.version 6.4
.target sm_70
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
   mdatatemp_ptx_75 = `
.version 6.4
.target sm_75
.address_size 64

	// .globl	mdatatemp
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry mdatatemp(
	.param .u64 mdatatemp_param_0,
	.param .u64 mdatatemp_param_1,
	.param .u64 mdatatemp_param_2,
	.param .u64 mdatatemp_param_3,
	.param .u64 mdatatemp_param_4,
	.param .u64 mdatatemp_param_5,
	.param .u64 mdatatemp_param_6,
	.param .u64 mdatatemp_param_7,
	.param .u64 mdatatemp_param_8,
	.param .f32 mdatatemp_param_9,
	.param .f32 mdatatemp_param_10,
	.param .u32 mdatatemp_param_11
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<28>;
	.reg .f32 	%f<112>;
	.reg .b32 	%r<192>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd13, [mdatatemp_param_0];
	ld.param.u64 	%rd14, [mdatatemp_param_1];
	ld.param.u64 	%rd15, [mdatatemp_param_2];
	ld.param.u64 	%rd16, [mdatatemp_param_3];
	ld.param.u64 	%rd17, [mdatatemp_param_4];
	ld.param.u64 	%rd18, [mdatatemp_param_5];
	ld.param.u64 	%rd19, [mdatatemp_param_6];
	ld.param.u64 	%rd20, [mdatatemp_param_7];
	ld.param.u64 	%rd21, [mdatatemp_param_8];
	ld.param.f32 	%f40, [mdatatemp_param_9];
	ld.param.f32 	%f41, [mdatatemp_param_10];
	ld.param.u32 	%r73, [mdatatemp_param_11];
	mov.u32 	%r74, %nctaid.x;
	mov.u32 	%r75, %ctaid.y;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r77, %r74, %r75, %r76;
	mov.u32 	%r78, %ntid.x;
	mov.u32 	%r79, %tid.x;
	mad.lo.s32 	%r1, %r77, %r78, %r79;
	setp.ge.s32	%p1, %r1, %r73;
	@%p1 bra 	BB0_48;

	add.u64 	%rd1, %SPL, 0;
	mul.f32 	%f106, %f40, %f41;
	abs.f32 	%f2, %f106;
	setp.neu.f32	%p2, %f2, 0f7F800000;
	mov.f32 	%f100, %f106;
	@%p2 bra 	BB0_3;

	mov.f32 	%f42, 0f00000000;
	mul.rn.f32 	%f100, %f106, %f42;

BB0_3:
	mul.f32 	%f43, %f100, 0f3F22F983;
	cvt.rni.s32.f32	%r181, %f43;
	cvt.rn.f32.s32	%f44, %r181;
	neg.f32 	%f45, %f44;
	mov.f32 	%f46, 0f3FC90FDA;
	fma.rn.f32 	%f47, %f45, %f46, %f100;
	mov.f32 	%f48, 0f33A22168;
	fma.rn.f32 	%f49, %f45, %f48, %f47;
	mov.f32 	%f50, 0f27C234C5;
	fma.rn.f32 	%f101, %f45, %f50, %f49;
	abs.f32 	%f51, %f100;
	add.s64 	%rd2, %rd1, 24;
	setp.leu.f32	%p3, %f51, 0f47CE4780;
	@%p3 bra 	BB0_14;

	mov.b32 	 %r3, %f100;
	shr.u32 	%r4, %r3, 23;
	shl.b32 	%r82, %r3, 8;
	or.b32  	%r5, %r82, -2147483648;
	mov.u32 	%r173, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r172, -6;
	mov.u64 	%rd48, %rd1;

BB0_5:
	.pragma "nounroll";
	ld.const.u32 	%r85, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r83, %r85, %r5, %r173;
	madc.hi.u32     %r173, %r85, %r5,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r83;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r172, %r172, 1;
	setp.ne.s32	%p4, %r172, 0;
	@%p4 bra 	BB0_5;

	and.b32  	%r88, %r4, 255;
	add.s32 	%r89, %r88, -128;
	shr.u32 	%r90, %r89, 5;
	and.b32  	%r10, %r3, -2147483648;
	st.local.u32 	[%rd2], %r173;
	mov.u32 	%r91, 6;
	sub.s32 	%r92, %r91, %r90;
	mul.wide.s32 	%rd24, %r92, 4;
	add.s64 	%rd7, %rd1, %rd24;
	ld.local.u32 	%r174, [%rd7];
	ld.local.u32 	%r175, [%rd7+-4];
	and.b32  	%r13, %r4, 31;
	setp.eq.s32	%p5, %r13, 0;
	@%p5 bra 	BB0_8;

	mov.u32 	%r93, 32;
	sub.s32 	%r94, %r93, %r13;
	shr.u32 	%r95, %r175, %r94;
	shl.b32 	%r96, %r174, %r13;
	add.s32 	%r174, %r95, %r96;
	ld.local.u32 	%r97, [%rd7+-8];
	shr.u32 	%r98, %r97, %r94;
	shl.b32 	%r99, %r175, %r13;
	add.s32 	%r175, %r98, %r99;

BB0_8:
	shr.u32 	%r100, %r175, 30;
	shl.b32 	%r101, %r174, 2;
	add.s32 	%r176, %r100, %r101;
	shl.b32 	%r19, %r175, 2;
	shr.u32 	%r102, %r176, 31;
	shr.u32 	%r103, %r174, 30;
	add.s32 	%r20, %r102, %r103;
	setp.eq.s32	%p6, %r102, 0;
	@%p6 bra 	BB0_9;

	not.b32 	%r104, %r176;
	neg.s32 	%r178, %r19;
	setp.eq.s32	%p7, %r19, 0;
	selp.u32	%r105, 1, 0, %p7;
	add.s32 	%r176, %r105, %r104;
	xor.b32  	%r177, %r10, -2147483648;
	bra.uni 	BB0_11;

BB0_9:
	mov.u32 	%r177, %r10;
	mov.u32 	%r178, %r19;

BB0_11:
	clz.b32 	%r180, %r176;
	setp.eq.s32	%p8, %r180, 0;
	shl.b32 	%r106, %r176, %r180;
	mov.u32 	%r107, 32;
	sub.s32 	%r108, %r107, %r180;
	shr.u32 	%r109, %r178, %r108;
	add.s32 	%r110, %r109, %r106;
	selp.b32	%r28, %r176, %r110, %p8;
	mov.u32 	%r111, -921707870;
	mul.hi.u32 	%r179, %r28, %r111;
	setp.eq.s32	%p9, %r10, 0;
	neg.s32 	%r112, %r20;
	selp.b32	%r181, %r20, %r112, %p9;
	setp.lt.s32	%p10, %r179, 1;
	@%p10 bra 	BB0_13;

	mul.lo.s32 	%r113, %r28, -921707870;
	shr.u32 	%r114, %r113, 31;
	shl.b32 	%r115, %r179, 1;
	add.s32 	%r179, %r114, %r115;
	add.s32 	%r180, %r180, 1;

BB0_13:
	mov.u32 	%r116, 126;
	sub.s32 	%r117, %r116, %r180;
	shl.b32 	%r118, %r117, 23;
	add.s32 	%r119, %r179, 1;
	shr.u32 	%r120, %r119, 7;
	add.s32 	%r121, %r120, 1;
	shr.u32 	%r122, %r121, 1;
	add.s32 	%r123, %r122, %r118;
	or.b32  	%r124, %r123, %r177;
	mov.b32 	 %f101, %r124;

BB0_14:
	mul.rn.f32 	%f8, %f101, %f101;
	and.b32  	%r36, %r181, 1;
	setp.eq.s32	%p11, %r36, 0;
	@%p11 bra 	BB0_16;

	mov.f32 	%f52, 0fBAB6061A;
	mov.f32 	%f53, 0f37CCF5CE;
	fma.rn.f32 	%f102, %f53, %f8, %f52;
	bra.uni 	BB0_17;

BB0_16:
	mov.f32 	%f54, 0f3C08839E;
	mov.f32 	%f55, 0fB94CA1F9;
	fma.rn.f32 	%f102, %f55, %f8, %f54;

BB0_17:
	@%p11 bra 	BB0_19;

	mov.f32 	%f56, 0f3D2AAAA5;
	fma.rn.f32 	%f57, %f102, %f8, %f56;
	mov.f32 	%f58, 0fBF000000;
	fma.rn.f32 	%f103, %f57, %f8, %f58;
	bra.uni 	BB0_20;

BB0_19:
	mov.f32 	%f59, 0fBE2AAAA3;
	fma.rn.f32 	%f60, %f102, %f8, %f59;
	mov.f32 	%f61, 0f00000000;
	fma.rn.f32 	%f103, %f60, %f8, %f61;

BB0_20:
	fma.rn.f32 	%f104, %f103, %f101, %f101;
	@%p11 bra 	BB0_22;

	mov.f32 	%f62, 0f3F800000;
	fma.rn.f32 	%f104, %f103, %f8, %f62;

BB0_22:
	and.b32  	%r125, %r181, 2;
	setp.eq.s32	%p14, %r125, 0;
	@%p14 bra 	BB0_24;

	mov.f32 	%f63, 0f00000000;
	mov.f32 	%f64, 0fBF800000;
	fma.rn.f32 	%f104, %f104, %f64, %f63;

BB0_24:
	cvta.to.global.u64 	%rd25, %rd19;
	cvta.to.global.u64 	%rd26, %rd20;
	cvta.to.global.u64 	%rd27, %rd21;
	cvta.to.global.u64 	%rd28, %rd13;
	cvta.to.global.u64 	%rd29, %rd14;
	cvta.to.global.u64 	%rd30, %rd15;
	mul.wide.s32 	%rd31, %r1, 4;
	add.s64 	%rd32, %rd25, %rd31;
	ld.global.nc.f32 	%f20, [%rd32];
	add.s64 	%rd33, %rd28, %rd31;
	ld.global.f32 	%f65, [%rd33];
	fma.rn.f32 	%f66, %f104, %f20, %f65;
	st.global.f32 	[%rd33], %f66;
	add.s64 	%rd34, %rd26, %rd31;
	ld.global.nc.f32 	%f21, [%rd34];
	add.s64 	%rd35, %rd29, %rd31;
	ld.global.f32 	%f67, [%rd35];
	fma.rn.f32 	%f68, %f104, %f21, %f67;
	st.global.f32 	[%rd35], %f68;
	add.s64 	%rd36, %rd27, %rd31;
	ld.global.nc.f32 	%f22, [%rd36];
	add.s64 	%rd37, %rd30, %rd31;
	ld.global.f32 	%f69, [%rd37];
	fma.rn.f32 	%f70, %f104, %f22, %f69;
	st.global.f32 	[%rd37], %f70;
	@%p2 bra 	BB0_26;

	mov.f32 	%f71, 0f00000000;
	mul.rn.f32 	%f106, %f106, %f71;

BB0_26:
	mul.f32 	%f72, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r191, %f72;
	cvt.rn.f32.s32	%f73, %r191;
	neg.f32 	%f74, %f73;
	fma.rn.f32 	%f76, %f74, %f46, %f106;
	fma.rn.f32 	%f78, %f74, %f48, %f76;
	fma.rn.f32 	%f107, %f74, %f50, %f78;
	abs.f32 	%f80, %f106;
	setp.leu.f32	%p16, %f80, 0f47CE4780;
	@%p16 bra 	BB0_37;

	mov.b32 	 %r38, %f106;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r128, %r38, 8;
	or.b32  	%r40, %r128, -2147483648;
	mov.u32 	%r183, 0;
	mov.u64 	%rd49, __cudart_i2opi_f;
	mov.u32 	%r182, -6;
	mov.u64 	%rd50, %rd1;

BB0_28:
	.pragma "nounroll";
	ld.const.u32 	%r131, [%rd49];
	// inline asm
	{
	mad.lo.cc.u32   %r129, %r131, %r40, %r183;
	madc.hi.u32     %r183, %r131, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd50], %r129;
	add.s64 	%rd50, %rd50, 4;
	add.s64 	%rd49, %rd49, 4;
	add.s32 	%r182, %r182, 1;
	setp.ne.s32	%p17, %r182, 0;
	@%p17 bra 	BB0_28;

	and.b32  	%r134, %r39, 255;
	add.s32 	%r135, %r134, -128;
	shr.u32 	%r136, %r135, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd2], %r183;
	mov.u32 	%r137, 6;
	sub.s32 	%r138, %r137, %r136;
	mul.wide.s32 	%rd39, %r138, 4;
	add.s64 	%rd12, %rd1, %rd39;
	ld.local.u32 	%r184, [%rd12];
	ld.local.u32 	%r185, [%rd12+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p18, %r48, 0;
	@%p18 bra 	BB0_31;

	mov.u32 	%r139, 32;
	sub.s32 	%r140, %r139, %r48;
	shr.u32 	%r141, %r185, %r140;
	shl.b32 	%r142, %r184, %r48;
	add.s32 	%r184, %r141, %r142;
	ld.local.u32 	%r143, [%rd12+-8];
	shr.u32 	%r144, %r143, %r140;
	shl.b32 	%r145, %r185, %r48;
	add.s32 	%r185, %r144, %r145;

BB0_31:
	shr.u32 	%r146, %r185, 30;
	shl.b32 	%r147, %r184, 2;
	add.s32 	%r186, %r146, %r147;
	shl.b32 	%r54, %r185, 2;
	shr.u32 	%r148, %r186, 31;
	shr.u32 	%r149, %r184, 30;
	add.s32 	%r55, %r148, %r149;
	setp.eq.s32	%p19, %r148, 0;
	@%p19 bra 	BB0_32;

	not.b32 	%r150, %r186;
	neg.s32 	%r188, %r54;
	setp.eq.s32	%p20, %r54, 0;
	selp.u32	%r151, 1, 0, %p20;
	add.s32 	%r186, %r151, %r150;
	xor.b32  	%r187, %r45, -2147483648;
	bra.uni 	BB0_34;

BB0_32:
	mov.u32 	%r187, %r45;
	mov.u32 	%r188, %r54;

BB0_34:
	clz.b32 	%r190, %r186;
	setp.eq.s32	%p21, %r190, 0;
	shl.b32 	%r152, %r186, %r190;
	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r190;
	shr.u32 	%r155, %r188, %r154;
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r63, %r186, %r156, %p21;
	mov.u32 	%r157, -921707870;
	mul.hi.u32 	%r189, %r63, %r157;
	setp.eq.s32	%p22, %r45, 0;
	neg.s32 	%r158, %r55;
	selp.b32	%r191, %r55, %r158, %p22;
	setp.lt.s32	%p23, %r189, 1;
	@%p23 bra 	BB0_36;

	mul.lo.s32 	%r159, %r63, -921707870;
	shr.u32 	%r160, %r159, 31;
	shl.b32 	%r161, %r189, 1;
	add.s32 	%r189, %r160, %r161;
	add.s32 	%r190, %r190, 1;

BB0_36:
	mov.u32 	%r162, 126;
	sub.s32 	%r163, %r162, %r190;
	shl.b32 	%r164, %r163, 23;
	add.s32 	%r165, %r189, 1;
	shr.u32 	%r166, %r165, 7;
	add.s32 	%r167, %r166, 1;
	shr.u32 	%r168, %r167, 1;
	add.s32 	%r169, %r168, %r164;
	or.b32  	%r170, %r169, %r187;
	mov.b32 	 %f107, %r170;

BB0_37:
	mul.rn.f32 	%f28, %f107, %f107;
	add.s32 	%r71, %r191, 1;
	and.b32  	%r72, %r71, 1;
	setp.eq.s32	%p24, %r72, 0;
	@%p24 bra 	BB0_39;

	mov.f32 	%f81, 0fBAB6061A;
	mov.f32 	%f82, 0f37CCF5CE;
	fma.rn.f32 	%f108, %f82, %f28, %f81;
	bra.uni 	BB0_40;

BB0_39:
	mov.f32 	%f83, 0f3C08839E;
	mov.f32 	%f84, 0fB94CA1F9;
	fma.rn.f32 	%f108, %f84, %f28, %f83;

BB0_40:
	@%p24 bra 	BB0_42;

	mov.f32 	%f85, 0f3D2AAAA5;
	fma.rn.f32 	%f86, %f108, %f28, %f85;
	mov.f32 	%f87, 0fBF000000;
	fma.rn.f32 	%f109, %f86, %f28, %f87;
	bra.uni 	BB0_43;

BB0_42:
	mov.f32 	%f88, 0fBE2AAAA3;
	fma.rn.f32 	%f89, %f108, %f28, %f88;
	mov.f32 	%f90, 0f00000000;
	fma.rn.f32 	%f109, %f89, %f28, %f90;

BB0_43:
	fma.rn.f32 	%f110, %f109, %f107, %f107;
	@%p24 bra 	BB0_45;

	mov.f32 	%f91, 0f3F800000;
	fma.rn.f32 	%f110, %f109, %f28, %f91;

BB0_45:
	and.b32  	%r171, %r71, 2;
	setp.eq.s32	%p27, %r171, 0;
	@%p27 bra 	BB0_47;

	mov.f32 	%f92, 0f00000000;
	mov.f32 	%f93, 0fBF800000;
	fma.rn.f32 	%f110, %f110, %f93, %f92;

BB0_47:
	cvta.to.global.u64 	%rd40, %rd16;
	cvta.to.global.u64 	%rd41, %rd17;
	cvta.to.global.u64 	%rd42, %rd18;
	add.s64 	%rd44, %rd40, %rd31;
	ld.global.f32 	%f94, [%rd44];
	fma.rn.f32 	%f95, %f110, %f20, %f94;
	st.global.f32 	[%rd44], %f95;
	add.s64 	%rd45, %rd41, %rd31;
	ld.global.f32 	%f96, [%rd45];
	fma.rn.f32 	%f97, %f110, %f21, %f96;
	st.global.f32 	[%rd45], %f97;
	add.s64 	%rd46, %rd42, %rd31;
	ld.global.f32 	%f98, [%rd46];
	fma.rn.f32 	%f99, %f110, %f22, %f98;
	st.global.f32 	[%rd46], %f99;

BB0_48:
	ret;
}


`
 )
