Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Oct 29 11:12:34 2018
| Host         : W0D819A1BC194A5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MilestoneOne_timing_summary_routed.rpt -pb MilestoneOne_timing_summary_routed.pb -rpx MilestoneOne_timing_summary_routed.rpx -warn_on_violation
| Design       : MilestoneOne
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.260        0.000                      0                   35        0.169        0.000                      0                   35        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
C100Mhz_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
inputClock              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.261        0.000                      0                   35        0.243        0.000                      0                   35        4.500        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
inputClock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.260        0.000                      0                   35        0.243        0.000                      0                   35        4.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.260        0.000                      0                   35        0.169        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.260        0.000                      0                   35        0.169        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inputClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.828ns (30.996%)  route 1.843ns (69.004%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  sigCounter_reg[15]/Q
                         net (fo=3, routed)           0.820     0.399    sigCounter_reg[15]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     0.523 r  sigClockEnable_i_8/O
                         net (fo=1, routed)           0.445     0.967    sigClockEnable_i_8_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     1.091 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.578     1.670    sigClockEnable_i_4_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     1.794    p_0_in
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.023    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032     4.055    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.055    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.817    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.817    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 1.920ns (74.088%)  route 0.672ns (25.912%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.716 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.716    sigCounter_reg[24]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.809ns (72.928%)  route 0.672ns (27.072%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.605 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.605    sigCounter_reg[24]_i_1_n_7
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.806ns (72.896%)  route 0.672ns (27.104%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.602    sigCounter_reg[20]_i_1_n_6
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.085    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.785ns (72.664%)  route 0.672ns (27.336%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.581 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.581    sigCounter_reg[20]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.085    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.578ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.711ns (71.815%)  route 0.672ns (28.185%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.507 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.507    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.023    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.085    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  7.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.051    -0.240 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigDisplayCount[3]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.107    -0.483    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.235 r  sigCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.235    sigCounter_reg[0]_i_1_n_6
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.482    sigCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.115    -0.348    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.098    -0.250 r  sigDisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigDisplayCount[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.498    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.114    -0.349    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  sigDisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigDisplayCount[0]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091    -0.499    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.045    -0.246 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    sigDisplayCount[2]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.498    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sigCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  sigCounter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.314    sigCounter_reg[10]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  sigCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    sigCounter_reg[8]_i_1_n_5
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105    -0.483    sigCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sigCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.313    sigCounter_reg[2]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  sigCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    sigCounter_reg[0]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.482    sigCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sigCounter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.316    sigCounter_reg[22]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.205 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sigCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  sigCounter_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.315    sigCounter_reg[14]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.204 r  sigCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[12]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105    -0.484    sigCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.182 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    sigCounter_reg[0]_i_1_n_4
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.482    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14      sigClockEnable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9       sigCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y11      sigCounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y11      sigCounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14      sigClockEnable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14      sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y13      sigCounter_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      sigCounter_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      sigCounter_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10      sigCounter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10      sigCounter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  inputClock
  To Clock:  inputClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inputClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inputClock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.828ns (30.996%)  route 1.843ns (69.004%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  sigCounter_reg[15]/Q
                         net (fo=3, routed)           0.820     0.399    sigCounter_reg[15]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     0.523 r  sigClockEnable_i_8/O
                         net (fo=1, routed)           0.445     0.967    sigClockEnable_i_8_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     1.091 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.578     1.670    sigClockEnable_i_4_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     1.794    p_0_in
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.022    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032     4.054    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 1.920ns (74.088%)  route 0.672ns (25.912%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.716 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.716    sigCounter_reg[24]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.083    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.809ns (72.928%)  route 0.672ns (27.072%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.605 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.605    sigCounter_reg[24]_i_1_n_7
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.083    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.806ns (72.896%)  route 0.672ns (27.104%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.602    sigCounter_reg[20]_i_1_n_6
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.785ns (72.664%)  route 0.672ns (27.336%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.581 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.581    sigCounter_reg[20]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.711ns (71.815%)  route 0.672ns (28.185%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.507 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.507    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  7.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.051    -0.240 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigDisplayCount[3]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.107    -0.483    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.235 r  sigCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.235    sigCounter_reg[0]_i_1_n_6
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.482    sigCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.115    -0.348    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.098    -0.250 r  sigDisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigDisplayCount[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.498    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.114    -0.349    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  sigDisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigDisplayCount[0]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091    -0.499    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.045    -0.246 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    sigDisplayCount[2]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.498    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sigCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  sigCounter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.314    sigCounter_reg[10]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  sigCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    sigCounter_reg[8]_i_1_n_5
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105    -0.483    sigCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sigCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.313    sigCounter_reg[2]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  sigCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    sigCounter_reg[0]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.482    sigCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sigCounter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.316    sigCounter_reg[22]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.205 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105    -0.485    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sigCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  sigCounter_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.315    sigCounter_reg[14]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.204 r  sigCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[12]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105    -0.484    sigCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.182 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    sigCounter_reg[0]_i_1_n_4
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.482    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Demo_DCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y14      sigClockEnable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9       sigCounter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y11      sigCounter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y11      sigCounter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y12      sigCounter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14      sigClockEnable_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y14      sigClockEnable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y12      sigCounter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y13      sigCounter_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11      sigCounter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      sigCounter_reg[24]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      sigCounter_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9       sigCounter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10      sigCounter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y10      sigCounter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Demo_DCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Demo_DCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.828ns (30.996%)  route 1.843ns (69.004%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  sigCounter_reg[15]/Q
                         net (fo=3, routed)           0.820     0.399    sigCounter_reg[15]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     0.523 r  sigClockEnable_i_8/O
                         net (fo=1, routed)           0.445     0.967    sigClockEnable_i_8_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     1.091 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.578     1.670    sigClockEnable_i_4_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     1.794    p_0_in
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.022    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032     4.054    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 1.920ns (74.088%)  route 0.672ns (25.912%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.716 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.716    sigCounter_reg[24]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.083    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.809ns (72.928%)  route 0.672ns (27.072%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.605 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.605    sigCounter_reg[24]_i_1_n_7
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.083    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.806ns (72.896%)  route 0.672ns (27.104%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.602    sigCounter_reg[20]_i_1_n_6
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.785ns (72.664%)  route 0.672ns (27.336%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.581 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.581    sigCounter_reg[20]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.711ns (71.815%)  route 0.672ns (28.185%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.507 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.507    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  7.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.051    -0.240 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigDisplayCount[3]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.107    -0.409    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.235 r  sigCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.235    sigCounter_reg[0]_i_1_n_6
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.408    sigCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.115    -0.348    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.098    -0.250 r  sigDisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigDisplayCount[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.424    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.114    -0.349    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  sigDisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigDisplayCount[0]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091    -0.425    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.045    -0.246 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    sigDisplayCount[2]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.424    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  sigCounter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.314    sigCounter_reg[10]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  sigCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    sigCounter_reg[8]_i_1_n_5
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105    -0.409    sigCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.313    sigCounter_reg[2]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  sigCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    sigCounter_reg[0]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.408    sigCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.316    sigCounter_reg[22]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.205 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  sigCounter_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.315    sigCounter_reg[14]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.204 r  sigCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[12]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105    -0.410    sigCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.182 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    sigCounter_reg[0]_i_1_n_4
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.408    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 sigCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigClockEnable_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.828ns (30.996%)  route 1.843ns (69.004%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.878    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456    -0.422 r  sigCounter_reg[15]/Q
                         net (fo=3, routed)           0.820     0.399    sigCounter_reg[15]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     0.523 r  sigClockEnable_i_8/O
                         net (fo=1, routed)           0.445     0.967    sigClockEnable_i_8_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.124     1.091 f  sigClockEnable_i_4/O
                         net (fo=1, routed)           0.578     1.670    sigClockEnable_i_4_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.124     1.794 r  sigClockEnable_i_1/O
                         net (fo=1, routed)           0.000     1.794    p_0_in
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     3.519    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.578     4.096    
                         clock uncertainty           -0.074     4.022    
    SLICE_X1Y14          FDCE (Setup_fdce_C_D)        0.032     4.054    sigClockEnable_reg
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -1.794    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 sigClockEnable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.927ns  (logic 0.459ns (49.507%)  route 0.468ns (50.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns = ( 4.121 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  inputClock (IN)
                         net (fo=0)                   0.000     5.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     0.731 f  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.392    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.488 f  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633     4.121    sigSystemClock
    SLICE_X1Y14          FDCE                                         r  sigClockEnable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.459     4.580 r  sigClockEnable_reg/Q
                         net (fo=4, routed)           0.468     5.049    sigClockEnable
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205     8.816    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 1.920ns (74.088%)  route 0.672ns (25.912%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.716 r  sigCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.716    sigCounter_reg[24]_i_1_n_6
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[25]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.083    sigCounter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.809ns (72.928%)  route 0.672ns (27.072%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.382 r  sigCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.382    sigCounter_reg[20]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.605 r  sigCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.605    sigCounter_reg[24]_i_1_n_7
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.513     8.518    sigSystemClock
    SLICE_X0Y15          FDCE                                         r  sigCounter_reg[24]/C
                         clock pessimism              0.578     9.095    
                         clock uncertainty           -0.074     9.021    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.062     9.083    sigCounter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.806ns (72.896%)  route 0.672ns (27.104%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.602 r  sigCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.602    sigCounter_reg[20]_i_1_n_6
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[21]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.785ns (72.664%)  route 0.672ns (27.336%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.581 r  sigCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.581    sigCounter_reg[20]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[23]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.581    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 sigCounter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.711ns (71.815%)  route 0.672ns (28.185%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 8.519 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.636    -0.876    sigSystemClock
    SLICE_X0Y10          FDCE                                         r  sigCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  sigCounter_reg[5]/Q
                         net (fo=2, routed)           0.672     0.252    sigCounter_reg[5]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     0.376 r  sigCounter[4]_i_4/O
                         net (fo=1, routed)           0.000     0.376    sigCounter[4]_i_4_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.926 r  sigCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.926    sigCounter_reg[4]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.040 r  sigCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    sigCounter_reg[8]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.154 r  sigCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.154    sigCounter_reg[12]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.268 r  sigCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.268    sigCounter_reg[16]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.507 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.507    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inputClock (IN)
                         net (fo=0)                   0.000    10.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514     8.519    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.578     9.096    
                         clock uncertainty           -0.074     9.022    
    SLICE_X0Y14          FDCE (Setup_fdce_C_D)        0.062     9.084    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                  7.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.051    -0.240 r  sigDisplayCount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    sigDisplayCount[3]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.107    -0.409    sigDisplayCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.235 r  sigCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.235    sigCounter_reg[0]_i_1_n_6
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[1]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.408    sigCounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.115    -0.348    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT3 (Prop_lut3_I2_O)        0.098    -0.250 r  sigDisplayCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    sigDisplayCount[1]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[1]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.424    sigDisplayCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.462 f  sigDisplayCount_reg[3]/Q
                         net (fo=6, routed)           0.114    -0.349    sigDisplayCount_reg__0[3]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.098    -0.251 r  sigDisplayCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigDisplayCount[0]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.091    -0.425    sigDisplayCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sigDisplayCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigDisplayCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigDisplayCount_reg[0]/Q
                         net (fo=6, routed)           0.158    -0.291    sigDisplayCount_reg__0[0]
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.045    -0.246 r  sigDisplayCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    sigDisplayCount[2]_i_1_n_0
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.830    sigSystemClock
    SLICE_X1Y15          FDCE                                         r  sigDisplayCount_reg[2]/C
                         clock pessimism              0.239    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.092    -0.424    sigDisplayCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.588    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  sigCounter_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.314    sigCounter_reg[10]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  sigCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    sigCounter_reg[8]_i_1_n_5
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.826    sigSystemClock
    SLICE_X0Y11          FDCE                                         r  sigCounter_reg[10]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.105    -0.409    sigCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.313    sigCounter_reg[2]
    SLICE_X0Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  sigCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.202    sigCounter_reg[0]_i_1_n_5
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.408    sigCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.590    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  sigCounter_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.316    sigCounter_reg[22]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.205 r  sigCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.205    sigCounter_reg[20]_i_1_n_5
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.829    sigSystemClock
    SLICE_X0Y14          FDCE                                         r  sigCounter_reg[22]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105    -0.411    sigCounter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sigCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.589    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  sigCounter_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.315    sigCounter_reg[14]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.204 r  sigCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    sigCounter_reg[12]_i_1_n_5
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.828    sigSystemClock
    SLICE_X0Y12          FDCE                                         r  sigCounter_reg[14]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105    -0.410    sigCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sigCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.318ns (78.414%)  route 0.088ns (21.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.587    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  sigCounter_reg[0]/Q
                         net (fo=3, routed)           0.088    -0.359    sigCounter_reg[0]
    SLICE_X0Y9           CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    -0.182 r  sigCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.182    sigCounter_reg[0]_i_1_n_4
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inputClock (IN)
                         net (fo=0)                   0.000     0.000    Demo_DCM/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Demo_DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Demo_DCM/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Demo_DCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Demo_DCM/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Demo_DCM/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.825    sigSystemClock
    SLICE_X0Y9           FDCE                                         r  sigCounter_reg[3]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X0Y9           FDCE (Hold_fdce_C_D)         0.105    -0.408    sigCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.226    





