// VERILOG_OUTPUT: a.v
int Kernel.MT[1024] = {0};
int Kernel.index = 0;

def main() {
  int i;
  for (i = 0; i < 1; ++i) {
    int y = MT[index];
    assert(y == 0);
    index = index + 1;
  }
}

main();

compile();
writeHdl("a.v");
