// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "03/15/2021 16:01:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module blink (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	push_button,
	switch,
	leds);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	[3:0] push_button;
input 	[2:0] switch;
output 	[3:0] leds;

// Design Ports Information
// push_button[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// leds[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// leds[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// leds[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// leds[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switch[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \push_button[2]~input_o ;
wire \push_button[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~GND~combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0_combout ;
wire \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \push_button[0]~input_o ;
wire \power_on_reset_std_sync_inst|din_s1~feeder_combout ;
wire \power_on_reset_std_sync_inst|din_s1~q ;
wire \power_on_reset_std_sync_inst|dreg[12]~feeder_combout ;
wire \power_on_reset_std_sync_inst|dreg[16]~feeder_combout ;
wire \power_on_reset_std_sync_inst|dreg[18]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest~q ;
wire \u0|rst_controller_001|merged_reset~0_combout ;
wire \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~10 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~14 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~18 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~22 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~26 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~2 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~6 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~14 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~18 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~22 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~26 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~30 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~2 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~34 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~74 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~38 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~6 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~38 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~34 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~30 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~26 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~22 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~10 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~70 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~66 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~62 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~58 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~54 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~2 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~18 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~6 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~50 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~14 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~46 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder_combout ;
wire \u0|master_0|fifo|wr_ptr[0]~0_combout ;
wire \u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q ;
wire \u0|master_0|fifo|Add0~4_combout ;
wire \u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q ;
wire \u0|master_0|fifo|Add0~2_combout ;
wire \u0|master_0|fifo|Add0~3_combout ;
wire \u0|master_0|fifo|Add0~1_combout ;
wire \u0|master_0|fifo|Add0~0_combout ;
wire \u0|master_0|fifo|mem_rd_ptr[0]~0_combout ;
wire \u0|master_0|fifo|mem_rd_ptr[2]~2_combout ;
wire \u0|master_0|fifo|read~0_combout ;
wire \u0|master_0|fifo|mem_rd_ptr[3]~3_combout ;
wire \u0|master_0|fifo|mem_rd_ptr[4]~4_combout ;
wire \u0|master_0|fifo|mem_rd_ptr[5]~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder_combout ;
wire \u0|master_0|b2p|Equal0~0_combout ;
wire \u0|master_0|b2p|always2~0_combout ;
wire \u0|master_0|b2p|received_esc~0_combout ;
wire \u0|master_0|b2p|received_esc~q ;
wire \u0|master_0|b2p|out_valid~0_combout ;
wire \u0|master_0|b2p|received_channel~0_combout ;
wire \u0|master_0|b2p|received_channel~q ;
wire \u0|master_0|b2p|out_channel[7]~0_combout ;
wire \u0|master_0|b2p|out_data[5]~0_combout ;
wire \u0|master_0|b2p|out_channel[5]~feeder_combout ;
wire \u0|master_0|transacto|p2m|enable~0_combout ;
wire \u0|master_0|transacto|p2m|enable~1_combout ;
wire \u0|master_0|transacto|p2m|enable~combout ;
wire \u0|master_0|b2p|Equal1~0_combout ;
wire \u0|master_0|b2p|out_endofpacket~q ;
wire \u0|master_0|b2p|always0~0_combout ;
wire \u0|master_0|b2p|out_endofpacket~0_combout ;
wire \u0|master_0|b2p|out_endofpacket~DUPLICATE_q ;
wire \u0|master_0|b2p|Equal0~1_combout ;
wire \u0|master_0|b2p|out_startofpacket~q ;
wire \u0|master_0|b2p|out_startofpacket~0_combout ;
wire \u0|master_0|b2p|out_startofpacket~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|state.GET_ADDR4~q ;
wire \u0|master_0|transacto|p2m|always1~0_combout ;
wire \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q ;
wire \u0|master_0|transacto|p2m|Equal2~0_combout ;
wire \u0|master_0|transacto|p2m|Selector71~0_combout ;
wire \u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|router|Equal2~0_combout ;
wire \u0|mm_interconnect_0|router|always1~2_combout ;
wire \u0|mm_interconnect_0|router|src_data[92]~0_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \u0|rst_controller|r_sync_rst_chain~1_combout ;
wire \u0|rst_controller|r_sync_rst_chain~0_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u0|rst_controller|WideOr0~0_combout ;
wire \u0|rst_controller|r_sync_rst~q ;
wire \u0|master_0|transacto|p2m|Selector81~1_combout ;
wire \u0|master_0|transacto|p2m|write~q ;
wire \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder_combout ;
wire \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ;
wire \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[5]~6_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|router|src_channel[4]~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[4]~5_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|router|Equal2~2_combout ;
wire \u0|mm_interconnect_0|router|src_channel[3]~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|led_pio|always0~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout ;
wire \u0|mm_interconnect_0|router|always1~0_combout ;
wire \u0|mm_interconnect_0|router|src_channel[0]~2_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|master_0|transacto|p2m|Add3~5_sumout ;
wire \u0|master_0|transacto|p2m|Add0~5_sumout ;
wire \u0|master_0|transacto|p2m|Selector37~0_combout ;
wire \u0|master_0|transacto|p2m|counter[3]~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~6 ;
wire \u0|master_0|transacto|p2m|Add3~1_sumout ;
wire \u0|master_0|transacto|p2m|Add0~6 ;
wire \u0|master_0|transacto|p2m|Add0~1_sumout ;
wire \u0|master_0|transacto|p2m|Selector36~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~2 ;
wire \u0|master_0|transacto|p2m|Add3~13_sumout ;
wire \u0|master_0|transacto|p2m|Add0~2 ;
wire \u0|master_0|transacto|p2m|Add0~13_sumout ;
wire \u0|master_0|transacto|p2m|Selector35~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~14 ;
wire \u0|master_0|transacto|p2m|Add3~9_sumout ;
wire \u0|master_0|transacto|p2m|counter[3]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add0~14 ;
wire \u0|master_0|transacto|p2m|Add0~9_sumout ;
wire \u0|master_0|transacto|p2m|Selector34~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~10 ;
wire \u0|master_0|transacto|p2m|Add3~61_sumout ;
wire \u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add0~10 ;
wire \u0|master_0|transacto|p2m|Add0~61_sumout ;
wire \u0|master_0|transacto|p2m|Selector33~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~62 ;
wire \u0|master_0|transacto|p2m|Add3~57_sumout ;
wire \u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add0~62 ;
wire \u0|master_0|transacto|p2m|Add0~57_sumout ;
wire \u0|master_0|transacto|p2m|Selector32~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~58 ;
wire \u0|master_0|transacto|p2m|Add3~53_sumout ;
wire \u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add0~58 ;
wire \u0|master_0|transacto|p2m|Add0~53_sumout ;
wire \u0|master_0|transacto|p2m|Selector31~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~54 ;
wire \u0|master_0|transacto|p2m|Add3~49_sumout ;
wire \u0|master_0|transacto|p2m|Add0~54 ;
wire \u0|master_0|transacto|p2m|Add0~49_sumout ;
wire \u0|master_0|transacto|p2m|Selector30~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~50 ;
wire \u0|master_0|transacto|p2m|Add3~45_sumout ;
wire \u0|master_0|transacto|p2m|Add0~50 ;
wire \u0|master_0|transacto|p2m|Add0~45_sumout ;
wire \u0|master_0|transacto|p2m|Selector29~0_combout ;
wire \u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|counter[15]~1_combout ;
wire \u0|master_0|transacto|p2m|Add3~46 ;
wire \u0|master_0|transacto|p2m|Add3~41_sumout ;
wire \u0|master_0|transacto|p2m|Add0~46 ;
wire \u0|master_0|transacto|p2m|Add0~41_sumout ;
wire \u0|master_0|transacto|p2m|Selector28~0_combout ;
wire \u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add3~42 ;
wire \u0|master_0|transacto|p2m|Add3~37_sumout ;
wire \u0|master_0|transacto|p2m|Add0~42 ;
wire \u0|master_0|transacto|p2m|Add0~37_sumout ;
wire \u0|master_0|transacto|p2m|Selector27~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~38 ;
wire \u0|master_0|transacto|p2m|Add3~33_sumout ;
wire \u0|master_0|transacto|p2m|Add0~38 ;
wire \u0|master_0|transacto|p2m|Add0~33_sumout ;
wire \u0|master_0|transacto|p2m|Selector26~0_combout ;
wire \u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add3~34 ;
wire \u0|master_0|transacto|p2m|Add3~29_sumout ;
wire \u0|master_0|transacto|p2m|Add0~34 ;
wire \u0|master_0|transacto|p2m|Add0~29_sumout ;
wire \u0|master_0|transacto|p2m|Selector25~0_combout ;
wire \u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add3~30 ;
wire \u0|master_0|transacto|p2m|Add3~25_sumout ;
wire \u0|master_0|transacto|p2m|Add0~30 ;
wire \u0|master_0|transacto|p2m|Add0~25_sumout ;
wire \u0|master_0|transacto|p2m|Selector24~0_combout ;
wire \u0|master_0|transacto|p2m|Add3~26 ;
wire \u0|master_0|transacto|p2m|Add3~21_sumout ;
wire \u0|master_0|transacto|p2m|Add0~26 ;
wire \u0|master_0|transacto|p2m|Add0~21_sumout ;
wire \u0|master_0|transacto|p2m|Selector23~0_combout ;
wire \u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add3~22 ;
wire \u0|master_0|transacto|p2m|Add3~17_sumout ;
wire \u0|master_0|transacto|p2m|Add0~22 ;
wire \u0|master_0|transacto|p2m|Add0~17_sumout ;
wire \u0|master_0|transacto|p2m|Selector22~0_combout ;
wire \u0|master_0|transacto|p2m|counter[15]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Equal0~0_combout ;
wire \u0|master_0|transacto|p2m|Equal0~1_combout ;
wire \u0|master_0|transacto|p2m|Equal10~0_combout ;
wire \u0|master_0|transacto|p2m|address[7]~0_combout ;
wire \u0|master_0|transacto|p2m|address[21]~2_combout ;
wire \u0|master_0|transacto|p2m|address[20]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|router|WideOr0~0_combout ;
wire \u0|master_0|transacto|p2m|address[27]~4_combout ;
wire \u0|master_0|transacto|p2m|Add2~98 ;
wire \u0|master_0|transacto|p2m|Add2~93_sumout ;
wire \u0|mm_interconnect_0|router|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|router|src_channel[1]~4_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|router|src_channel[2]~7_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107]~q ;
wire \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1_combout ;
wire \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q ;
wire \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q ;
wire \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout ;
wire \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q ;
wire \u0|mm_interconnect_0|router|src_data[91]~3_combout ;
wire \u0|mm_interconnect_0|router|src_data[90]~1_combout ;
wire \u0|mm_interconnect_0|router|src_data[90]~2_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout ;
wire \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ;
wire \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ;
wire \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ;
wire \u0|master_0|transacto|p2m|state~49_combout ;
wire \u0|master_0|transacto|p2m|state~67_combout ;
wire \u0|master_0|transacto|p2m|state~68_combout ;
wire \u0|master_0|transacto|p2m|state.RETURN_PACKET~q ;
wire \u0|master_0|transacto|p2m|current_byte[1]~0_combout ;
wire \u0|master_0|transacto|p2m|current_byte[1]~1_combout ;
wire \u0|master_0|transacto|p2m|Selector81~0_combout ;
wire \u0|master_0|transacto|p2m|state~65_combout ;
wire \u0|master_0|transacto|p2m|state~66_combout ;
wire \u0|master_0|transacto|p2m|state.READ_ASSERT~q ;
wire \u0|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q ;
wire \u0|master_0|transacto|p2m|state~69_combout ;
wire \u0|master_0|transacto|p2m|state~75_combout ;
wire \u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ;
wire \u0|master_0|transacto|p2m|state~70_combout ;
wire \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ;
wire \u0|master_0|transacto|p2m|state~63_combout ;
wire \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|state~73_combout ;
wire \u0|master_0|transacto|p2m|state~74_combout ;
wire \u0|master_0|transacto|p2m|state.0000~q ;
wire \u0|master_0|transacto|p2m|state~62_combout ;
wire \u0|master_0|transacto|p2m|state~58_combout ;
wire \u0|master_0|transacto|p2m|state~59_combout ;
wire \u0|master_0|transacto|p2m|state~54_combout ;
wire \u0|master_0|transacto|p2m|state~46_combout ;
wire \u0|master_0|transacto|p2m|state~61_combout ;
wire \u0|master_0|transacto|p2m|state~64_combout ;
wire \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|state~52_combout ;
wire \u0|master_0|transacto|p2m|state~53_combout ;
wire \u0|master_0|transacto|p2m|state.WRITE_WAIT~q ;
wire \u0|master_0|transacto|p2m|address[8]~3_combout ;
wire \u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|router|Equal2~1_combout ;
wire \u0|mm_interconnect_0|router|always1~1_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ;
wire \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u0|master_0|transacto|p2m|Selector83~0_combout ;
wire \u0|master_0|transacto|p2m|Selector83~1_combout ;
wire \u0|master_0|transacto|p2m|read~q ;
wire \u0|mm_interconnect_0|router|src_channel~1_combout ;
wire \u0|ocram_16b|wren~0_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u0|rst_controller|always2~0_combout ;
wire \u0|rst_controller|r_early_rst~q ;
wire \u0|master_0|transacto|p2m|writedata[0]~0_combout ;
wire \u0|master_0|transacto|p2m|Add2~5_sumout ;
wire \u0|master_0|transacto|p2m|Selector69~0_combout ;
wire \u0|master_0|transacto|p2m|address[7]~1_combout ;
wire \u0|master_0|transacto|p2m|WideOr3~0_combout ;
wire \u0|master_0|transacto|p2m|Selector5~0_combout ;
wire \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder_combout ;
wire \u0|master_0|transacto|p2m|unshifted_byteenable~0_combout ;
wire \u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout ;
wire \u0|master_0|transacto|p2m|Selector5~1_combout ;
wire \u0|master_0|transacto|p2m|Selector5~2_combout ;
wire \u0|master_0|transacto|p2m|writedata[24]~3_combout ;
wire \u0|master_0|transacto|p2m|unshifted_byteenable~2_combout ;
wire \u0|master_0|transacto|p2m|byteenable~0_combout ;
wire \u0|master_0|transacto|p2m|Selector2~0_combout ;
wire \u0|master_0|transacto|p2m|Selector2~1_combout ;
wire \u0|master_0|transacto|p2m|writedata[27]~feeder_combout ;
wire \u0|ocram_64k|wren~0_combout ;
wire \u0|ocram_64k|wren~1_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ;
wire \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ;
wire \u0|master_0|transacto|p2m|out_data~0_combout ;
wire \u0|master_0|transacto|p2m|writedata[23]~2_combout ;
wire \u0|master_0|transacto|p2m|Selector3~0_combout ;
wire \u0|master_0|transacto|p2m|Selector3~1_combout ;
wire \u0|master_0|transacto|p2m|Selector3~2_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ;
wire \u0|master_0|transacto|p2m|writedata[15]~1_combout ;
wire \u0|master_0|transacto|p2m|Selector4~0_combout ;
wire \u0|master_0|transacto|p2m|Selector4~1_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ;
wire \u0|master_0|transacto|p2m|Selector78~1_combout ;
wire \u0|master_0|transacto|p2m|Selector78~0_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u0|led_pio|always0~1_combout ;
wire \switch[2]~input_o ;
wire \u0|master_0|transacto|p2m|Selector78~2_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34~portadataout ;
wire \u0|master_0|transacto|p2m|Selector78~3_combout ;
wire \u0|master_0|transacto|p2m|Selector78~4_combout ;
wire \u0|master_0|transacto|p2m|out_data[4]~1_combout ;
wire \u0|master_0|transacto|p2m|out_data[4]~2_combout ;
wire \u0|master_0|transacto|p2m|out_data[4]~3_combout ;
wire \u0|master_0|transacto|p2m|out_data[4]~4_combout ;
wire \u0|master_0|transacto|p2m|writedata[25]~feeder_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ;
wire \u0|master_0|transacto|p2m|writedata[24]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ;
wire \u0|master_0|transacto|p2m|writedata[8]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ;
wire \u0|master_0|transacto|p2m|writedata[16]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout ;
wire \u0|master_0|transacto|p2m|Selector79~1_combout ;
wire \u0|master_0|transacto|p2m|Selector79~0_combout ;
wire \switch[1]~input_o ;
wire \u0|master_0|transacto|p2m|Selector79~3_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u0|master_0|transacto|p2m|Selector79~4_combout ;
wire \u0|master_0|transacto|p2m|Selector79~2_combout ;
wire \u0|master_0|p2b|in_ready~5_combout ;
wire \u0|master_0|transacto|p2m|Selector82~0_combout ;
wire \u0|master_0|transacto|p2m|out_endofpacket~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~10 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~18 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~22 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~26 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~30 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~34 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~2 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~6 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~6 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~10 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~14 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~18 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~22 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~26 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~2 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~46 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~50 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~58 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~54 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~34 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~42 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~38 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~74 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~70 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~66 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~30 ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5_sumout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u0|master_0|transacto|p2m|Selector73~5_combout ;
wire \u0|master_0|transacto|p2m|Selector73~0_combout ;
wire \u0|master_0|transacto|p2m|Selector73~1_combout ;
wire \u0|master_0|transacto|p2m|writedata[31]~feeder_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u0|master_0|transacto|p2m|writedata[14]~feeder_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u0|master_0|transacto|p2m|writedata[23]~feeder_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u0|master_0|transacto|p2m|writedata[22]~feeder_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u0|master_0|transacto|p2m|Mux8~0_combout ;
wire \u0|master_0|transacto|p2m|Selector73~2_combout ;
wire \u0|master_0|transacto|p2m|Selector73~4_combout ;
wire \u0|master_0|transacto|p2m|Selector73~3_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u0|master_0|transacto|p2m|Selector76~2_combout ;
wire \u0|master_0|transacto|p2m|Selector76~0_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \u0|master_0|transacto|p2m|writedata[13]~feeder_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \u0|master_0|transacto|p2m|Selector76~1_combout ;
wire \u0|master_0|transacto|p2m|Selector76~3_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \u0|master_0|transacto|p2m|Selector75~1_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u0|master_0|transacto|p2m|Selector75~2_combout ;
wire \u0|master_0|transacto|p2m|Selector75~0_combout ;
wire \u0|master_0|transacto|p2m|Selector75~3_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \u0|master_0|transacto|p2m|Selector77~0_combout ;
wire \u0|master_0|transacto|p2m|Selector77~1_combout ;
wire \u0|master_0|transacto|p2m|Selector77~3_combout ;
wire \u0|master_0|transacto|p2m|Selector77~5_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u0|master_0|transacto|p2m|Selector77~4_combout ;
wire \u0|master_0|transacto|p2m|Selector77~2_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \u0|master_0|transacto|p2m|Selector74~1_combout ;
wire \u0|master_0|transacto|p2m|Selector74~0_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u0|master_0|transacto|p2m|Selector74~2_combout ;
wire \u0|master_0|transacto|p2m|Selector74~3_combout ;
wire \u0|master_0|p2b|sent_esc~0_combout ;
wire \u0|master_0|p2b|sent_esc~q ;
wire \u0|master_0|p2b|in_ready~4_combout ;
wire \u0|master_0|p2b|in_ready~6_combout ;
wire \u0|master_0|p2b|out_data~1_combout ;
wire \u0|master_0|p2b|out_data~2_combout ;
wire \u0|master_0|transacto|p2m|Selector0~2_combout ;
wire \u0|master_0|transacto|p2m|Selector0~0_combout ;
wire \u0|master_0|transacto|p2m|Selector0~1_combout ;
wire \u0|master_0|transacto|p2m|Selector0~3_combout ;
wire \u0|master_0|transacto|p2m|out_valid~q ;
wire \u0|master_0|p2b|out_valid~0_combout ;
wire \u0|master_0|p2b|out_valid~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ;
wire \u0|master_0|p2b|out_data~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder_combout ;
wire \push_button[1]~input_o ;
wire \u0|master_0|transacto|p2m|Selector80~1_combout ;
wire \switch[0]~input_o ;
wire \u0|master_0|transacto|p2m|Selector80~4_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ;
wire \u0|master_0|transacto|p2m|Selector80~2_combout ;
wire \u0|master_0|transacto|p2m|Selector80~6_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u0|master_0|transacto|p2m|Selector80~0_combout ;
wire \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u0|master_0|transacto|p2m|Selector80~5_combout ;
wire \u0|master_0|transacto|p2m|Selector80~3_combout ;
wire \u0|master_0|p2b|out_data~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ;
wire \u0|master_0|p2b|in_ready~1_combout ;
wire \u0|master_0|p2b|in_ready~7_combout ;
wire \u0|master_0|p2b|sent_eop~0_combout ;
wire \u0|master_0|p2b|sent_eop~q ;
wire \u0|master_0|p2b|in_ready~3_combout ;
wire \u0|master_0|p2b|in_ready~combout ;
wire \u0|master_0|transacto|p2m|state~51_combout ;
wire \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ;
wire \u0|master_0|transacto|p2m|state~60_combout ;
wire \u0|master_0|transacto|p2m|state~77_combout ;
wire \u0|master_0|transacto|p2m|state~76_combout ;
wire \u0|master_0|transacto|p2m|state~78_combout ;
wire \u0|master_0|transacto|p2m|state~79_combout ;
wire \u0|master_0|transacto|p2m|state.GET_EXTRA~q ;
wire \u0|master_0|transacto|p2m|state~72_combout ;
wire \u0|master_0|transacto|p2m|state.GET_SIZE1~q ;
wire \u0|master_0|transacto|p2m|state~71_combout ;
wire \u0|master_0|transacto|p2m|state.GET_SIZE2~q ;
wire \u0|master_0|transacto|p2m|state~57_combout ;
wire \u0|master_0|transacto|p2m|state.GET_ADDR1~q ;
wire \u0|master_0|transacto|p2m|state~55_combout ;
wire \u0|master_0|transacto|p2m|state.GET_ADDR2~q ;
wire \u0|master_0|transacto|p2m|state~56_combout ;
wire \u0|master_0|transacto|p2m|state.GET_ADDR3~q ;
wire \u0|master_0|transacto|p2m|state~50_combout ;
wire \u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Selector70~0_combout ;
wire \u0|master_0|transacto|p2m|Selector14~0_combout ;
wire \u0|master_0|transacto|p2m|in_ready_0~0_combout ;
wire \u0|master_0|transacto|p2m|in_ready_0~1_combout ;
wire \u0|master_0|transacto|p2m|in_ready_0~2_combout ;
wire \u0|master_0|transacto|p2m|in_ready_0~q ;
wire \u0|master_0|fifo|mem_rd_ptr[1]~1_combout ;
wire \u0|master_0|fifo|Add1~0_combout ;
wire \u0|master_0|fifo|internal_out_valid~0_combout ;
wire \u0|master_0|fifo|Equal0~0_combout ;
wire \u0|master_0|fifo|internal_out_valid~1_combout ;
wire \u0|master_0|fifo|internal_out_valid~2_combout ;
wire \u0|master_0|fifo|next_empty~0_combout ;
wire \u0|master_0|fifo|empty~q ;
wire \u0|master_0|fifo|internal_out_valid~3_combout ;
wire \u0|master_0|fifo|internal_out_valid~q ;
wire \u0|master_0|fifo|out_valid~q ;
wire \u0|master_0|fifo|internal_out_ready~combout ;
wire \u0|master_0|transacto|p2m|Add2~6 ;
wire \u0|master_0|transacto|p2m|Add2~1_sumout ;
wire \u0|master_0|transacto|p2m|Selector68~0_combout ;
wire \u0|master_0|transacto|p2m|Add2~2 ;
wire \u0|master_0|transacto|p2m|Add2~13_sumout ;
wire \u0|master_0|transacto|p2m|Selector67~0_combout ;
wire \u0|master_0|transacto|p2m|Add2~14 ;
wire \u0|master_0|transacto|p2m|Add2~9_sumout ;
wire \u0|master_0|transacto|p2m|Selector66~0_combout ;
wire \u0|master_0|transacto|p2m|Add2~10 ;
wire \u0|master_0|transacto|p2m|Add2~21_sumout ;
wire \u0|master_0|transacto|p2m|Selector65~0_combout ;
wire \u0|master_0|transacto|p2m|Add2~22 ;
wire \u0|master_0|transacto|p2m|Add2~17_sumout ;
wire \u0|master_0|transacto|p2m|Selector64~0_combout ;
wire \u0|master_0|transacto|p2m|Add2~18 ;
wire \u0|master_0|transacto|p2m|Add2~29_sumout ;
wire \u0|master_0|transacto|p2m|Add2~30 ;
wire \u0|master_0|transacto|p2m|Add2~33_sumout ;
wire \u0|master_0|transacto|p2m|Add2~34 ;
wire \u0|master_0|transacto|p2m|Add2~37_sumout ;
wire \u0|master_0|transacto|p2m|Add2~38 ;
wire \u0|master_0|transacto|p2m|Add2~41_sumout ;
wire \u0|master_0|transacto|p2m|Add2~42 ;
wire \u0|master_0|transacto|p2m|Add2~45_sumout ;
wire \u0|master_0|transacto|p2m|Add2~46 ;
wire \u0|master_0|transacto|p2m|Add2~49_sumout ;
wire \u0|master_0|transacto|p2m|Add2~50 ;
wire \u0|master_0|transacto|p2m|Add2~53_sumout ;
wire \u0|master_0|transacto|p2m|Add2~54 ;
wire \u0|master_0|transacto|p2m|Add2~57_sumout ;
wire \u0|master_0|transacto|p2m|Add2~58 ;
wire \u0|master_0|transacto|p2m|Add2~25_sumout ;
wire \u0|master_0|transacto|p2m|address[16]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~26 ;
wire \u0|master_0|transacto|p2m|Add2~109_sumout ;
wire \u0|master_0|transacto|p2m|address[17]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~110 ;
wire \u0|master_0|transacto|p2m|Add2~113_sumout ;
wire \u0|master_0|transacto|p2m|address[18]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~114 ;
wire \u0|master_0|transacto|p2m|Add2~117_sumout ;
wire \u0|master_0|transacto|p2m|address[19]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~118 ;
wire \u0|master_0|transacto|p2m|Add2~61_sumout ;
wire \u0|master_0|transacto|p2m|address[20]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~62 ;
wire \u0|master_0|transacto|p2m|Add2~105_sumout ;
wire \u0|master_0|transacto|p2m|address[21]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~106 ;
wire \u0|master_0|transacto|p2m|Add2~69_sumout ;
wire \u0|master_0|transacto|p2m|address[22]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~70 ;
wire \u0|master_0|transacto|p2m|Add2~65_sumout ;
wire \u0|master_0|transacto|p2m|address[23]~feeder_combout ;
wire \u0|master_0|transacto|p2m|Add2~66 ;
wire \u0|master_0|transacto|p2m|Add2~89_sumout ;
wire \u0|master_0|transacto|p2m|Add2~90 ;
wire \u0|master_0|transacto|p2m|Add2~85_sumout ;
wire \u0|master_0|transacto|p2m|Add2~86 ;
wire \u0|master_0|transacto|p2m|Add2~81_sumout ;
wire \u0|master_0|transacto|p2m|Add2~82 ;
wire \u0|master_0|transacto|p2m|Add2~73_sumout ;
wire \u0|master_0|transacto|p2m|address[27]~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Add2~74 ;
wire \u0|master_0|transacto|p2m|Add2~77_sumout ;
wire \u0|master_0|transacto|p2m|Add2~78 ;
wire \u0|master_0|transacto|p2m|Add2~101_sumout ;
wire \u0|master_0|transacto|p2m|Add2~102 ;
wire \u0|master_0|transacto|p2m|Add2~97_sumout ;
wire \u0|mm_interconnect_0|router|WideOr0~2_combout ;
wire \u0|mm_interconnect_0|router|WideOr0~combout ;
wire \u0|led_pio|always0~2_combout ;
wire \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u0|master_0|transacto|p2m|Selector1~0_combout ;
wire \u0|master_0|transacto|p2m|state~47_combout ;
wire \u0|master_0|transacto|p2m|state~48_combout ;
wire \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ;
wire \u0|master_0|transacto|p2m|Selector39~0_combout ;
wire \u0|master_0|transacto|p2m|last_trans~q ;
wire \u0|master_0|transacto|p2m|out_startofpacket~q ;
wire \u0|master_0|transacto|p2m|Selector38~0_combout ;
wire \u0|master_0|transacto|p2m|first_trans~q ;
wire \u0|master_0|transacto|p2m|Selector72~0_combout ;
wire \u0|master_0|transacto|p2m|Selector72~1_combout ;
wire \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q ;
wire \u0|master_0|p2b|sent_sop~0_combout ;
wire \u0|master_0|p2b|sent_sop~q ;
wire \u0|master_0|p2b|in_ready~0_combout ;
wire \u0|master_0|p2b|sent_channel~0_combout ;
wire \u0|master_0|p2b|sent_channel_char~0_combout ;
wire \u0|master_0|p2b|sent_channel_char~q ;
wire \u0|master_0|p2b|sent_channel~1_combout ;
wire \u0|master_0|p2b|sent_channel~q ;
wire \u0|master_0|p2b|stored_channel[0]~0_combout ;
wire \u0|master_0|p2b|in_ready~2_combout ;
wire \u0|master_0|p2b|out_data~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder_combout ;
wire \u0|master_0|p2b|out_data~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder_combout ;
wire \u0|master_0|p2b|out_data~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder_combout ;
wire \u0|master_0|p2b|out_data~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder_combout ;
wire \u0|master_0|transacto|p2m|out_data[6]~DUPLICATE_q ;
wire \u0|master_0|p2b|out_data~8_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr~combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register~q ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ;
wire \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q ;
wire \u0|master_0|fifo|next_full~1_combout ;
wire \u0|master_0|fifo|next_full~0_combout ;
wire \u0|master_0|fifo|next_full~2_combout ;
wire \u0|master_0|fifo|next_full~3_combout ;
wire \u0|master_0|fifo|full~q ;
wire \u0|master_0|fifo|write~combout ;
wire \u0|led_pio|data_out[0]~feeder_combout ;
wire \altera_internal_jtag~TDO ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [2:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length ;
wire [7:0] \u0|master_0|p2b|out_data ;
wire [0:0] \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg ;
wire [1:0] \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [1:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [6:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg ;
wire [1:0] \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used ;
wire [5:0] \u0|mm_interconnect_0|master_0_master_limiter|last_channel ;
wire [3:0] \u0|rst_controller|r_sync_rst_chain ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a ;
wire [3:0] \u0|led_pio|data_out ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 ;
wire [1:0] \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [7:0] \u0|master_0|transacto|p2m|out_data ;
wire [2:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset ;
wire [15:0] \u0|master_0|transacto|p2m|counter ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 ;
wire [31:0] \u0|led_pio|readdata ;
wire [31:0] \u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre ;
wire [8:0] \u0|master_0|p2b|stored_channel ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter ;
wire [0:0] \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg ;
wire [0:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg ;
wire [18:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter ;
wire [4:0] \u0|rst_controller|altera_reset_synchronizer_int_chain ;
wire [7:0] \u0|master_0|b2p|out_channel ;
wire [1:0] \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [8:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control ;
wire [8:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter ;
wire [1:0] \u0|master_0|transacto|p2m|current_byte ;
wire [0:0] \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg ;
wire [31:0] \u0|ocram_16b|the_altsyncram|auto_generated|q_a ;
wire [1:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg ;
wire [10:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info ;
wire [18:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter ;
wire [31:0] \u0|master_0|transacto|p2m|writedata ;
wire [2:0] \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id ;
wire [1:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg ;
wire [2:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug ;
wire [9:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length ;
wire [3:0] \u0|master_0|transacto|p2m|unshifted_byteenable ;
wire [1:0] \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg ;
wire [23:0] \u0|master_0|transacto|p2m|read_data_buffer ;
wire [2:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length ;
wire [1:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out ;
wire [1:0] \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg ;
wire [18:0] \power_on_reset_std_sync_inst|dreg ;
wire [31:0] \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre ;
wire [31:0] \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [31:0] \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre ;
wire [2:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter ;
wire [31:0] \u0|master_0|transacto|p2m|address ;
wire [3:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter ;
wire [15:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data ;
wire [1:0] \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer ;
wire [1:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg ;
wire [5:0] \u0|master_0|fifo|wr_ptr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [5:0] \u0|master_0|fifo|rd_ptr ;
wire [3:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter ;
wire [3:0] \u0|master_0|transacto|p2m|byteenable ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [7:0] \u0|master_0|fifo|out_payload ;
wire [1:0] \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node ;
wire [6:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg ;
wire [2:0] \u0|switch_pio|read_mux_out ;
wire [7:0] \u0|master_0|transacto|p2m|command ;
wire [7:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data ;
wire [31:0] \u0|switch_pio|readdata ;
wire [1:0] \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [25:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [31:0] \u0|button_pio|readdata ;
wire [0:0] \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count ;
wire [6:0] \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg ;
wire [3:0] \u0|button_pio|read_mux_out ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;

wire [39:0] \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;

assign \u0|master_0|fifo|out_payload [0] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u0|master_0|fifo|out_payload [1] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u0|master_0|fifo|out_payload [2] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u0|master_0|fifo|out_payload [3] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u0|master_0|fifo|out_payload [4] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u0|master_0|fifo|out_payload [5] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u0|master_0|fifo|out_payload [6] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u0|master_0|fifo|out_payload [7] = \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [6] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [7] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [4] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [5] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [2] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [3] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [14] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [15] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [30] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [31] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [22] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [23] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [12] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [13] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [28] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [29] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [20] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [21] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [10] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [11] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [26] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [27] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [18] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [19] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [0] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [1] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [8] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [9] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [24] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [25] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [16] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \u0|ocram_16b|the_altsyncram|auto_generated|q_a [17] = \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \leds[0]~output (
	.i(\u0|led_pio|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
defparam \leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \leds[1]~output (
	.i(\u0|led_pio|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
defparam \leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \leds[2]~output (
	.i(\u0|led_pio|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
defparam \leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \leds[3]~output (
	.i(\u0|led_pio|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
defparam \leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555A555A555A555A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hFFFFFFFF0C000C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hFFFFFFFF7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'hF0F03030F0F0F0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N54
cyclonev_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(gnd),
	.datab(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 64'h0033F0330F33FF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(!\~GND~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h2277227722772277;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hA000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0020000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h0300030000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0000000003330333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h0005550500115511;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h3333333371330133;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000F000F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h3300330033503350;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h0000333300003333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 64'h00003030FCF03C30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 64'h0303F3F30303F3F3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h5555555500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0010000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .lut_mask = 64'h0357035703030303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h30303030C0C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h03FC03FC00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y1_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h0F1E0F1E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h8CCC0000CCCC0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h1555000055560000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'hC000C000CF0FCF0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'hFF000F00FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 64'h808F808F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .lut_mask = 64'h0537053755775577;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h3300330033003300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h440F0000FF0F0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .lut_mask = 64'h2222222222662266;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h3535353500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0505050505000500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h0A2200000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0C0C0000CCCC0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h0505373705053737;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hBBBBBBBB77777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h33CC33CCFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h2D2D2D2DFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h0F870F87FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hB0ACB0ACC000C000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0011000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h2CC02CC028282828;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .lut_mask = 64'h0055005500FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h4B884B887A807A80;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h94940808C4C48C8C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0055005500000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h00000F0F00070007;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0000000000001313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h55555555555500FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h0507050755475547;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h303000F030300000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 .lut_mask = 64'h000000000F000F00;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr .lut_mask = 64'h0000000044444444;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9 .lut_mask = 64'h0002FFFF0000FFDD;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 .lut_mask = 64'h0000000005050000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 .lut_mask = 64'h0000000077770000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 .lut_mask = 64'h0005000500000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [7] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 .lut_mask = 64'h0000000000330000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [6] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 .lut_mask = 64'h0000000003030000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 .lut_mask = 64'h0000000000330000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 .lut_mask = 64'h0000000003030000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [3] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [3] ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [3] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) ) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 .lut_mask = 64'hFFCCFFFFFFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [2]) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 .lut_mask = 64'hFFFFFFFFDDDDFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [1] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 .lut_mask = 64'h0000000002020202;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N51
cyclonev_lcell_comb \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \push_button[0]~input (
	.i(push_button[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button[0]~input_o ));
// synopsys translate_off
defparam \push_button[0]~input .bus_hold = "false";
defparam \push_button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \power_on_reset_std_sync_inst|din_s1~feeder (
// Equation(s):
// \power_on_reset_std_sync_inst|din_s1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\power_on_reset_std_sync_inst|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|din_s1~feeder .extended_lut = "off";
defparam \power_on_reset_std_sync_inst|din_s1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \power_on_reset_std_sync_inst|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N5
dffeas \power_on_reset_std_sync_inst|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\power_on_reset_std_sync_inst|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|din_s1 .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N2
dffeas \power_on_reset_std_sync_inst|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[0] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N23
dffeas \power_on_reset_std_sync_inst|dreg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[1] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N20
dffeas \power_on_reset_std_sync_inst|dreg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[2] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N41
dffeas \power_on_reset_std_sync_inst|dreg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[3] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N37
dffeas \power_on_reset_std_sync_inst|dreg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[4] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N35
dffeas \power_on_reset_std_sync_inst|dreg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[5] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N32
dffeas \power_on_reset_std_sync_inst|dreg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[6] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N53
dffeas \power_on_reset_std_sync_inst|dreg[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[7] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N50
dffeas \power_on_reset_std_sync_inst|dreg[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[8] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N47
dffeas \power_on_reset_std_sync_inst|dreg[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[9] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N44
dffeas \power_on_reset_std_sync_inst|dreg[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[10] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N16
dffeas \power_on_reset_std_sync_inst|dreg[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[11] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \power_on_reset_std_sync_inst|dreg[12]~feeder (
// Equation(s):
// \power_on_reset_std_sync_inst|dreg[12]~feeder_combout  = ( \power_on_reset_std_sync_inst|dreg [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\power_on_reset_std_sync_inst|dreg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\power_on_reset_std_sync_inst|dreg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[12]~feeder .extended_lut = "off";
defparam \power_on_reset_std_sync_inst|dreg[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \power_on_reset_std_sync_inst|dreg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N20
dffeas \power_on_reset_std_sync_inst|dreg[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\power_on_reset_std_sync_inst|dreg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[12] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N4
dffeas \power_on_reset_std_sync_inst|dreg[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[13] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N2
dffeas \power_on_reset_std_sync_inst|dreg[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[14] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N19
dffeas \power_on_reset_std_sync_inst|dreg[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[15] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \power_on_reset_std_sync_inst|dreg[16]~feeder (
// Equation(s):
// \power_on_reset_std_sync_inst|dreg[16]~feeder_combout  = \power_on_reset_std_sync_inst|dreg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\power_on_reset_std_sync_inst|dreg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\power_on_reset_std_sync_inst|dreg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[16]~feeder .extended_lut = "off";
defparam \power_on_reset_std_sync_inst|dreg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \power_on_reset_std_sync_inst|dreg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N35
dffeas \power_on_reset_std_sync_inst|dreg[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\power_on_reset_std_sync_inst|dreg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[16] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N31
dffeas \power_on_reset_std_sync_inst|dreg[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\power_on_reset_std_sync_inst|dreg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[17] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N21
cyclonev_lcell_comb \power_on_reset_std_sync_inst|dreg[18]~feeder (
// Equation(s):
// \power_on_reset_std_sync_inst|dreg[18]~feeder_combout  = ( \power_on_reset_std_sync_inst|dreg [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\power_on_reset_std_sync_inst|dreg [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\power_on_reset_std_sync_inst|dreg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[18]~feeder .extended_lut = "off";
defparam \power_on_reset_std_sync_inst|dreg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \power_on_reset_std_sync_inst|dreg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N23
dffeas \power_on_reset_std_sync_inst|dreg[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\power_on_reset_std_sync_inst|dreg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\power_on_reset_std_sync_inst|dreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \power_on_reset_std_sync_inst|dreg[18] .is_wysiwyg = "true";
defparam \power_on_reset_std_sync_inst|dreg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & (\altera_internal_jtag~TDIUTAP  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 .lut_mask = 64'h0000000003000300;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1 .lut_mask = 64'h0202020200000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 .lut_mask = 64'h0000000002000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N12
cyclonev_lcell_comb \u0|rst_controller_001|merged_reset~0 (
// Equation(s):
// \u0|rst_controller_001|merged_reset~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest~q  ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest~q  & ( (!\push_button[0]~input_o ) # (!\power_on_reset_std_sync_inst|dreg [18]) ) )

	.dataa(gnd),
	.datab(!\push_button[0]~input_o ),
	.datac(!\power_on_reset_std_sync_inst|dreg [18]),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|resetrequest~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller_001|merged_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller_001|merged_reset~0 .extended_lut = "off";
defparam \u0|rst_controller_001|merged_reset~0 .lut_mask = 64'hFCFCFFFFFCFCFFFF;
defparam \u0|rst_controller_001|merged_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N52
dffeas \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller_001|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N50
dffeas \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\u0|rst_controller_001|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N26
dffeas \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(!\u0|rst_controller_001|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 .lut_mask = 64'h0000000040000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [0] ) + ( VCC ) + ( !VCC ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~2  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [8] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 .lut_mask = 64'h0000000003000300;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [7] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 .lut_mask = 64'h0000000010101010;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [6] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 .lut_mask = 64'h0000000003000300;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N46
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [5] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 .lut_mask = 64'h0000000010101010;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 .lut_mask = 64'h0000000005000500;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [3] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 .lut_mask = 64'h0000000010101010;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [2] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2 .lut_mask = 64'h0000000011001100;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N58
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [1] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0 .lut_mask = 64'h0000000010101010;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N53
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N35
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [0] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [2] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 .lut_mask = 64'hF000F00000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N20
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 .lut_mask = 64'h2000000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 .lut_mask = 64'hA000A000A000A000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [2] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~6  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~10  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [2] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [3] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~10  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~14  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [3] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 .lut_mask = 64'h0033003300BB00BB;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~14  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~18  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~14  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~18  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~22  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~18  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [6] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~22  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~26  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [6] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [7] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29_sumout 

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y3_N59
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout  = (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [7] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [6]))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [7]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 .lut_mask = 64'h8080808080808080;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q  ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q  ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout )) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20 .lut_mask = 64'h00FF03CF00FFAAAA;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 .lut_mask = 64'h0000000005150515;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 .lut_mask = 64'h0000555505155555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  & ( 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1 .lut_mask = 64'hFFFFFFFFFFFDFFFD;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2 .lut_mask = 64'h2000200000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2_combout  ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3 .lut_mask = 64'h000400040F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 .lut_mask = 64'hFFFFFEFFFEFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N59
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 .lut_mask = 64'h0FFF0FFFF000F000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5 .lut_mask = 64'hFFFFFFFFFEFFFEFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  $ 
// (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]))) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 .lut_mask = 64'h3CF03CF0F0F0F0F0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1_combout ) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout  )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6 .lut_mask = 64'hFFFFFFFFFEFFFEFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y4_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q )) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2])) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 .lut_mask = 64'h40400000000000C0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 .lut_mask = 64'h0000000000105050;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout ))))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21 .lut_mask = 64'h5547554755FF55FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 .lut_mask = 64'hFFFFFFFFFF5FFF5F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [1] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~2  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~6  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [1] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5_sumout 

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9_sumout 

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [4] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [3] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [2] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [1] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [5] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [0]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [2]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [5]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [0]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [4]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 .lut_mask = 64'h0080000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22 .lut_mask = 64'h0000000001550155;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0 .lut_mask = 64'h000000000000FFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y4_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 .lut_mask = 64'h0505050507070707;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 .lut_mask = 64'h0000000002000200;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0] $ (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1])))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 .lut_mask = 64'h0000000000090000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 .lut_mask = 64'h0FFF0FFFF000F000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 .lut_mask = 64'h0100010000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N19
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout )) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 .lut_mask = 64'h0000000000440044;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [14]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N19
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0 .lut_mask = 64'h0000000400000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2 .lut_mask = 64'h0400000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [0]),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 .lut_mask = 64'h0500050000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [0] ) + ( VCC ) + ( 
// !VCC ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~14  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13_sumout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 .lut_mask = 64'h0000000000000010;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N7
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [3] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 .lut_mask = 64'h0800080000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE_q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 .lut_mask = 64'h00000000F000F000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout )))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout )))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 .lut_mask = 64'h0A3B0A3B083B083B;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( ((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q )))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 .lut_mask = 64'h000000FF000007FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~14  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~18  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE_q  ) + ( VCC ) 
// + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~14  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17_sumout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 .lut_mask = 64'h0000000000000100;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~18  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~22  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE_q  ) + ( VCC ) 
// + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~18  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21_sumout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 .lut_mask = 64'h0000000000000002;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~22  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~26  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE_q  ) + ( VCC ) 
// + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~22  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25_sumout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 .lut_mask = 64'h0000000000000002;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~26  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~30  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~26  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29_sumout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29_sumout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 .lut_mask = 64'h0000000100000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~30  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~2  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~30  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1_sumout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 .lut_mask = 64'h0000000000000004;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~2  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~34  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE_q  ) + ( VCC ) 
// + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~2  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33_sumout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33_sumout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 .lut_mask = 64'h0000000000000004;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~34  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~74  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE_q  ) + ( VCC ) 
// + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73_sumout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21 .lut_mask = 64'h0000000033333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  
// & ( \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4 .lut_mask = 64'hFFFFFEFCFFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [8] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~74  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~38  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [8] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~74  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout )))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 .lut_mask = 64'h000FCC0F000F220F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [9] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~38  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~10  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [9] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N58
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0] ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [1] ) + ( !VCC ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~6  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0] ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [1]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5_sumout )))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout )) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9_sumout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 .lut_mask = 64'h3355005500550355;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N7
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 .lut_mask = 64'h0000030000000300;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [2] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~6  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~38  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [2] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [3] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~38  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~34  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [3] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [4] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~34  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~30  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [4] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [5] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~30  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~26  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [5] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [6] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~26  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~22  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [6] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [7] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~22  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~2  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [7] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~10  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~70  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE_q  ) + ( VCC 
// ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1] & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37_sumout )))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout )))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37_sumout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 .lut_mask = 64'h0505272705050527;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [11] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~70  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~66  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [11] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33_sumout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout )))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout ))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33_sumout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 .lut_mask = 64'h000F000FCC0F110F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~66  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~62  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE_q  ) + ( VCC 
// ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~66  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1])) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29_sumout ))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout )))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29_sumout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 .lut_mask = 64'h000F000F000FDD0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~62  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~58  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE_q  ) + ( VCC 
// ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25_sumout )))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout )) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout )) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57_sumout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 .lut_mask = 64'h0055005533550355;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [14] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~58  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~54  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [14] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53_sumout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21_sumout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53_sumout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21_sumout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~54  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~6  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE_q  ) + ( VCC ) 
// + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~54  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5_sumout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1_sumout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5_sumout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3 .lut_mask = 64'h000F000F333F333F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE_q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [1] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter 
// [4] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [2] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [3]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [4]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 .lut_mask = 64'h8000800000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [8] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~2  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~18  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [8] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [9] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~18  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~14  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [9] ) + ( GND ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE_q  ) + ( 
// VCC ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~6  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~50  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE_q  ) + ( VCC 
// ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~6  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17_sumout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49_sumout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17_sumout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49_sumout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 .lut_mask = 64'h0303030357575757;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [17] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~50  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~46  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [17] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~50  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45_sumout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13_sumout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45_sumout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13_sumout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 .lut_mask = 64'h0505050537373737;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9_sumout  = SUM(( GND ) + ( GND ) + ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [18] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~46  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13_combout  = ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & ( ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41_sumout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9_sumout ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41_sumout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 .lut_mask = 64'h003300330F3F0F3F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [16] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [17] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [18] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [8] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter 
// [6]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [17]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [18]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [8]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [6]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 .lut_mask = 64'h8000800000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N20
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~4_combout ),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [14] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [7] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [11] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [13] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [10] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter 
// [12]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [11]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [13]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [10]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [12]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [14]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout  ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout  & ( (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0_combout ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [15])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [9]) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout  ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [9]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [15]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter [5]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 .lut_mask = 64'hFFFFFFFFFFF7FFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y1_N46
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y1_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE_q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q  
// & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter [2]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 .lut_mask = 64'h0000010000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N2
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [0]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [2]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [6]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N46
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [5]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [4]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [7] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [3] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [5] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [6] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [4])) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [5]),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [6]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [4]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [7]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 .lut_mask = 64'h000000000A000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q  & 
// (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout )))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 .lut_mask = 64'h3301330033003308;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1] & 
// (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2]) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1] & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0]) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2])))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid .lut_mask = 64'h0000FFFF0000AFF7;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [0]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N38
dffeas \u0|master_0|fifo|wr_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|wr_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[0] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N36
cyclonev_lcell_comb \u0|master_0|fifo|wr_ptr[0]~0 (
// Equation(s):
// \u0|master_0|fifo|wr_ptr[0]~0_combout  = !\u0|master_0|fifo|wr_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|wr_ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|wr_ptr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[0]~0 .extended_lut = "off";
defparam \u0|master_0|fifo|wr_ptr[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|master_0|fifo|wr_ptr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N37
dffeas \u0|master_0|fifo|wr_ptr[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|wr_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N41
dffeas \u0|master_0|fifo|wr_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[1] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \u0|master_0|fifo|Add0~4 (
// Equation(s):
// \u0|master_0|fifo|Add0~4_combout  = !\u0|master_0|fifo|wr_ptr [0] $ (!\u0|master_0|fifo|wr_ptr [1])

	.dataa(!\u0|master_0|fifo|wr_ptr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|wr_ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Add0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Add0~4 .extended_lut = "off";
defparam \u0|master_0|fifo|Add0~4 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \u0|master_0|fifo|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N40
dffeas \u0|master_0|fifo|wr_ptr[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N54
cyclonev_lcell_comb \u0|master_0|fifo|Add0~2 (
// Equation(s):
// \u0|master_0|fifo|Add0~2_combout  = !\u0|master_0|fifo|wr_ptr [2] $ (((!\u0|master_0|fifo|wr_ptr [0]) # (!\u0|master_0|fifo|wr_ptr [1])))

	.dataa(!\u0|master_0|fifo|wr_ptr [0]),
	.datab(!\u0|master_0|fifo|wr_ptr [1]),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|wr_ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Add0~2 .extended_lut = "off";
defparam \u0|master_0|fifo|Add0~2 .lut_mask = 64'h11EE11EE11EE11EE;
defparam \u0|master_0|fifo|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N56
dffeas \u0|master_0|fifo|wr_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[2] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \u0|master_0|fifo|Add0~3 (
// Equation(s):
// \u0|master_0|fifo|Add0~3_combout  = ( \u0|master_0|fifo|wr_ptr [2] & ( !\u0|master_0|fifo|wr_ptr [3] $ (((!\u0|master_0|fifo|wr_ptr [1]) # (!\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q ))) ) ) # ( !\u0|master_0|fifo|wr_ptr [2] & ( \u0|master_0|fifo|wr_ptr [3] 
// ) )

	.dataa(gnd),
	.datab(!\u0|master_0|fifo|wr_ptr [1]),
	.datac(!\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q ),
	.datad(!\u0|master_0|fifo|wr_ptr [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|wr_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Add0~3 .extended_lut = "off";
defparam \u0|master_0|fifo|Add0~3 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \u0|master_0|fifo|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \u0|master_0|fifo|wr_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|Add0~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[3] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \u0|master_0|fifo|Add0~1 (
// Equation(s):
// \u0|master_0|fifo|Add0~1_combout  = ( \u0|master_0|fifo|wr_ptr [2] & ( !\u0|master_0|fifo|wr_ptr [4] $ (((!\u0|master_0|fifo|wr_ptr [0]) # ((!\u0|master_0|fifo|wr_ptr [1]) # (!\u0|master_0|fifo|wr_ptr [3])))) ) ) # ( !\u0|master_0|fifo|wr_ptr [2] & ( 
// \u0|master_0|fifo|wr_ptr [4] ) )

	.dataa(!\u0|master_0|fifo|wr_ptr [0]),
	.datab(!\u0|master_0|fifo|wr_ptr [1]),
	.datac(!\u0|master_0|fifo|wr_ptr [3]),
	.datad(!\u0|master_0|fifo|wr_ptr [4]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|wr_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Add0~1 .extended_lut = "off";
defparam \u0|master_0|fifo|Add0~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \u0|master_0|fifo|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N59
dffeas \u0|master_0|fifo|wr_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[4] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \u0|master_0|fifo|Add0~0 (
// Equation(s):
// \u0|master_0|fifo|Add0~0_combout  = ( \u0|master_0|fifo|wr_ptr [5] & ( \u0|master_0|fifo|wr_ptr [2] & ( (!\u0|master_0|fifo|wr_ptr [0]) # ((!\u0|master_0|fifo|wr_ptr [1]) # ((!\u0|master_0|fifo|wr_ptr [3]) # (!\u0|master_0|fifo|wr_ptr [4]))) ) ) ) # ( 
// !\u0|master_0|fifo|wr_ptr [5] & ( \u0|master_0|fifo|wr_ptr [2] & ( (\u0|master_0|fifo|wr_ptr [0] & (\u0|master_0|fifo|wr_ptr [1] & (\u0|master_0|fifo|wr_ptr [3] & \u0|master_0|fifo|wr_ptr [4]))) ) ) ) # ( \u0|master_0|fifo|wr_ptr [5] & ( 
// !\u0|master_0|fifo|wr_ptr [2] ) )

	.dataa(!\u0|master_0|fifo|wr_ptr [0]),
	.datab(!\u0|master_0|fifo|wr_ptr [1]),
	.datac(!\u0|master_0|fifo|wr_ptr [3]),
	.datad(!\u0|master_0|fifo|wr_ptr [4]),
	.datae(!\u0|master_0|fifo|wr_ptr [5]),
	.dataf(!\u0|master_0|fifo|wr_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Add0~0 .extended_lut = "off";
defparam \u0|master_0|fifo|Add0~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \u0|master_0|fifo|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \u0|master_0|fifo|wr_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|fifo|write~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|wr_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|wr_ptr[5] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|wr_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \u0|master_0|fifo|rd_ptr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|mem_rd_ptr[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|rd_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|rd_ptr[0] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|rd_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \u0|master_0|fifo|mem_rd_ptr[0]~0 (
// Equation(s):
// \u0|master_0|fifo|mem_rd_ptr[0]~0_combout  = ( \u0|master_0|fifo|rd_ptr [0] & ( \u0|master_0|fifo|out_valid~q  & ( (!\u0|master_0|transacto|p2m|in_ready_0~q ) # (!\u0|master_0|fifo|internal_out_valid~q ) ) ) ) # ( !\u0|master_0|fifo|rd_ptr [0] & ( 
// \u0|master_0|fifo|out_valid~q  & ( (\u0|master_0|transacto|p2m|in_ready_0~q  & \u0|master_0|fifo|internal_out_valid~q ) ) ) ) # ( \u0|master_0|fifo|rd_ptr [0] & ( !\u0|master_0|fifo|out_valid~q  & ( !\u0|master_0|fifo|internal_out_valid~q  ) ) ) # ( 
// !\u0|master_0|fifo|rd_ptr [0] & ( !\u0|master_0|fifo|out_valid~q  & ( \u0|master_0|fifo|internal_out_valid~q  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|in_ready_0~q ),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|internal_out_valid~q ),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|rd_ptr [0]),
	.dataf(!\u0|master_0|fifo|out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|mem_rd_ptr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rd_ptr[0]~0 .extended_lut = "off";
defparam \u0|master_0|fifo|mem_rd_ptr[0]~0 .lut_mask = 64'h0F0FF0F00505FAFA;
defparam \u0|master_0|fifo|mem_rd_ptr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \u0|master_0|fifo|rd_ptr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|mem_rd_ptr[2]~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|rd_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|rd_ptr[2] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|rd_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \u0|master_0|fifo|mem_rd_ptr[2]~2 (
// Equation(s):
// \u0|master_0|fifo|mem_rd_ptr[2]~2_combout  = ( \u0|master_0|fifo|rd_ptr [2] & ( \u0|master_0|fifo|internal_out_valid~q  & ( (!\u0|master_0|fifo|rd_ptr [0]) # ((!\u0|master_0|fifo|rd_ptr [1]) # ((!\u0|master_0|transacto|p2m|in_ready_0~q  & 
// \u0|master_0|fifo|out_valid~q ))) ) ) ) # ( !\u0|master_0|fifo|rd_ptr [2] & ( \u0|master_0|fifo|internal_out_valid~q  & ( (\u0|master_0|fifo|rd_ptr [0] & (\u0|master_0|fifo|rd_ptr [1] & ((!\u0|master_0|fifo|out_valid~q ) # 
// (\u0|master_0|transacto|p2m|in_ready_0~q )))) ) ) ) # ( \u0|master_0|fifo|rd_ptr [2] & ( !\u0|master_0|fifo|internal_out_valid~q  ) )

	.dataa(!\u0|master_0|transacto|p2m|in_ready_0~q ),
	.datab(!\u0|master_0|fifo|rd_ptr [0]),
	.datac(!\u0|master_0|fifo|rd_ptr [1]),
	.datad(!\u0|master_0|fifo|out_valid~q ),
	.datae(!\u0|master_0|fifo|rd_ptr [2]),
	.dataf(!\u0|master_0|fifo|internal_out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|mem_rd_ptr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rd_ptr[2]~2 .extended_lut = "off";
defparam \u0|master_0|fifo|mem_rd_ptr[2]~2 .lut_mask = 64'h0000FFFF0301FCFE;
defparam \u0|master_0|fifo|mem_rd_ptr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \u0|master_0|fifo|rd_ptr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|mem_rd_ptr[3]~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|rd_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|rd_ptr[3] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|rd_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \u0|master_0|fifo|read~0 (
// Equation(s):
// \u0|master_0|fifo|read~0_combout  = ( \u0|master_0|transacto|p2m|in_ready_0~q  & ( \u0|master_0|fifo|internal_out_valid~q  ) ) # ( !\u0|master_0|transacto|p2m|in_ready_0~q  & ( (!\u0|master_0|fifo|out_valid~q  & \u0|master_0|fifo|internal_out_valid~q ) ) 
// )

	.dataa(!\u0|master_0|fifo|out_valid~q ),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|internal_out_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|in_ready_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|read~0 .extended_lut = "off";
defparam \u0|master_0|fifo|read~0 .lut_mask = 64'h0A0A0A0A0F0F0F0F;
defparam \u0|master_0|fifo|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \u0|master_0|fifo|mem_rd_ptr[3]~3 (
// Equation(s):
// \u0|master_0|fifo|mem_rd_ptr[3]~3_combout  = ( \u0|master_0|fifo|read~0_combout  & ( !\u0|master_0|fifo|rd_ptr [3] $ (((!\u0|master_0|fifo|rd_ptr [1]) # ((!\u0|master_0|fifo|rd_ptr [0]) # (!\u0|master_0|fifo|rd_ptr [2])))) ) ) # ( 
// !\u0|master_0|fifo|read~0_combout  & ( \u0|master_0|fifo|rd_ptr [3] ) )

	.dataa(!\u0|master_0|fifo|rd_ptr [1]),
	.datab(!\u0|master_0|fifo|rd_ptr [0]),
	.datac(!\u0|master_0|fifo|rd_ptr [2]),
	.datad(!\u0|master_0|fifo|rd_ptr [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|mem_rd_ptr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rd_ptr[3]~3 .extended_lut = "off";
defparam \u0|master_0|fifo|mem_rd_ptr[3]~3 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \u0|master_0|fifo|mem_rd_ptr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \u0|master_0|fifo|rd_ptr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|mem_rd_ptr[4]~4_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|rd_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|rd_ptr[4] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|rd_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N15
cyclonev_lcell_comb \u0|master_0|fifo|mem_rd_ptr[4]~4 (
// Equation(s):
// \u0|master_0|fifo|mem_rd_ptr[4]~4_combout  = ( \u0|master_0|fifo|rd_ptr [4] & ( \u0|master_0|fifo|read~0_combout  & ( !\u0|master_0|fifo|Add1~0_combout  ) ) ) # ( !\u0|master_0|fifo|rd_ptr [4] & ( \u0|master_0|fifo|read~0_combout  & ( 
// \u0|master_0|fifo|Add1~0_combout  ) ) ) # ( \u0|master_0|fifo|rd_ptr [4] & ( !\u0|master_0|fifo|read~0_combout  ) )

	.dataa(!\u0|master_0|fifo|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|rd_ptr [4]),
	.dataf(!\u0|master_0|fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|mem_rd_ptr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rd_ptr[4]~4 .extended_lut = "off";
defparam \u0|master_0|fifo|mem_rd_ptr[4]~4 .lut_mask = 64'h0000FFFF5555AAAA;
defparam \u0|master_0|fifo|mem_rd_ptr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \u0|master_0|fifo|rd_ptr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|mem_rd_ptr[5]~5_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|rd_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|rd_ptr[5] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|rd_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N21
cyclonev_lcell_comb \u0|master_0|fifo|mem_rd_ptr[5]~5 (
// Equation(s):
// \u0|master_0|fifo|mem_rd_ptr[5]~5_combout  = ( \u0|master_0|fifo|rd_ptr [5] & ( \u0|master_0|fifo|read~0_combout  & ( (!\u0|master_0|fifo|Add1~0_combout ) # (!\u0|master_0|fifo|rd_ptr [4]) ) ) ) # ( !\u0|master_0|fifo|rd_ptr [5] & ( 
// \u0|master_0|fifo|read~0_combout  & ( (\u0|master_0|fifo|Add1~0_combout  & \u0|master_0|fifo|rd_ptr [4]) ) ) ) # ( \u0|master_0|fifo|rd_ptr [5] & ( !\u0|master_0|fifo|read~0_combout  ) )

	.dataa(!\u0|master_0|fifo|Add1~0_combout ),
	.datab(!\u0|master_0|fifo|rd_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|rd_ptr [5]),
	.dataf(!\u0|master_0|fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|mem_rd_ptr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rd_ptr[5]~5 .extended_lut = "off";
defparam \u0|master_0|fifo|mem_rd_ptr[5]~5 .lut_mask = 64'h0000FFFF1111EEEE;
defparam \u0|master_0|fifo|mem_rd_ptr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y6_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [2]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [3]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [4]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0_combout  = !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [5] $ 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [5]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 .lut_mask = 64'h6666666666666666;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [5]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [6]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\u0|master_0|fifo|write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u0|master_0|fifo|internal_out_ready~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [7],
\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [6],\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [5],
\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [4],\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [3],
\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [2],\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [1],
\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data [0]}),
	.portaaddr({\u0|master_0|fifo|wr_ptr [5],\u0|master_0|fifo|wr_ptr [4],\u0|master_0|fifo|wr_ptr [3],\u0|master_0|fifo|wr_ptr [2],\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q ,\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\u0|master_0|fifo|mem_rd_ptr[5]~5_combout ,\u0|master_0|fifo|mem_rd_ptr[4]~4_combout ,\u0|master_0|fifo|mem_rd_ptr[3]~3_combout ,\u0|master_0|fifo|mem_rd_ptr[2]~2_combout ,\u0|master_0|fifo|mem_rd_ptr[1]~1_combout ,\u0|master_0|fifo|mem_rd_ptr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "soc_system:u0|soc_system_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u0|master_0|fifo|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N36
cyclonev_lcell_comb \u0|master_0|b2p|Equal0~0 (
// Equation(s):
// \u0|master_0|b2p|Equal0~0_combout  = ( \u0|master_0|fifo|out_payload [6] & ( \u0|master_0|fifo|out_payload [5] & ( (\u0|master_0|fifo|out_payload [3] & (\u0|master_0|fifo|out_payload [4] & !\u0|master_0|fifo|out_payload [7])) ) ) )

	.dataa(!\u0|master_0|fifo|out_payload [3]),
	.datab(!\u0|master_0|fifo|out_payload [4]),
	.datac(!\u0|master_0|fifo|out_payload [7]),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|out_payload [6]),
	.dataf(!\u0|master_0|fifo|out_payload [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|Equal0~0 .extended_lut = "off";
defparam \u0|master_0|b2p|Equal0~0 .lut_mask = 64'h0000000000001010;
defparam \u0|master_0|b2p|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \u0|master_0|b2p|always2~0 (
// Equation(s):
// \u0|master_0|b2p|always2~0_combout  = ( \u0|master_0|transacto|p2m|in_ready_0~q  & ( \u0|master_0|fifo|out_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|out_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|in_ready_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|always2~0 .extended_lut = "off";
defparam \u0|master_0|b2p|always2~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|master_0|b2p|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \u0|master_0|b2p|received_esc~0 (
// Equation(s):
// \u0|master_0|b2p|received_esc~0_combout  = ( !\u0|master_0|b2p|received_esc~q  & ( \u0|master_0|b2p|always2~0_combout  & ( (!\u0|master_0|fifo|out_payload [1] & (\u0|master_0|b2p|Equal0~0_combout  & (\u0|master_0|fifo|out_payload [0] & 
// \u0|master_0|fifo|out_payload [2]))) ) ) ) # ( \u0|master_0|b2p|received_esc~q  & ( !\u0|master_0|b2p|always2~0_combout  ) )

	.dataa(!\u0|master_0|fifo|out_payload [1]),
	.datab(!\u0|master_0|b2p|Equal0~0_combout ),
	.datac(!\u0|master_0|fifo|out_payload [0]),
	.datad(!\u0|master_0|fifo|out_payload [2]),
	.datae(!\u0|master_0|b2p|received_esc~q ),
	.dataf(!\u0|master_0|b2p|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|received_esc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|received_esc~0 .extended_lut = "off";
defparam \u0|master_0|b2p|received_esc~0 .lut_mask = 64'h0000FFFF00020000;
defparam \u0|master_0|b2p|received_esc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \u0|master_0|b2p|received_esc (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|received_esc~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|received_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|received_esc .is_wysiwyg = "true";
defparam \u0|master_0|b2p|received_esc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y6_N33
cyclonev_lcell_comb \u0|master_0|b2p|out_valid~0 (
// Equation(s):
// \u0|master_0|b2p|out_valid~0_combout  = ( !\u0|master_0|fifo|out_payload [2] & ( \u0|master_0|fifo|out_payload [1] & ( \u0|master_0|b2p|Equal0~0_combout  ) ) ) # ( \u0|master_0|fifo|out_payload [2] & ( !\u0|master_0|fifo|out_payload [1] & ( 
// \u0|master_0|b2p|Equal0~0_combout  ) ) )

	.dataa(!\u0|master_0|b2p|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|out_payload [2]),
	.dataf(!\u0|master_0|fifo|out_payload [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|out_valid~0 .extended_lut = "off";
defparam \u0|master_0|b2p|out_valid~0 .lut_mask = 64'h0000555555550000;
defparam \u0|master_0|b2p|out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \u0|master_0|b2p|received_channel~0 (
// Equation(s):
// \u0|master_0|b2p|received_channel~0_combout  = ( \u0|master_0|b2p|received_channel~q  & ( \u0|master_0|fifo|out_payload [0] & ( (\u0|master_0|b2p|Equal0~0_combout  & (!\u0|master_0|b2p|received_esc~q  & (!\u0|master_0|fifo|out_payload [2] $ 
// (!\u0|master_0|fifo|out_payload [1])))) ) ) ) # ( \u0|master_0|b2p|received_channel~q  & ( !\u0|master_0|fifo|out_payload [0] & ( (\u0|master_0|b2p|Equal0~0_combout  & (!\u0|master_0|b2p|received_esc~q  & (!\u0|master_0|fifo|out_payload [2] $ 
// (!\u0|master_0|fifo|out_payload [1])))) ) ) ) # ( !\u0|master_0|b2p|received_channel~q  & ( !\u0|master_0|fifo|out_payload [0] & ( (\u0|master_0|fifo|out_payload [2] & (\u0|master_0|b2p|Equal0~0_combout  & (!\u0|master_0|fifo|out_payload [1] & 
// !\u0|master_0|b2p|received_esc~q ))) ) ) )

	.dataa(!\u0|master_0|fifo|out_payload [2]),
	.datab(!\u0|master_0|b2p|Equal0~0_combout ),
	.datac(!\u0|master_0|fifo|out_payload [1]),
	.datad(!\u0|master_0|b2p|received_esc~q ),
	.datae(!\u0|master_0|b2p|received_channel~q ),
	.dataf(!\u0|master_0|fifo|out_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|received_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|received_channel~0 .extended_lut = "off";
defparam \u0|master_0|b2p|received_channel~0 .lut_mask = 64'h1000120000001200;
defparam \u0|master_0|b2p|received_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \u0|master_0|b2p|received_channel (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|received_channel~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|b2p|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|received_channel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|received_channel .is_wysiwyg = "true";
defparam \u0|master_0|b2p|received_channel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \u0|master_0|b2p|out_channel[7]~0 (
// Equation(s):
// \u0|master_0|b2p|out_channel[7]~0_combout  = ( \u0|master_0|b2p|received_channel~q  & ( (\u0|master_0|b2p|always2~0_combout  & ((!\u0|master_0|b2p|out_valid~0_combout ) # (\u0|master_0|b2p|received_esc~q ))) ) )

	.dataa(!\u0|master_0|b2p|received_esc~q ),
	.datab(gnd),
	.datac(!\u0|master_0|b2p|always2~0_combout ),
	.datad(!\u0|master_0|b2p|out_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|received_channel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[7]~0 .extended_lut = "off";
defparam \u0|master_0|b2p|out_channel[7]~0 .lut_mask = 64'h000000000F050F05;
defparam \u0|master_0|b2p|out_channel[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N53
dffeas \u0|master_0|b2p|out_channel[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[4] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N49
dffeas \u0|master_0|b2p|out_channel[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[1] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \u0|master_0|b2p|out_channel[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[2] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \u0|master_0|b2p|out_channel[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[3] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N35
dffeas \u0|master_0|b2p|out_channel[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[6] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \u0|master_0|b2p|out_data[5]~0 (
// Equation(s):
// \u0|master_0|b2p|out_data[5]~0_combout  = ( \u0|master_0|b2p|received_esc~q  & ( !\u0|master_0|fifo|out_payload [5] ) ) # ( !\u0|master_0|b2p|received_esc~q  & ( \u0|master_0|fifo|out_payload [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|out_payload [5]),
	.datad(gnd),
	.datae(!\u0|master_0|b2p|received_esc~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|out_data[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|out_data[5]~0 .extended_lut = "off";
defparam \u0|master_0|b2p|out_data[5]~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u0|master_0|b2p|out_data[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \u0|master_0|b2p|out_channel[5]~feeder (
// Equation(s):
// \u0|master_0|b2p|out_channel[5]~feeder_combout  = ( \u0|master_0|b2p|out_data[5]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|out_data[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|out_channel[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[5]~feeder .extended_lut = "off";
defparam \u0|master_0|b2p|out_channel[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|b2p|out_channel[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \u0|master_0|b2p|out_channel[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|out_channel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[5] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N50
dffeas \u0|master_0|b2p|out_channel[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[7] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \u0|master_0|b2p|out_channel[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|b2p|out_channel[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_channel[0] .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|enable~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|enable~0_combout  = ( !\u0|master_0|b2p|out_channel [7] & ( !\u0|master_0|b2p|out_channel [0] & ( (!\u0|master_0|b2p|out_channel [6] & !\u0|master_0|b2p|out_channel [5]) ) ) )

	.dataa(!\u0|master_0|b2p|out_channel [6]),
	.datab(gnd),
	.datac(!\u0|master_0|b2p|out_channel [5]),
	.datad(gnd),
	.datae(!\u0|master_0|b2p|out_channel [7]),
	.dataf(!\u0|master_0|b2p|out_channel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|enable~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|enable~0 .lut_mask = 64'hA0A0000000000000;
defparam \u0|master_0|transacto|p2m|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|enable~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|enable~1_combout  = ( !\u0|master_0|b2p|out_channel [3] & ( \u0|master_0|transacto|p2m|enable~0_combout  & ( (!\u0|master_0|b2p|out_channel [4] & (!\u0|master_0|b2p|out_channel [1] & !\u0|master_0|b2p|out_channel [2])) ) ) )

	.dataa(!\u0|master_0|b2p|out_channel [4]),
	.datab(!\u0|master_0|b2p|out_channel [1]),
	.datac(!\u0|master_0|b2p|out_channel [2]),
	.datad(gnd),
	.datae(!\u0|master_0|b2p|out_channel [3]),
	.dataf(!\u0|master_0|transacto|p2m|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|enable~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|enable~1 .lut_mask = 64'h0000000080800000;
defparam \u0|master_0|transacto|p2m|enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|enable (
// Equation(s):
// \u0|master_0|transacto|p2m|enable~combout  = ( !\u0|master_0|b2p|received_channel~q  & ( (\u0|master_0|transacto|p2m|enable~1_combout  & (\u0|master_0|b2p|always2~0_combout  & ((!\u0|master_0|b2p|out_valid~0_combout ) # (\u0|master_0|b2p|received_esc~q 
// )))) ) )

	.dataa(!\u0|master_0|b2p|received_esc~q ),
	.datab(!\u0|master_0|b2p|out_valid~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|enable~1_combout ),
	.datad(!\u0|master_0|b2p|always2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|received_channel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|enable .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|enable .lut_mask = 64'h000D000D00000000;
defparam \u0|master_0|transacto|p2m|enable .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \u0|master_0|b2p|Equal1~0 (
// Equation(s):
// \u0|master_0|b2p|Equal1~0_combout  = ( \u0|master_0|fifo|out_payload [0] & ( (\u0|master_0|fifo|out_payload [1] & (\u0|master_0|b2p|Equal0~0_combout  & !\u0|master_0|fifo|out_payload [2])) ) )

	.dataa(!\u0|master_0|fifo|out_payload [1]),
	.datab(gnd),
	.datac(!\u0|master_0|b2p|Equal0~0_combout ),
	.datad(!\u0|master_0|fifo|out_payload [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|Equal1~0 .extended_lut = "off";
defparam \u0|master_0|b2p|Equal1~0 .lut_mask = 64'h0000000005000500;
defparam \u0|master_0|b2p|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \u0|master_0|b2p|out_endofpacket (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|out_endofpacket~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|b2p|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_endofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_endofpacket .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_endofpacket .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N27
cyclonev_lcell_comb \u0|master_0|b2p|always0~0 (
// Equation(s):
// \u0|master_0|b2p|always0~0_combout  = ( !\u0|master_0|b2p|received_channel~q  & ( (\u0|master_0|b2p|always2~0_combout  & ((!\u0|master_0|b2p|out_valid~0_combout ) # (\u0|master_0|b2p|received_esc~q ))) ) )

	.dataa(!\u0|master_0|b2p|received_esc~q ),
	.datab(!\u0|master_0|b2p|out_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|master_0|b2p|always2~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|received_channel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|always0~0 .extended_lut = "off";
defparam \u0|master_0|b2p|always0~0 .lut_mask = 64'h00DD00DD00000000;
defparam \u0|master_0|b2p|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N15
cyclonev_lcell_comb \u0|master_0|b2p|out_endofpacket~0 (
// Equation(s):
// \u0|master_0|b2p|out_endofpacket~0_combout  = ( !\u0|master_0|b2p|always0~0_combout  & ( ((!\u0|master_0|b2p|received_esc~q  & \u0|master_0|b2p|Equal1~0_combout )) # (\u0|master_0|b2p|out_endofpacket~q ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|b2p|received_esc~q ),
	.datac(!\u0|master_0|b2p|Equal1~0_combout ),
	.datad(!\u0|master_0|b2p|out_endofpacket~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|out_endofpacket~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|out_endofpacket~0 .extended_lut = "off";
defparam \u0|master_0|b2p|out_endofpacket~0 .lut_mask = 64'h0CFF0CFF00000000;
defparam \u0|master_0|b2p|out_endofpacket~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N16
dffeas \u0|master_0|b2p|out_endofpacket~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|out_endofpacket~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|b2p|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_endofpacket~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_endofpacket~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_endofpacket~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \u0|master_0|b2p|Equal0~1 (
// Equation(s):
// \u0|master_0|b2p|Equal0~1_combout  = ( \u0|master_0|b2p|Equal0~0_combout  & ( (!\u0|master_0|fifo|out_payload [0] & (\u0|master_0|fifo|out_payload [1] & !\u0|master_0|fifo|out_payload [2])) ) )

	.dataa(!\u0|master_0|fifo|out_payload [0]),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|out_payload [1]),
	.datad(!\u0|master_0|fifo|out_payload [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|Equal0~1 .extended_lut = "off";
defparam \u0|master_0|b2p|Equal0~1 .lut_mask = 64'h000000000A000A00;
defparam \u0|master_0|b2p|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N41
dffeas \u0|master_0|b2p|out_startofpacket (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|out_startofpacket~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|b2p|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_startofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_startofpacket .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_startofpacket .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \u0|master_0|b2p|out_startofpacket~0 (
// Equation(s):
// \u0|master_0|b2p|out_startofpacket~0_combout  = ( !\u0|master_0|b2p|always0~0_combout  & ( ((!\u0|master_0|b2p|received_esc~q  & \u0|master_0|b2p|Equal0~1_combout )) # (\u0|master_0|b2p|out_startofpacket~q ) ) )

	.dataa(!\u0|master_0|b2p|received_esc~q ),
	.datab(gnd),
	.datac(!\u0|master_0|b2p|Equal0~1_combout ),
	.datad(!\u0|master_0|b2p|out_startofpacket~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|b2p|out_startofpacket~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|b2p|out_startofpacket~0 .extended_lut = "off";
defparam \u0|master_0|b2p|out_startofpacket~0 .lut_mask = 64'h0AFF0AFF00000000;
defparam \u0|master_0|b2p|out_startofpacket~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N40
dffeas \u0|master_0|b2p|out_startofpacket~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|b2p|out_startofpacket~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|b2p|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|b2p|out_startofpacket~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|b2p|out_startofpacket~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|b2p|out_startofpacket~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N44
dffeas \u0|master_0|transacto|p2m|state.GET_ADDR4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~50_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_ADDR4 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_ADDR4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|always1~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|always1~0_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( \u0|master_0|b2p|out_startofpacket~DUPLICATE_q  ) )

	.dataa(!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|enable~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|always1~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|always1~0 .lut_mask = 64'h0000000055555555;
defparam \u0|master_0|transacto|p2m|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N59
dffeas \u0|master_0|transacto|p2m|state.GET_WRITE_DATA (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~48_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_WRITE_DATA .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N49
dffeas \u0|master_0|transacto|p2m|command[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N56
dffeas \u0|master_0|transacto|p2m|command[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N38
dffeas \u0|master_0|transacto|p2m|command[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[5] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N32
dffeas \u0|master_0|transacto|p2m|command[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[6] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \u0|master_0|transacto|p2m|command[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[7] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \u0|master_0|transacto|p2m|command[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Equal2~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Equal2~0_combout  = ( !\u0|master_0|transacto|p2m|command [7] & ( !\u0|master_0|transacto|p2m|command [0] & ( (!\u0|master_0|transacto|p2m|command [3] & (!\u0|master_0|transacto|p2m|command [1] & 
// (!\u0|master_0|transacto|p2m|command [5] & !\u0|master_0|transacto|p2m|command [6]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|command [3]),
	.datab(!\u0|master_0|transacto|p2m|command [1]),
	.datac(!\u0|master_0|transacto|p2m|command [5]),
	.datad(!\u0|master_0|transacto|p2m|command [6]),
	.datae(!\u0|master_0|transacto|p2m|command [7]),
	.dataf(!\u0|master_0|transacto|p2m|command [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Equal2~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|transacto|p2m|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector71~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector71~0_combout  = ( \u0|master_0|transacto|p2m|current_byte [0] & ( \u0|master_0|transacto|p2m|Equal2~0_combout  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & \u0|master_0|fifo|out_payload [0])) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [0] & ( \u0|master_0|transacto|p2m|Equal2~0_combout  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// ((!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) # (\u0|master_0|fifo|out_payload [0]))) ) ) ) # ( \u0|master_0|transacto|p2m|current_byte [0] & ( !\u0|master_0|transacto|p2m|Equal2~0_combout  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q 
//  & (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|enable~combout  & \u0|master_0|fifo|out_payload [0]))) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [0] & ( !\u0|master_0|transacto|p2m|Equal2~0_combout  & ( 
// (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) # ((!\u0|master_0|transacto|p2m|enable~combout  & \u0|master_0|fifo|out_payload [0])))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|enable~combout ),
	.datad(!\u0|master_0|fifo|out_payload [0]),
	.datae(!\u0|master_0|transacto|p2m|current_byte [0]),
	.dataf(!\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector71~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector71~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector71~0 .lut_mask = 64'h88A8002088AA0022;
defparam \u0|master_0|transacto|p2m|Selector71~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \u0|master_0|transacto|p2m|address[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~29_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~0_combout  = ( !\u0|master_0|transacto|p2m|address [7] & ( \u0|master_0|transacto|p2m|address [16] & ( (!\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|address [10] & 
// (!\u0|master_0|transacto|p2m|address [9] & !\u0|master_0|transacto|p2m|address [6]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|address [10]),
	.datac(!\u0|master_0|transacto|p2m|address [9]),
	.datad(!\u0|master_0|transacto|p2m|address [6]),
	.datae(!\u0|master_0|transacto|p2m|address [7]),
	.dataf(!\u0|master_0|transacto|p2m|address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal2~0 .lut_mask = 64'h0000000080000000;
defparam \u0|mm_interconnect_0|router|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~2_combout  = ( \u0|mm_interconnect_0|router|Equal2~0_combout  & ( (!\u0|master_0|transacto|p2m|address [5] & (\u0|master_0|transacto|p2m|read~q  & (!\u0|master_0|transacto|p2m|address [4] & 
// \u0|mm_interconnect_0|router|Equal2~1_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [5]),
	.datab(!\u0|master_0|transacto|p2m|read~q ),
	.datac(!\u0|master_0|transacto|p2m|address [4]),
	.datad(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|always1~2 .lut_mask = 64'h0000000000200020;
defparam \u0|mm_interconnect_0|router|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_data[92]~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[92]~0_combout  = ( \u0|mm_interconnect_0|router|always1~2_combout  & ( \u0|mm_interconnect_0|router|WideOr0~combout  ) ) # ( !\u0|mm_interconnect_0|router|always1~2_combout  & ( 
// (\u0|mm_interconnect_0|router|WideOr0~combout  & \u0|mm_interconnect_0|router|always1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[92]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_data[92]~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \u0|mm_interconnect_0|router|src_data[92]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N44
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller_001|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N27
cyclonev_lcell_comb \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N28
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller_001|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N47
dffeas \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(!\u0|rst_controller_001|merged_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N38
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N41
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = \u0|rst_controller|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(!\u0|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N32
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N34
dffeas \u0|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \u0|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~1_combout  = ( \u0|rst_controller|r_sync_rst_chain [3] & ( \u0|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \u0|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000000033333333;
defparam \u0|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N7
dffeas \u0|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N9
cyclonev_lcell_comb \u0|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u0|rst_controller|r_sync_rst_chain~0_combout  = ( \u0|rst_controller|r_sync_rst_chain [2] & ( \u0|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \u0|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N10
dffeas \u0|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N33
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = ( \u0|rst_controller|altera_reset_synchronizer_int_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N34
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\u0|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \u0|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u0|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \u0|rst_controller|WideOr0~0 (
// Equation(s):
// \u0|rst_controller|WideOr0~0_combout  = ( \u0|rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\u0|rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\u0|rst_controller|r_sync_rst_chain [1] & \u0|rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(!\u0|rst_controller|r_sync_rst_chain [1]),
	.datac(gnd),
	.datad(!\u0|rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\u0|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \u0|rst_controller|WideOr0~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \u0|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N38
dffeas \u0|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector81~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector81~1_combout  = ( \u0|master_0|transacto|p2m|Selector81~0_combout  & ( (!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ) # (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Selector81~0_combout  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|write~q ))) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// (!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datac(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector81~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector81~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector81~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector81~1 .lut_mask = 64'h0CFC0CFCFCFCFCFC;
defparam \u0|master_0|transacto|p2m|Selector81~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N49
dffeas \u0|master_0|transacto|p2m|write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector81~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|write .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|write~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[5]~6 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[5]~6_combout  = ( \u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|mm_interconnect_0|router|always1~2_combout  & !\u0|mm_interconnect_0|router|always1~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|router|always1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[5]~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[5]~6 .lut_mask = 64'h0000000055005500;
defparam \u0|mm_interconnect_0|router|src_channel[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_channel[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_channel[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_channel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[5] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  = ( !\u0|mm_interconnect_0|master_0_master_limiter|last_channel [5] & ( \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  & 
// (!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ((!\u0|master_0|transacto|p2m|write~q ) # (\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1 .lut_mask = 64'h00000000B000B000;
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  & 
// ((!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ((\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]))) # (\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & 
// (\u0|master_0|transacto|p2m|write~q  & !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000010C010C0;
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1] & 
// (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  & (!\u0|master_0|transacto|p2m|write~q  $ (!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000040804080;
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N46
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h2222222233333333;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// ((!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  & (!\u0|master_0|transacto|p2m|write~q  & !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]))) # 
// (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ) ) ) ) # ( !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// ((!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  & (\u0|master_0|transacto|p2m|write~q  & !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]))) # 
// (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ) ) ) ) # ( \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( !\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) ) # ( !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( !\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.datae(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h555555555D55D555;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( !\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout  & ( (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0] & 
// !\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h3030303000000000;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \u0|mm_interconnect_0|router|always1~2_combout  & ( (\u0|mm_interconnect_0|router|WideOr0~combout  & (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & 
// (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout  & !\u0|mm_interconnect_0|router|always1~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0000000001000100;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1] & !\u0|master_0|transacto|p2m|write~q ))) # 
// (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1] & \u0|master_0|transacto|p2m|write~q ))) # 
// (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( !\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  & !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1])) # (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0] & ( !\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h0F0F4F4F0F4F4F0F;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N50
dffeas \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  = ( !\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|router|WideOr0~combout  & (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & 
// (\u0|mm_interconnect_0|router|always1~2_combout  & !\u0|mm_interconnect_0|router|always1~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|router|always1~2_combout ),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0 .lut_mask = 64'h0100010000000000;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( !\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1] & ( (\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout  & (!\u0|master_0|transacto|p2m|write~q  $ 
// (!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|write~q ),
	.datac(!\u0|mm_interconnect_0|switch_pio_s1_agent|m0_write~0_combout ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h030C030C00000000;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N44
dffeas \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[4]~0_combout  = ( \u0|master_0|transacto|p2m|read~q  & ( (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|router|Equal2~0_combout  & (!\u0|master_0|transacto|p2m|address [5] & 
// \u0|master_0|transacto|p2m|address [4]))) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|address [5]),
	.datad(!\u0|master_0|transacto|p2m|address [4]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[4]~0 .lut_mask = 64'h0000000000100010;
defparam \u0|mm_interconnect_0|router|src_channel[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[4]~5 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[4]~5_combout  = (\u0|mm_interconnect_0|router|src_channel[4]~0_combout  & (\u0|mm_interconnect_0|router|WideOr0~combout  & !\u0|mm_interconnect_0|router|always1~1_combout ))

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|router|src_channel[4]~0_combout ),
	.datac(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[4]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[4]~5 .lut_mask = 64'h0300030003000300;
defparam \u0|mm_interconnect_0|router|src_channel[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N38
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_channel[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_channel[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[4] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout  & ( !\u0|mm_interconnect_0|master_0_master_limiter|last_channel [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [4]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & ( (\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & 
// (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout  & !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0])) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & ( 
// (\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & (!\u0|master_0|transacto|p2m|write~q  & (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout  & !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter 
// [0]))) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|write~q ),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1 .lut_mask = 64'h4000400050005000;
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N53
dffeas \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & 
// (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout  & (!\u0|master_0|transacto|p2m|write~q  $ (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.datab(!\u0|master_0|transacto|p2m|write~q ),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000028002800;
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N8
dffeas \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N26
dffeas \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0] & !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h4444444455555555;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N52
dffeas \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout  = ( \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// ((!\u0|master_0|transacto|p2m|write~q  & (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & !\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ))) # 
// (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ) ) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|master_0|transacto|p2m|write~q  & (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & !\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ))) # 
// (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ) ) ) ) # ( \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.datab(!\u0|master_0|transacto|p2m|write~q ),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ),
	.datae(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 64'h555555557555D555;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( !\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout  & ( (!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( (\u0|mm_interconnect_0|router|WideOr0~combout  & (!\u0|mm_interconnect_0|router|always1~1_combout  & 
// (\u0|mm_interconnect_0|router|src_channel[4]~0_combout  & \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datac(!\u0|mm_interconnect_0|router|src_channel[4]~0_combout ),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0000000000040004;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000FFF0FFF0;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout  = ( \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & !\u0|master_0|transacto|p2m|write~q ))) # 
// (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  & (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & \u0|master_0|transacto|p2m|write~q ))) # 
// (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  & !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1])) # (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datab(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 64'h3333737333737333;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N14
dffeas \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107]~q  ) ) # ( 
// !\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[1][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout  = ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q  & ( \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( 
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q  & ( \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( 
// \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout  ) ) ) # ( \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q  & ( !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]) # (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q  & ( 
// !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout  & !\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 64'h0F000FFF0F0F0F0F;
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~2_combout  = ( \u0|mm_interconnect_0|router|Equal2~0_combout  & ( (!\u0|master_0|transacto|p2m|address [4] & (\u0|master_0|transacto|p2m|address [5] & \u0|mm_interconnect_0|router|Equal2~1_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [4]),
	.datac(!\u0|master_0|transacto|p2m|address [5]),
	.datad(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal2~2 .lut_mask = 64'h00000000000C000C;
defparam \u0|mm_interconnect_0|router|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[3]~3 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[3]~3_combout  = ( !\u0|mm_interconnect_0|router|always1~1_combout  & ( \u0|mm_interconnect_0|router|WideOr0~combout  & ( \u0|mm_interconnect_0|router|Equal2~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[3]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[3]~3 .lut_mask = 64'h000000000F0F0000;
defparam \u0|mm_interconnect_0|router|src_channel[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N41
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_channel[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_channel[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|write~q  & 
// ((!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [3]) # (!\u0|master_0|transacto|p2m|read~q ))) ) ) # ( !\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|read~q  & 
// !\u0|master_0|transacto|p2m|write~q ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [3]),
	.datab(!\u0|master_0|transacto|p2m|read~q ),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'hC0C0C0C0E0E0E0E0;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( (\u0|master_0|transacto|p2m|write~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|led_pio|always0~2_combout  & !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|led_pio|always0~2_combout  & \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter 
// [1])) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(!\u0|led_pio|always0~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000C000C04000400;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N28
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & 
// (\u0|led_pio|always0~2_combout  & !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0])) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( (!\u0|master_0|transacto|p2m|write~q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout  & (\u0|led_pio|always0~2_combout  & !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(!\u0|led_pio|always0~2_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .lut_mask = 64'h080008000C000C00;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|last_channel [3] & ( \u0|master_0|transacto|p2m|read~q  ) ) # ( !\u0|mm_interconnect_0|master_0_master_limiter|last_channel [3] 
// & ( (\u0|master_0|transacto|p2m|read~q  & !\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|read~q ),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout  = ( \u0|master_0|transacto|p2m|write~q  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & (\u0|led_pio|always0~2_combout  & \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout )) ) ) ) # ( !\u0|master_0|transacto|p2m|write~q  & ( 
// !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & (\u0|led_pio|always0~2_combout  & 
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|led_pio|always0~2_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|write~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0101020200000000;
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N35
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N29
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout  = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( 
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( 
// ((\u0|led_pio|always0~2_combout  & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] $ (!\u0|master_0|transacto|p2m|write~q )))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datab(!\u0|led_pio|always0~2_combout ),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h00FF12FF00FF00FF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N49
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (\u0|mm_interconnect_0|router|Equal2~2_combout  & (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|router|always1~1_combout  & \u0|mm_interconnect_0|router|WideOr0~combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000001000000000;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]) # 
// (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00000000EEEEEEEE;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \u0|led_pio|always0~0 (
// Equation(s):
// \u0|led_pio|always0~0_combout  = ( \u0|master_0|transacto|p2m|write~q  & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|router|Equal2~2_combout  & (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  
// & (\u0|mm_interconnect_0|router|WideOr0~combout  & !\u0|mm_interconnect_0|router|always1~1_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(!\u0|master_0|transacto|p2m|write~q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~0 .extended_lut = "off";
defparam \u0|led_pio|always0~0 .lut_mask = 64'h0000010000000000;
defparam \u0|led_pio|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout  = ( \u0|led_pio|always0~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) 
// ) ) # ( !\u0|led_pio|always0~0_combout  & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( ((!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout  & \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( 
// \u0|led_pio|always0~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( ((!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout  & \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ))) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( 
// !\u0|led_pio|always0~0_combout  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\u0|led_pio|always0~0_combout ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h0F0F0F2F0F2F0F0F;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N20
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N2
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout  = (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]) # (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][107]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N50
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout  = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q ))) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 64'h0F0F0F0F05AF05AF;
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N58
dffeas \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N34
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout  = ( \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q  & 
// \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q ) ) ) # ( !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q  & \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1 .lut_mask = 64'h0033003355775577;
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~0_combout  = ( \u0|master_0|transacto|p2m|read~q  & ( \u0|master_0|transacto|p2m|address [4] ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|always1~0 .lut_mask = 64'h0000000033333333;
defparam \u0|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[0]~2_combout  = ( !\u0|master_0|transacto|p2m|address [3] & ( \u0|mm_interconnect_0|router|Equal2~0_combout  & ( (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|router|always1~0_combout  & 
// (\u0|master_0|transacto|p2m|address [5] & \u0|mm_interconnect_0|router|WideOr0~combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u0|mm_interconnect_0|router|always1~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|address [5]),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datae(!\u0|master_0|transacto|p2m|address [3]),
	.dataf(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[0]~2 .lut_mask = 64'h0000000000010000;
defparam \u0|mm_interconnect_0|router|src_channel[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N49
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_channel[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout  & ( !\u0|mm_interconnect_0|master_0_master_limiter|last_channel [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N35
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N50
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h00F000F000FF00FF;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  
// & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( ((!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout  & (!\u0|master_0|transacto|p2m|write~q  $ 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0])))) # (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  
// ) ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datae(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 64'h0F0F0F0F4F8F0F0F;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N49
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ( (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used 
// [1] & !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]) ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|router|always1~1_combout  & (\u0|mm_interconnect_0|router|WideOr0~combout  & (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// !\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datab(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ),
	.datae(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h0000000000001000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  
// & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  & (!\u0|master_0|transacto|p2m|write~q  $ 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0])))) # (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) ) # ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  
// ) ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0])) # 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datae(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'h333F3333373B3333;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N26
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  = ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|router|always1~1_combout  & 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|router|WideOr0~combout )) ) )

	.dataa(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 .lut_mask = 64'h0005000500000000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout  & 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] & ((!\u0|master_0|transacto|p2m|write~q ) # (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 .lut_mask = 64'h00000000C400C400;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N32
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout  & 
// ((!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]))) # 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] & (\u0|master_0|transacto|p2m|write~q  & !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|master_0|transacto|p2m|write~q ),
	.datab(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 .lut_mask = 64'h0000000010C010C0;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & (!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout  & (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0] $ 
// (!\u0|master_0|transacto|p2m|write~q )))) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[0]~2_combout ),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [0]),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000008800880;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N34
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~5 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~5_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [0] ) + ( VCC ) + ( !VCC ))
// \u0|master_0|transacto|p2m|Add3~6  = CARRY(( \u0|master_0|transacto|p2m|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~5_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~5 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \u0|master_0|transacto|p2m|command[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[4] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~5 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~5_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [0] ) + ( VCC ) + ( !VCC ))
// \u0|master_0|transacto|p2m|Add0~6  = CARRY(( \u0|master_0|transacto|p2m|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~5_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~5 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|transacto|p2m|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector37~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector37~0_combout  = ( \u0|master_0|transacto|p2m|command [4] & ( \u0|master_0|transacto|p2m|Add0~5_sumout  & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) # (\u0|master_0|fifo|out_payload [0]) ) ) ) # ( 
// !\u0|master_0|transacto|p2m|command [4] & ( \u0|master_0|transacto|p2m|Add0~5_sumout  & ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  ) ) ) # ( \u0|master_0|transacto|p2m|command [4] & ( !\u0|master_0|transacto|p2m|Add0~5_sumout  & ( 
// (\u0|master_0|fifo|out_payload [0] & !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|fifo|out_payload [0]),
	.datac(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|command [4]),
	.dataf(!\u0|master_0|transacto|p2m|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector37~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector37~0 .lut_mask = 64'h000030300F0F3F3F;
defparam \u0|master_0|transacto|p2m|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|counter[3]~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|counter[3]~0_combout  = ( \u0|master_0|p2b|in_ready~combout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) # 
// (\u0|master_0|transacto|p2m|state.GET_SIZE2~q )))) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|enable~combout )) ) ) # ( !\u0|master_0|p2b|in_ready~combout  & ( 
// (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|state.GET_SIZE2~q ))) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// (\u0|master_0|transacto|p2m|enable~combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|enable~combout ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_SIZE2~q ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[3]~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|counter[3]~0 .lut_mask = 64'h1B001B001BBB1BBB;
defparam \u0|master_0|transacto|p2m|counter[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \u0|master_0|transacto|p2m|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~5_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector37~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~1_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [1] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~6  ))
// \u0|master_0|transacto|p2m|Add3~2  = CARRY(( \u0|master_0|transacto|p2m|counter [1] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~1_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~1_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [1] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~6  ))
// \u0|master_0|transacto|p2m|Add0~2  = CARRY(( \u0|master_0|transacto|p2m|counter [1] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~1_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector36~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector36~0_combout  = ( \u0|master_0|fifo|out_payload [1] & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4])) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|Add0~1_sumout ))) ) ) # ( !\u0|master_0|fifo|out_payload [1] & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// \u0|master_0|transacto|p2m|Add0~1_sumout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|transacto|p2m|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector36~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector36~0 .lut_mask = 64'h0505050527272727;
defparam \u0|master_0|transacto|p2m|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N4
dffeas \u0|master_0|transacto|p2m|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~1_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector36~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~13 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~13_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [2] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~2  ))
// \u0|master_0|transacto|p2m|Add3~14  = CARRY(( \u0|master_0|transacto|p2m|counter [2] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~13_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~13 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~13 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~13_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [2] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~2  ))
// \u0|master_0|transacto|p2m|Add0~14  = CARRY(( \u0|master_0|transacto|p2m|counter [2] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~13_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~13 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector35~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector35~0_combout  = (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & ((\u0|master_0|fifo|out_payload [2])))) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|Add0~13_sumout ))))

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|transacto|p2m|Add0~13_sumout ),
	.datad(!\u0|master_0|fifo|out_payload [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector35~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector35~0 .lut_mask = 64'h0527052705270527;
defparam \u0|master_0|transacto|p2m|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \u0|master_0|transacto|p2m|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~13_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector35~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~9 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~9_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [3] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~14  ))
// \u0|master_0|transacto|p2m|Add3~10  = CARRY(( \u0|master_0|transacto|p2m|counter [3] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~9_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~9 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N10
dffeas \u0|master_0|transacto|p2m|counter[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~9_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector34~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~9 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~9_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[3]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~14  ))
// \u0|master_0|transacto|p2m|Add0~10  = CARRY(( \u0|master_0|transacto|p2m|counter[3]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~9_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~9 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector34~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector34~0_combout  = ( \u0|master_0|fifo|out_payload [3] & ( \u0|master_0|transacto|p2m|Add0~9_sumout  & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) # (\u0|master_0|transacto|p2m|command [4]) ) ) ) # ( 
// !\u0|master_0|fifo|out_payload [3] & ( \u0|master_0|transacto|p2m|Add0~9_sumout  & ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  ) ) ) # ( \u0|master_0|fifo|out_payload [3] & ( !\u0|master_0|transacto|p2m|Add0~9_sumout  & ( 
// (\u0|master_0|transacto|p2m|command [4] & !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|command [4]),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|out_payload [3]),
	.dataf(!\u0|master_0|transacto|p2m|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector34~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector34~0 .lut_mask = 64'h000050500F0F5F5F;
defparam \u0|master_0|transacto|p2m|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \u0|master_0|transacto|p2m|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~9_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector34~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~61 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~61_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [4] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~10  ))
// \u0|master_0|transacto|p2m|Add3~62  = CARRY(( \u0|master_0|transacto|p2m|counter [4] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~10  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~61_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~61 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~61 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|transacto|p2m|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \u0|master_0|transacto|p2m|counter[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~61_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector33~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~61 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~61_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~10  ))
// \u0|master_0|transacto|p2m|Add0~62  = CARRY(( \u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~61_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~61 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector33~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector33~0_combout  = (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & ((\u0|master_0|fifo|out_payload [4])))) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|Add0~61_sumout ))))

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|transacto|p2m|Add0~61_sumout ),
	.datad(!\u0|master_0|fifo|out_payload [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector33~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector33~0 .lut_mask = 64'h0527052705270527;
defparam \u0|master_0|transacto|p2m|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N14
dffeas \u0|master_0|transacto|p2m|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~61_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector33~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[4] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~57 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~57_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [5] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~62  ))
// \u0|master_0|transacto|p2m|Add3~58  = CARRY(( \u0|master_0|transacto|p2m|counter [5] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~57_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~57 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~57 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N16
dffeas \u0|master_0|transacto|p2m|counter[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~57_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector32~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~57 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~57_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~62  ))
// \u0|master_0|transacto|p2m|Add0~58  = CARRY(( \u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~57_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~57 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector32~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector32~0_combout  = ( \u0|master_0|b2p|out_data[5]~0_combout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4])) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|Add0~57_sumout ))) ) ) # ( !\u0|master_0|b2p|out_data[5]~0_combout  & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// \u0|master_0|transacto|p2m|Add0~57_sumout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|transacto|p2m|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|out_data[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector32~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector32~0 .lut_mask = 64'h0505050527272727;
defparam \u0|master_0|transacto|p2m|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \u0|master_0|transacto|p2m|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~57_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector32~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[5] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~53 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~53_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [6] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~58  ))
// \u0|master_0|transacto|p2m|Add3~54  = CARRY(( \u0|master_0|transacto|p2m|counter [6] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~53_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~53 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~53 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \u0|master_0|transacto|p2m|counter[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~53_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector31~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~53 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~53_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~58  ))
// \u0|master_0|transacto|p2m|Add0~54  = CARRY(( \u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~58  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~53_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~53 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector31~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector31~0_combout  = ( \u0|master_0|transacto|p2m|Add0~53_sumout  & ( ((\u0|master_0|fifo|out_payload [6] & \u0|master_0|transacto|p2m|command [4])) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Add0~53_sumout  & ( (\u0|master_0|fifo|out_payload [6] & (\u0|master_0|transacto|p2m|command [4] & !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q )) ) )

	.dataa(!\u0|master_0|fifo|out_payload [6]),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector31~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector31~0 .lut_mask = 64'h1100110011FF11FF;
defparam \u0|master_0|transacto|p2m|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N20
dffeas \u0|master_0|transacto|p2m|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~53_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector31~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[6] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~49 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~49_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [7] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~54  ))
// \u0|master_0|transacto|p2m|Add3~50  = CARRY(( \u0|master_0|transacto|p2m|counter [7] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~49_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~49 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~49 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~49 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~49_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [7] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~54  ))
// \u0|master_0|transacto|p2m|Add0~50  = CARRY(( \u0|master_0|transacto|p2m|counter [7] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~54  ))

	.dataa(!\u0|master_0|transacto|p2m|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~49_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~49 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector30~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector30~0_combout  = ( \u0|master_0|transacto|p2m|Add0~49_sumout  & ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  ) ) # ( \u0|master_0|transacto|p2m|Add0~49_sumout  & ( 
// !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [7]) ) ) ) # ( !\u0|master_0|transacto|p2m|Add0~49_sumout  & ( 
// !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [7]) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|command [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|out_payload [7]),
	.datae(!\u0|master_0|transacto|p2m|Add0~49_sumout ),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector30~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector30~0 .lut_mask = 64'h005500550000FFFF;
defparam \u0|master_0|transacto|p2m|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N22
dffeas \u0|master_0|transacto|p2m|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~49_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector30~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[7] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~45 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~45_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [8] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~50  ))
// \u0|master_0|transacto|p2m|Add3~46  = CARRY(( \u0|master_0|transacto|p2m|counter [8] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~50  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~45_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~45 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~45 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|transacto|p2m|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~45 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~45_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [8] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~50  ))
// \u0|master_0|transacto|p2m|Add0~46  = CARRY(( \u0|master_0|transacto|p2m|counter [8] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~50  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~45_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~45 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector29~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector29~0_combout  = ( \u0|master_0|transacto|p2m|Add0~45_sumout  & ( ((\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [0])) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Add0~45_sumout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [0])) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|fifo|out_payload [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector29~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector29~0 .lut_mask = 64'h0202020257575757;
defparam \u0|master_0|transacto|p2m|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~72_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|counter[15]~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|counter[15]~1_combout  = ( \u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q  & 
// ((!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) # (\u0|master_0|p2b|in_ready~combout )))) # (\u0|master_0|transacto|p2m|enable~combout  & (((!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) # (\u0|master_0|p2b|in_ready~combout )))) ) ) # ( 
// !\u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q  & (((\u0|master_0|p2b|in_ready~combout  & \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )))) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q  & (\u0|master_0|transacto|p2m|enable~combout  & ((!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) # (\u0|master_0|p2b|in_ready~combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|enable~combout ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q ),
	.datac(!\u0|master_0|p2b|in_ready~combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_SIZE1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[15]~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|counter[15]~1 .lut_mask = 64'h110D110DDD0DDD0D;
defparam \u0|master_0|transacto|p2m|counter[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \u0|master_0|transacto|p2m|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~45_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector29~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[8] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~41 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~41_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~46  ))
// \u0|master_0|transacto|p2m|Add3~42  = CARRY(( \u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~46  ))

	.dataa(!\u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~41_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~41 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~41 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|transacto|p2m|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N28
dffeas \u0|master_0|transacto|p2m|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~41_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector28~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[9] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~41 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~41_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [9] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~46  ))
// \u0|master_0|transacto|p2m|Add0~42  = CARRY(( \u0|master_0|transacto|p2m|counter [9] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~46  ))

	.dataa(!\u0|master_0|transacto|p2m|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~41_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~41 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector28~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector28~0_combout  = ( \u0|master_0|fifo|out_payload [1] & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4])) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|Add0~41_sumout ))) ) ) # ( !\u0|master_0|fifo|out_payload [1] & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// \u0|master_0|transacto|p2m|Add0~41_sumout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|transacto|p2m|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector28~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector28~0 .lut_mask = 64'h0505050527272727;
defparam \u0|master_0|transacto|p2m|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \u0|master_0|transacto|p2m|counter[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~41_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector28~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~37 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~37_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [10] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~42  ))
// \u0|master_0|transacto|p2m|Add3~38  = CARRY(( \u0|master_0|transacto|p2m|counter [10] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~37_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~37 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~37 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~37 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~37_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [10] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~42  ))
// \u0|master_0|transacto|p2m|Add0~38  = CARRY(( \u0|master_0|transacto|p2m|counter [10] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~37_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~37 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector27~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector27~0_combout  = ( \u0|master_0|transacto|p2m|Add0~37_sumout  & ( ((\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [2])) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Add0~37_sumout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [2])) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|fifo|out_payload [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector27~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector27~0 .lut_mask = 64'h0202020257575757;
defparam \u0|master_0|transacto|p2m|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \u0|master_0|transacto|p2m|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~37_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector27~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[10] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~33 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~33_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~38  ))
// \u0|master_0|transacto|p2m|Add3~34  = CARRY(( \u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~38  ))

	.dataa(!\u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~33_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~33 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~33 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|transacto|p2m|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N34
dffeas \u0|master_0|transacto|p2m|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~33_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector26~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[11] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~33 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~33_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [11] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~38  ))
// \u0|master_0|transacto|p2m|Add0~34  = CARRY(( \u0|master_0|transacto|p2m|counter [11] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~33_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~33 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector26~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector26~0_combout  = ( \u0|master_0|fifo|out_payload [3] & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4])) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|Add0~33_sumout ))) ) ) # ( !\u0|master_0|fifo|out_payload [3] & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// \u0|master_0|transacto|p2m|Add0~33_sumout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|transacto|p2m|Add0~33_sumout ),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|out_payload [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector26~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector26~0 .lut_mask = 64'h0505272705052727;
defparam \u0|master_0|transacto|p2m|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N35
dffeas \u0|master_0|transacto|p2m|counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~33_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector26~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~29 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~29_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~34  ))
// \u0|master_0|transacto|p2m|Add3~30  = CARRY(( \u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~29_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~29 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~29 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N37
dffeas \u0|master_0|transacto|p2m|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~29_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector25~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[12] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~29 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~29_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [12] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~34  ))
// \u0|master_0|transacto|p2m|Add0~30  = CARRY(( \u0|master_0|transacto|p2m|counter [12] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~29_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~29 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector25~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector25~0_combout  = ( \u0|master_0|transacto|p2m|Add0~29_sumout  & ( ((\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [4])) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Add0~29_sumout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [4])) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|fifo|out_payload [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector25~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector25~0 .lut_mask = 64'h0202020257575757;
defparam \u0|master_0|transacto|p2m|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \u0|master_0|transacto|p2m|counter[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~29_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector25~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~25 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~25_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [13] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~30  ))
// \u0|master_0|transacto|p2m|Add3~26  = CARRY(( \u0|master_0|transacto|p2m|counter [13] ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~25_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~25 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~25 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~25_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [13] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~30  ))
// \u0|master_0|transacto|p2m|Add0~26  = CARRY(( \u0|master_0|transacto|p2m|counter [13] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~30  ))

	.dataa(!\u0|master_0|transacto|p2m|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~25_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~25 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector24~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector24~0_combout  = ( \u0|master_0|transacto|p2m|Add0~25_sumout  & ( ((\u0|master_0|transacto|p2m|command [4] & \u0|master_0|b2p|out_data[5]~0_combout )) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # 
// ( !\u0|master_0|transacto|p2m|Add0~25_sumout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|b2p|out_data[5]~0_combout )) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|b2p|out_data[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector24~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector24~0 .lut_mask = 64'h0202020257575757;
defparam \u0|master_0|transacto|p2m|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N40
dffeas \u0|master_0|transacto|p2m|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~25_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector24~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[13] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~21 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~21_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~26  ))
// \u0|master_0|transacto|p2m|Add3~22  = CARRY(( \u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~26  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~21_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~21 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~21 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|transacto|p2m|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N43
dffeas \u0|master_0|transacto|p2m|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~21_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector23~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[14] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~21 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~21_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [14] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~26  ))
// \u0|master_0|transacto|p2m|Add0~22  = CARRY(( \u0|master_0|transacto|p2m|counter [14] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~26  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~21_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~21 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector23~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector23~0_combout  = ( \u0|master_0|transacto|p2m|Add0~21_sumout  & ( ((\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [6])) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Add0~21_sumout  & ( (\u0|master_0|transacto|p2m|command [4] & (\u0|master_0|fifo|out_payload [6] & !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|fifo|out_payload [6]),
	.datad(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector23~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector23~0 .lut_mask = 64'h0300030003FF03FF;
defparam \u0|master_0|transacto|p2m|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \u0|master_0|transacto|p2m|counter[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~21_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector23~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add3~17 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add3~17_sumout  = SUM(( \u0|master_0|transacto|p2m|counter[15]~DUPLICATE_q  ) + ( VCC ) + ( \u0|master_0|transacto|p2m|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|counter[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add3~17 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add3~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N46
dffeas \u0|master_0|transacto|p2m|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~17_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector22~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[15] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add0~17 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add0~17_sumout  = SUM(( \u0|master_0|transacto|p2m|counter [15] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add0~22  ))

	.dataa(!\u0|master_0|transacto|p2m|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add0~17 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector22~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector22~0_combout  = ( \u0|master_0|transacto|p2m|Add0~17_sumout  & ( ((\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [7])) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Add0~17_sumout  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|command [4] & \u0|master_0|fifo|out_payload [7])) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|command [4]),
	.datac(!\u0|master_0|fifo|out_payload [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector22~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector22~0 .lut_mask = 64'h0202020257575757;
defparam \u0|master_0|transacto|p2m|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N47
dffeas \u0|master_0|transacto|p2m|counter[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add3~17_sumout ),
	.asdata(\u0|master_0|transacto|p2m|Selector22~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.ena(\u0|master_0|transacto|p2m|counter[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Equal0~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Equal0~0_combout  = ( !\u0|master_0|transacto|p2m|counter [13] & ( !\u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|counter [10] & (!\u0|master_0|transacto|p2m|counter[15]~DUPLICATE_q  & 
// (!\u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q  & !\u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|counter [10]),
	.datab(!\u0|master_0|transacto|p2m|counter[15]~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|counter[12]~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|counter[14]~DUPLICATE_q ),
	.datae(!\u0|master_0|transacto|p2m|counter [13]),
	.dataf(!\u0|master_0|transacto|p2m|counter[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Equal0~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|transacto|p2m|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Equal0~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Equal0~1_combout  = ( !\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|counter [8] & ( (!\u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|counter [7] & 
// (!\u0|master_0|transacto|p2m|counter [6] & !\u0|master_0|transacto|p2m|counter [4]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|counter[9]~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|counter [7]),
	.datac(!\u0|master_0|transacto|p2m|counter [6]),
	.datad(!\u0|master_0|transacto|p2m|counter [4]),
	.datae(!\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q ),
	.dataf(!\u0|master_0|transacto|p2m|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Equal0~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|transacto|p2m|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Equal10~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Equal10~0_combout  = ( \u0|master_0|transacto|p2m|counter [0] & ( !\u0|master_0|transacto|p2m|counter [2] & ( (!\u0|master_0|transacto|p2m|counter [3] & (\u0|master_0|transacto|p2m|Equal0~0_combout  & 
// (\u0|master_0|transacto|p2m|Equal0~1_combout  & !\u0|master_0|transacto|p2m|counter [1]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|counter [3]),
	.datab(!\u0|master_0|transacto|p2m|Equal0~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|Equal0~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|counter [1]),
	.datae(!\u0|master_0|transacto|p2m|counter [0]),
	.dataf(!\u0|master_0|transacto|p2m|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Equal10~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Equal10~0 .lut_mask = 64'h0000020000000000;
defparam \u0|master_0|transacto|p2m|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[7]~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|address[7]~0_combout  = ( \u0|master_0|p2b|in_ready~combout  & ( !\u0|master_0|transacto|p2m|Equal10~0_combout  & ( (\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|current_byte [1]) ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(gnd),
	.datae(!\u0|master_0|p2b|in_ready~combout ),
	.dataf(!\u0|master_0|transacto|p2m|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[7]~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[7]~0 .lut_mask = 64'h0000030300000000;
defparam \u0|master_0|transacto|p2m|address[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[21]~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|address[21]~2_combout  = ( \u0|master_0|transacto|p2m|address[7]~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR2~q ))) # 
// (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) ) ) # ( !\u0|master_0|transacto|p2m|address[7]~0_combout  & ( 
// (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR2~q ))) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[21]~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[21]~2 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \u0|master_0|transacto|p2m|address[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N35
dffeas \u0|master_0|transacto|p2m|address[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[20]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[20]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|router|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|router|WideOr0~0_combout  = ( !\u0|master_0|transacto|p2m|address [23] & ( !\u0|master_0|transacto|p2m|address[20]~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|address [22] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [22]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|address [23]),
	.dataf(!\u0|master_0|transacto|p2m|address[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|WideOr0~0 .lut_mask = 64'hF0F0000000000000;
defparam \u0|mm_interconnect_0|router|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[27]~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|address[27]~4_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( \u0|master_0|transacto|p2m|address[7]~0_combout  & ( ((\u0|master_0|transacto|p2m|state.GET_ADDR1~q ) # 
// (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ) ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( \u0|master_0|transacto|p2m|address[7]~0_combout  & ( 
// ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & \u0|master_0|transacto|p2m|state.GET_ADDR1~q )) # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) ) ) ) # ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( 
// !\u0|master_0|transacto|p2m|address[7]~0_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR1~q ) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( !\u0|master_0|transacto|p2m|address[7]~0_combout  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & 
// \u0|master_0|transacto|p2m|state.GET_ADDR1~q )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.dataf(!\u0|master_0|transacto|p2m|address[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[27]~4 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[27]~4 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \u0|master_0|transacto|p2m|address[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N16
dffeas \u0|master_0|transacto|p2m|address[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~73_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[27] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~97 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~97_sumout  = SUM(( \u0|master_0|transacto|p2m|address [30] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~102  ))
// \u0|master_0|transacto|p2m|Add2~98  = CARRY(( \u0|master_0|transacto|p2m|address [30] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~97_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~97 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~93 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~93_sumout  = SUM(( \u0|master_0|transacto|p2m|address [31] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~98  ))

	.dataa(!\u0|master_0|transacto|p2m|address [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~93_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~93 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~93 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \u0|master_0|transacto|p2m|address[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~93_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[31] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|router|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|WideOr0~1_combout  = ( !\u0|master_0|transacto|p2m|address [31] & ( !\u0|master_0|transacto|p2m|address [25] & ( (!\u0|master_0|transacto|p2m|address [27] & (!\u0|master_0|transacto|p2m|address [26] & 
// (!\u0|master_0|transacto|p2m|address [28] & !\u0|master_0|transacto|p2m|address [24]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [27]),
	.datab(!\u0|master_0|transacto|p2m|address [26]),
	.datac(!\u0|master_0|transacto|p2m|address [28]),
	.datad(!\u0|master_0|transacto|p2m|address [24]),
	.datae(!\u0|master_0|transacto|p2m|address [31]),
	.dataf(!\u0|master_0|transacto|p2m|address [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|WideOr0~1 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|router|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[1]~4 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[1]~4_combout  = ( \u0|mm_interconnect_0|router|WideOr0~1_combout  & ( (!\u0|master_0|transacto|p2m|address [16] & (\u0|mm_interconnect_0|router|WideOr0~2_combout  & \u0|mm_interconnect_0|router|WideOr0~0_combout )) 
// ) )

	.dataa(!\u0|master_0|transacto|p2m|address [16]),
	.datab(!\u0|mm_interconnect_0|router|WideOr0~2_combout ),
	.datac(!\u0|mm_interconnect_0|router|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[1]~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[1]~4 .lut_mask = 64'h0000000002020202;
defparam \u0|mm_interconnect_0|router|src_channel[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N44
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_channel[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout  = (\u0|master_0|transacto|p2m|read~q  & ((!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ) # 
// (\u0|mm_interconnect_0|master_0_master_limiter|last_channel [1])))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|read~q ),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h3033303330333033;
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( (\u0|master_0|transacto|p2m|write~q ) # (\u0|master_0|transacto|p2m|read~q ) ) )

	.dataa(!\u0|master_0|transacto|p2m|read~q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0 .lut_mask = 64'h000000005F5F5F5F;
defparam \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1_combout  = ( !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|router|src_channel[1]~4_combout )) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datad(!\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0005000500000000;
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] ) ) # ( 
// \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg [0]) # 
// ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & \u0|mm_interconnect_0|router|src_channel[1]~4_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] & ( !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & \u0|mm_interconnect_0|router|src_channel[1]~4_combout )) ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0011F0F10000FFFF;
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N2
dffeas \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N34
dffeas \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] & 
// (\u0|mm_interconnect_0|router|src_channel[1]~4_combout  & (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout  & \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\u0|mm_interconnect_0|router|src_channel[1]~4_combout ),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000AAAA;
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107]~q  ) ) # ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[1][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] & (\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout )) # 
// (\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0] & ((\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem~0_combout ),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 64'h303F303F33333333;
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N8
dffeas \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N59
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q  
// ) ) # ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ))) # 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0_combout ),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg [0]),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 64'h3333333303F303F3;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N55
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q )) # (\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~q ) ) 
// ) # ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datac(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0 .lut_mask = 64'h0505050537373737;
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N47
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N41
dffeas \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107]~q  ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[1][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0] & ( (!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q ))) # (\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg [0]),
	.datac(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 64'h0F0F0F0F03CF03CF;
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel[2]~7 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel[2]~7_combout  = (!\u0|mm_interconnect_0|router|WideOr0~combout ) # ((\u0|master_0|transacto|p2m|address [16] & !\u0|mm_interconnect_0|router|src_channel~1_combout ))

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|master_0|transacto|p2m|address [16]),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel[2]~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel[2]~7 .lut_mask = 64'hBBAABBAABBAABBAA;
defparam \u0|mm_interconnect_0|router|src_channel[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N47
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_channel[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_channel[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_channel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout  = ( !\u0|mm_interconnect_0|router|src_channel~1_combout  & ( \u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|master_0|transacto|p2m|read~q  & 
// (\u0|master_0|transacto|p2m|address [16] & ((!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ) # (\u0|mm_interconnect_0|master_0_master_limiter|last_channel [2])))) ) ) ) # ( 
// \u0|mm_interconnect_0|router|src_channel~1_combout  & ( !\u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|master_0|transacto|p2m|read~q  & ((!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ) # 
// (\u0|mm_interconnect_0|master_0_master_limiter|last_channel [2]))) ) ) ) # ( !\u0|mm_interconnect_0|router|src_channel~1_combout  & ( !\u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|master_0|transacto|p2m|read~q  & 
// ((!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ) # (\u0|mm_interconnect_0|master_0_master_limiter|last_channel [2]))) ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|last_channel [2]),
	.datac(!\u0|master_0|transacto|p2m|read~q ),
	.datad(!\u0|master_0|transacto|p2m|address [16]),
	.datae(!\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0B0B0B0B000B0000;
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0] ) ) # ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1] & ( (!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0] & (((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout  & 
// \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout )) # (\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0]))) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0] & 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout  & (\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0]),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ),
	.datad(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h03AB03AB00FF00FF;
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0] & ( (!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0] & 
// \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]) ) ) # ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0] & ( ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0]))) # (\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h01FF01FF00F000F0;
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1_combout  = ( !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout  & 
// \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h1111111100000000;
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1] & ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107]~q  ) ) # ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[1][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1 (
// Equation(s):
// \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0] & ( (!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0] & 
// ((\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q ))) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0] & (\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout )) ) ) # ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0] & ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout  ) )

	.dataa(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem~0_combout ),
	.datad(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1 .lut_mask = 64'h0F0F0F0F05AF05AF;
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N53
dffeas \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q  & ( 
// (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout  & (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout  & (!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q  & 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( !\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q  
// & ( (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout  & (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout  & 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) ) # ( \u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q  & 
// ( (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout  & (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout  & !\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q )) ) ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout  & 
// !\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~1_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~0_combout ),
	.datac(!\u0|mm_interconnect_0|switch_pio_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datad(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem[0][107]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2 .lut_mask = 64'h8888808088008000;
defparam \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N32
dffeas \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout  & ( \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0] ) ) # ( 
// !\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout  & ( !\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0 .lut_mask = 64'hF0F00F0FF0F00F0F;
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N26
dffeas \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( \u0|mm_interconnect_0|router|src_channel~1_combout  & ( \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\u0|mm_interconnect_0|router|WideOr0~combout  & 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & !\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1])) ) ) ) # ( !\u0|mm_interconnect_0|router|src_channel~1_combout  & ( 
// \u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & (!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1] & 
// ((!\u0|mm_interconnect_0|router|WideOr0~combout ) # (\u0|master_0|transacto|p2m|address [16])))) ) ) ) # ( \u0|mm_interconnect_0|router|src_channel~1_combout  & ( !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ((!\u0|mm_interconnect_0|router|WideOr0~combout  & (!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1])) # (\u0|mm_interconnect_0|router|WideOr0~combout  & 
// ((!\u0|master_0|transacto|p2m|address [16]))))) ) ) ) # ( !\u0|mm_interconnect_0|router|src_channel~1_combout  & ( !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ((!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]) # ((\u0|mm_interconnect_0|router|WideOr0~combout  & !\u0|master_0|transacto|p2m|address [16])))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|master_0|transacto|p2m|address [16]),
	.datae(!\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'h3130312020302020;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N4
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N31
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \u0|master_0|transacto|p2m|write~q  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & 
// ((\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q ) # (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) ) # ( !\u0|master_0|transacto|p2m|write~q  & ( 
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ((!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) ) # ( \u0|master_0|transacto|p2m|write~q  & ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  ) ) ) # ( !\u0|master_0|transacto|p2m|write~q  & ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datab(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(!\u0|master_0|transacto|p2m|write~q ),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hAAAAAAAAAA2222AA;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout  & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout  ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout  & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout  ) ) ) # ( \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( 
// !\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout  $ (((!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout 
// )))) ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datae(!\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1 .lut_mask = 64'h3333C6CC3333CCCC;
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0] & ( !\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q  ) ) # ( 
// !\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0] & ( (!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout  & !\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1 .lut_mask = 64'h88888888CCCCCCCC;
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0] & ( (\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout  & 
// \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0] & ( \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q  ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|response_sink_accepted~2_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|pending_response_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0 .lut_mask = 64'h3333333311111111;
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( !\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1] & ( \u0|mm_interconnect_0|router|src_channel[0]~2_combout  & ( 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\u0|master_0|transacto|p2m|write~q )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter [1]),
	.dataf(!\u0|mm_interconnect_0|router|src_channel[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000004080000;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( \u0|master_0|transacto|p2m|write~q  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & (((!\u0|led_pio|always0~2_combout ) # 
// (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0])) # (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) ) # ( !\u0|master_0|transacto|p2m|write~q  & ( 
// !\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & ( (!\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & (((!\u0|led_pio|always0~2_combout ) # (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0])) # 
// (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\u0|led_pio|always0~2_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datae(!\u0|master_0|transacto|p2m|write~q ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'hF0D0D0F000000000;
defparam \u0|mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  ) ) # ( 
// !\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1_combout  & 
// (\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout  & ((\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout )))) ) ) ) # ( 
// \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  ) ) # ( !\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout  & ( 
// !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1_combout  & \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~1_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.datae(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~0_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2 .lut_mask = 64'h00CCFFFF004CFFFF;
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_data[91]~3 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[91]~3_combout  = ( \u0|mm_interconnect_0|router|WideOr0~combout  & ( !\u0|mm_interconnect_0|router|src_channel~1_combout  ) ) # ( !\u0|mm_interconnect_0|router|WideOr0~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[91]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[91]~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_data[91]~3 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \u0|mm_interconnect_0|router|src_data[91]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N2
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_data[91]~3_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_data[90]~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[90]~1_combout  = ( \u0|mm_interconnect_0|router|Equal2~1_combout  & ( \u0|mm_interconnect_0|router|Equal2~0_combout  & ( (\u0|master_0|transacto|p2m|address [5] & ((!\u0|master_0|transacto|p2m|address [4]) # 
// ((!\u0|master_0|transacto|p2m|address [3] & \u0|master_0|transacto|p2m|read~q )))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [4]),
	.datab(!\u0|master_0|transacto|p2m|address [3]),
	.datac(!\u0|master_0|transacto|p2m|address [5]),
	.datad(!\u0|master_0|transacto|p2m|read~q ),
	.datae(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[90]~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_data[90]~1 .lut_mask = 64'h0000000000000A0E;
defparam \u0|mm_interconnect_0|router|src_data[90]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_data[90]~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_data[90]~2_combout  = (\u0|mm_interconnect_0|router|WideOr0~combout  & ((!\u0|master_0|transacto|p2m|address [16]) # (\u0|mm_interconnect_0|router|src_data[90]~1_combout )))

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|master_0|transacto|p2m|address [16]),
	.datac(!\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_data[90]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_data[90]~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_data[90]~2 .lut_mask = 64'h4545454545454545;
defparam \u0|mm_interconnect_0|router|src_data[90]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N44
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|router|src_data[90]~2_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout  = ( \u0|mm_interconnect_0|router|src_channel~1_combout  & ( \u0|mm_interconnect_0|router|WideOr0~combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [1] 
// & (!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [0] $ (((!\u0|master_0|transacto|p2m|address [16]) # (\u0|mm_interconnect_0|router|src_data[90]~1_combout ))))) ) ) ) # ( !\u0|mm_interconnect_0|router|src_channel~1_combout  & ( 
// \u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [1] & (!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [0] $ (((!\u0|master_0|transacto|p2m|address [16]) # 
// (\u0|mm_interconnect_0|router|src_data[90]~1_combout ))))) ) ) ) # ( \u0|mm_interconnect_0|router|src_channel~1_combout  & ( !\u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [1] & 
// !\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [0]) ) ) ) # ( !\u0|mm_interconnect_0|router|src_channel~1_combout  & ( !\u0|mm_interconnect_0|router|WideOr0~combout  & ( (\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [1] & 
// !\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [0]) ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [1]),
	.datab(!\u0|master_0|transacto|p2m|address [16]),
	.datac(!\u0|mm_interconnect_0|router|src_data[90]~1_combout ),
	.datad(!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [0]),
	.datae(!\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1 .lut_mask = 64'h550055001045208A;
defparam \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & ( \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout  & ( 
// (!\u0|master_0|transacto|p2m|write~q  & ((!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q ) # (!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [2] $ (\u0|mm_interconnect_0|router|src_data[92]~0_combout )))) ) ) 
// ) # ( \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & ( !\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout  & ( (!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q  & 
// !\u0|master_0|transacto|p2m|write~q ) ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [2]),
	.datab(!\u0|mm_interconnect_0|master_0_master_limiter|has_pending_responses~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(!\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0 .lut_mask = 64'h0000CC000000ED00;
defparam \u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|mm_interconnect_0|master_0_master_limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|master_0_master_limiter|last_dest_id[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0 (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout  = ( \u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout  & ( (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & 
// (\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout  & (!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [2] $ (\u0|mm_interconnect_0|router|src_data[92]~0_combout )))) ) ) # ( 
// !\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout  & ( \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_limiter|last_dest_id [2]),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~1_combout ),
	.datad(!\u0|mm_interconnect_0|router|src_data[92]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|suppress_change_dest_id~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0 .lut_mask = 64'h3333333302010201;
defparam \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest (
// Equation(s):
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout  ) ) # ( 
// !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & ( (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout  & (((!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout )) # 
// (\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest .extended_lut = "off";
defparam \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest .lut_mask = 64'h3313331333333333;
defparam \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~49 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~49_combout  = ( !\u0|master_0|transacto|p2m|Equal2~0_combout  & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & \u0|master_0|transacto|p2m|enable~combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|enable~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~49 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~49 .lut_mask = 64'h0505050500000000;
defparam \u0|master_0|transacto|p2m|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~67 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~67_combout  = ( \u0|master_0|p2b|in_ready~combout  & ( \u0|master_0|transacto|p2m|current_byte [1] & ( (\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & !\u0|master_0|transacto|p2m|current_byte [0]) ) ) ) # ( 
// !\u0|master_0|p2b|in_ready~combout  & ( \u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  ) ) ) # ( \u0|master_0|p2b|in_ready~combout  & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( 
// \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  ) ) ) # ( !\u0|master_0|p2b|in_ready~combout  & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datad(gnd),
	.datae(!\u0|master_0|p2b|in_ready~combout ),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~67 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~67 .lut_mask = 64'h5555555555555050;
defparam \u0|master_0|transacto|p2m|state~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~68 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~68_combout  = ( \u0|master_0|transacto|p2m|state~67_combout  & ( !\u0|master_0|transacto|p2m|always1~0_combout  ) ) # ( !\u0|master_0|transacto|p2m|state~67_combout  & ( (!\u0|master_0|transacto|p2m|always1~0_combout  & 
// (((\u0|master_0|transacto|p2m|last_trans~q  & \u0|master_0|transacto|p2m|Selector1~0_combout )) # (\u0|master_0|transacto|p2m|state~49_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datab(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|state~49_combout ),
	.datad(!\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~68 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~68 .lut_mask = 64'h0C4C0C4CCCCCCCCC;
defparam \u0|master_0|transacto|p2m|state~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N2
dffeas \u0|master_0|transacto|p2m|state.RETURN_PACKET (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~68_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.RETURN_PACKET .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.RETURN_PACKET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|current_byte[1]~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|current_byte[1]~0_combout  = ( \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ( !\u0|master_0|p2b|in_ready~combout  ) ) # ( !\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ( 
// (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & (!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ))) # (\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & 
// (((!\u0|master_0|p2b|in_ready~combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.datab(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datad(!\u0|master_0|p2b|in_ready~combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|current_byte[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|current_byte[1]~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|current_byte[1]~0 .lut_mask = 64'hD580D580FF00FF00;
defparam \u0|master_0|transacto|p2m|current_byte[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|current_byte[1]~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|current_byte[1]~1_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( \u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ( (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & 
// (\u0|master_0|transacto|p2m|last_trans~q  & ((!\u0|master_0|transacto|p2m|current_byte[1]~0_combout ) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q )))) ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( 
// \u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ( (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|last_trans~q  & 
// !\u0|master_0|transacto|p2m|current_byte[1]~0_combout ))) ) ) ) # ( \u0|master_0|transacto|p2m|enable~combout  & ( !\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ( (!\u0|master_0|transacto|p2m|current_byte[1]~0_combout ) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( !\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// !\u0|master_0|transacto|p2m|current_byte[1]~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datad(!\u0|master_0|transacto|p2m|current_byte[1]~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|enable~combout ),
	.dataf(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|current_byte[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|current_byte[1]~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|current_byte[1]~1 .lut_mask = 64'hCC00FF3304000501;
defparam \u0|master_0|transacto|p2m|current_byte[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \u0|master_0|transacto|p2m|current_byte[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|current_byte[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|current_byte[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector81~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector81~0_combout  = ( \u0|master_0|b2p|out_endofpacket~DUPLICATE_q  & ( (\u0|master_0|transacto|p2m|enable~combout  & \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q ) ) ) # ( !\u0|master_0|b2p|out_endofpacket~DUPLICATE_q  
// & ( (\u0|master_0|transacto|p2m|enable~combout  & (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q  & (\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|current_byte [1]))) ) )

	.dataa(!\u0|master_0|transacto|p2m|enable~combout ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~q ),
	.datac(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datad(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|out_endofpacket~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector81~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector81~0 .lut_mask = 64'h0001000111111111;
defparam \u0|master_0|transacto|p2m|Selector81~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~65 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~65_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( \u0|master_0|transacto|p2m|command [4] & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & \u0|master_0|transacto|p2m|Equal2~0_combout ) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|enable~combout ),
	.dataf(!\u0|master_0|transacto|p2m|command [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~65 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~65 .lut_mask = 64'h0000000000000055;
defparam \u0|master_0|transacto|p2m|state~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~66 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~66_combout  = ( \u0|master_0|transacto|p2m|state~65_combout  & ( !\u0|master_0|transacto|p2m|always1~0_combout  ) ) # ( !\u0|master_0|transacto|p2m|state~65_combout  & ( (!\u0|master_0|transacto|p2m|always1~0_combout  & 
// (\u0|master_0|transacto|p2m|address[7]~0_combout  & \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|address[7]~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~66 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~66 .lut_mask = 64'h000C000CCCCCCCCC;
defparam \u0|master_0|transacto|p2m|state~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N56
dffeas \u0|master_0|transacto|p2m|state.READ_ASSERT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~66_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.READ_ASSERT .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.READ_ASSERT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \u0|master_0|transacto|p2m|state.READ_CMD_WAIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~64_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.READ_CMD_WAIT .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.READ_CMD_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~69 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~69_combout  = ( !\u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|Equal10~0_combout  & (\u0|master_0|p2b|in_ready~combout  & 
// \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )) ) ) ) # ( \u0|master_0|transacto|p2m|current_byte [1] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|Equal10~0_combout  & (\u0|master_0|p2b|in_ready~combout  & 
// \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [1] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|Equal10~0_combout  & (\u0|master_0|p2b|in_ready~combout  & 
// \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|Equal10~0_combout ),
	.datab(!\u0|master_0|p2b|in_ready~combout ),
	.datac(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|current_byte [1]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~69 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~69 .lut_mask = 64'h0202020202020000;
defparam \u0|master_0|transacto|p2m|state~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~75 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~75_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & (!\u0|master_0|transacto|p2m|always1~0_combout  & 
// ((\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ) # (\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q )))) ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & 
// (!\u0|master_0|transacto|p2m|always1~0_combout  & \u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q )) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~75 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~75 .lut_mask = 64'h0050005010501050;
defparam \u0|master_0|transacto|p2m|state~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N28
dffeas \u0|master_0|transacto|p2m|state.READ_DATA_WAIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~75_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.READ_DATA_WAIT .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.READ_DATA_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~70 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~70_combout  = ( \u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q  & ( (!\u0|master_0|transacto|p2m|always1~0_combout  & ((!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ) # (\u0|master_0|transacto|p2m|state~69_combout ))) 
// ) ) # ( !\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q  & ( (!\u0|master_0|transacto|p2m|always1~0_combout  & (((!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q )) # 
// (\u0|master_0|transacto|p2m|state~69_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|state~69_combout ),
	.datad(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~70 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~70 .lut_mask = 64'h2F002F00AF00AF00;
defparam \u0|master_0|transacto|p2m|state~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N25
dffeas \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~70_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~63 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~63_combout  = ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|always1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.dataf(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~63 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~63 .lut_mask = 64'hFFFF000000000000;
defparam \u0|master_0|transacto|p2m|state~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~68_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~73 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~73_combout  = ( \u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|Equal10~0_combout  & (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|current_byte 
// [1])))) # (\u0|master_0|transacto|p2m|Equal10~0_combout  & (((\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & \u0|master_0|transacto|p2m|current_byte [1])) # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ))) ) ) # ( 
// !\u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|Equal10~0_combout  & \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) ) )

	.dataa(!\u0|master_0|transacto|p2m|Equal10~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datad(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~73 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~73 .lut_mask = 64'h0505050505370537;
defparam \u0|master_0|transacto|p2m|state~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~74 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~74_combout  = ( \u0|master_0|p2b|in_ready~combout  & ( ((!\u0|master_0|transacto|p2m|state~73_combout  & \u0|master_0|transacto|p2m|state.0000~q )) # (\u0|master_0|transacto|p2m|always1~0_combout ) ) ) # ( 
// !\u0|master_0|p2b|in_ready~combout  & ( (\u0|master_0|transacto|p2m|state.0000~q ) # (\u0|master_0|transacto|p2m|always1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|state~73_combout ),
	.datac(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.0000~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~74 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~74 .lut_mask = 64'h0FFF0FFF0FCF0FCF;
defparam \u0|master_0|transacto|p2m|state~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \u0|master_0|transacto|p2m|state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~74_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.0000 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.0000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~62 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~62_combout  = ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q  & !\u0|master_0|transacto|p2m|state.0000~q )) # 
// (\u0|master_0|transacto|p2m|state.READ_ASSERT~q ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & !\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|state.0000~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~62 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~62 .lut_mask = 64'h4444444477557755;
defparam \u0|master_0|transacto|p2m|state~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~58 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~58_combout  = ( !\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q  & ( !\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~58 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~58 .lut_mask = 64'hF0F0F0F000000000;
defparam \u0|master_0|transacto|p2m|state~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~59 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~59_combout  = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\u0|master_0|transacto|p2m|state~58_combout  & 
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\u0|master_0|transacto|p2m|state~58_combout  & 
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\u0|master_0|transacto|p2m|state~58_combout  & 
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (!\u0|master_0|transacto|p2m|state~58_combout  & 
// (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout  & ((!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state~58_combout ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datad(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~59 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~59 .lut_mask = 64'h00C400CC00CC00CC;
defparam \u0|master_0|transacto|p2m|state~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~54 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~54_combout  = ( !\u0|master_0|transacto|p2m|state.GET_EXTRA~q  & ( !\u0|master_0|transacto|p2m|state.GET_ADDR1~q  & ( (!\u0|master_0|transacto|p2m|state.GET_SIZE1~q  & (!\u0|master_0|transacto|p2m|state.GET_ADDR3~q  & 
// (!\u0|master_0|transacto|p2m|state.GET_SIZE2~q  & !\u0|master_0|transacto|p2m|state.GET_ADDR2~q ))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_SIZE1~q ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_SIZE2~q ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.datae(!\u0|master_0|transacto|p2m|state.GET_EXTRA~q ),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~54 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~54 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|transacto|p2m|state~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~46 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~46_combout  = ( \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q  & ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~46 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~46 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|master_0|transacto|p2m|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~61 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~61_combout  = ( !\u0|master_0|transacto|p2m|Selector81~0_combout  & ( \u0|master_0|transacto|p2m|state~46_combout  & ( (!\u0|master_0|transacto|p2m|enable~combout ) # 
// ((!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & \u0|master_0|transacto|p2m|state~54_combout )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state~54_combout ),
	.datad(!\u0|master_0|transacto|p2m|enable~combout ),
	.datae(!\u0|master_0|transacto|p2m|Selector81~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|state~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~61 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~61 .lut_mask = 64'h00000000FF0A0000;
defparam \u0|master_0|transacto|p2m|state~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~64 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~64_combout  = ( \u0|master_0|transacto|p2m|state~59_combout  & ( \u0|master_0|transacto|p2m|state~61_combout  & ( (\u0|master_0|transacto|p2m|state~63_combout  & ((\u0|master_0|transacto|p2m|state~62_combout ) # 
// (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ))) ) ) ) # ( !\u0|master_0|transacto|p2m|state~59_combout  & ( \u0|master_0|transacto|p2m|state~61_combout  & ( (\u0|master_0|transacto|p2m|state~63_combout  & 
// ((!\u0|master_0|transacto|p2m|state~60_combout ) # ((\u0|master_0|transacto|p2m|state~62_combout ) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q )))) ) ) ) # ( \u0|master_0|transacto|p2m|state~59_combout  & ( 
// !\u0|master_0|transacto|p2m|state~61_combout  & ( (\u0|master_0|transacto|p2m|state~63_combout  & \u0|master_0|transacto|p2m|state~62_combout ) ) ) ) # ( !\u0|master_0|transacto|p2m|state~59_combout  & ( !\u0|master_0|transacto|p2m|state~61_combout  & ( 
// (\u0|master_0|transacto|p2m|state~63_combout  & \u0|master_0|transacto|p2m|state~62_combout ) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state~60_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|state~63_combout ),
	.datad(!\u0|master_0|transacto|p2m|state~62_combout ),
	.datae(!\u0|master_0|transacto|p2m|state~59_combout ),
	.dataf(!\u0|master_0|transacto|p2m|state~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~64 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~64 .lut_mask = 64'h000F000F0B0F030F;
defparam \u0|master_0|transacto|p2m|state~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~64_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~52 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~52_combout  = (!\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ) # 
// (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ))))

	.dataa(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~52 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~52 .lut_mask = 64'h8A008A008A008A00;
defparam \u0|master_0|transacto|p2m|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~53 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~53_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( (\u0|master_0|transacto|p2m|Selector81~0_combout  & (!\u0|master_0|transacto|p2m|always1~0_combout  & 
// \u0|master_0|transacto|p2m|state~52_combout )) ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( (!\u0|master_0|transacto|p2m|always1~0_combout  & (\u0|master_0|transacto|p2m|state~52_combout  & 
// ((\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ) # (\u0|master_0|transacto|p2m|Selector81~0_combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector81~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|state~52_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~53 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~53 .lut_mask = 64'h040C040C04040404;
defparam \u0|master_0|transacto|p2m|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N28
dffeas \u0|master_0|transacto|p2m|state.WRITE_WAIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~53_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.WRITE_WAIT .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.WRITE_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[8]~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|address[8]~3_combout  = ( \u0|master_0|transacto|p2m|address[7]~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR3~q ))) # 
// (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) ) ) # ( !\u0|master_0|transacto|p2m|address[7]~0_combout  & ( 
// (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR3~q ))) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[8]~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[8]~3 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \u0|master_0|transacto|p2m|address[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \u0|master_0|transacto|p2m|address[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~53_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|Equal2~1_combout  = ( !\u0|master_0|transacto|p2m|address [13] & ( (!\u0|master_0|transacto|p2m|address [15] & (!\u0|master_0|transacto|p2m|address [11] & (!\u0|master_0|transacto|p2m|address [12] & 
// \u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [15]),
	.datab(!\u0|master_0|transacto|p2m|address [11]),
	.datac(!\u0|master_0|transacto|p2m|address [12]),
	.datad(!\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|Equal2~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|Equal2~1 .lut_mask = 64'h0080008000000000;
defparam \u0|mm_interconnect_0|router|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|always1~1_combout  = ( \u0|master_0|transacto|p2m|address [5] & ( (\u0|mm_interconnect_0|router|Equal2~1_combout  & (\u0|mm_interconnect_0|router|Equal2~0_combout  & (\u0|mm_interconnect_0|router|always1~0_combout  & 
// !\u0|master_0|transacto|p2m|address [3]))) ) )

	.dataa(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.datab(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datac(!\u0|mm_interconnect_0|router|always1~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|address [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|always1~1 .lut_mask = 64'h0000000001000100;
defparam \u0|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N18
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  = ( \u0|mm_interconnect_0|router|src_channel[4]~0_combout  & ( !\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|router|WideOr0~combout  & 
// (!\u0|mm_interconnect_0|router|always1~1_combout  & \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q )) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datac(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|router|src_channel[4]~0_combout ),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0 .lut_mask = 64'h0000040400000000;
defparam \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0_combout  = ( !\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout  & ( (\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & 
// ((!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0] & ((\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]))) # (\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0] & 
// (\u0|master_0|transacto|p2m|write~q  & !\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|write~q ),
	.datac(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_limiter|cmd_src_valid[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0150015000000000;
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N50
dffeas \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout  & ( (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1] & (!\u0|master_0|transacto|p2m|write~q  $ 
// (!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q ))) ) )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(!\u0|mm_interconnect_0|button_pio_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h000000000AA00AA0;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector83~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector83~0_combout  = ( \u0|master_0|transacto|p2m|state.READ_ASSERT~q  & ( !\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q  ) ) # ( !\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & ( 
// (!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q  & \u0|master_0|transacto|p2m|read~q ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|read~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector83~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector83~0 .lut_mask = 64'h00CC00CCCCCCCCCC;
defparam \u0|master_0|transacto|p2m|Selector83~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector83~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector83~1_combout  = ( \u0|master_0|transacto|p2m|state~46_combout  & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) # 
// (((!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout )) # (\u0|master_0|transacto|p2m|Selector83~0_combout )) ) ) ) # ( !\u0|master_0|transacto|p2m|state~46_combout  & ( 
// \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( \u0|master_0|transacto|p2m|Selector83~0_combout  ) ) ) # ( \u0|master_0|transacto|p2m|state~46_combout  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// (!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) # (\u0|master_0|transacto|p2m|Selector83~0_combout ) ) ) ) # ( !\u0|master_0|transacto|p2m|state~46_combout  & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// \u0|master_0|transacto|p2m|Selector83~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|Selector83~0_combout ),
	.datad(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datae(!\u0|master_0|transacto|p2m|state~46_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector83~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector83~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector83~1 .lut_mask = 64'h0F0FCFCF0F0FEFCF;
defparam \u0|master_0|transacto|p2m|Selector83~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \u0|master_0|transacto|p2m|read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector83~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|router|src_channel~1 (
// Equation(s):
// \u0|mm_interconnect_0|router|src_channel~1_combout  = ( \u0|mm_interconnect_0|router|Equal2~1_combout  & ( \u0|mm_interconnect_0|router|Equal2~0_combout  & ( (!\u0|master_0|transacto|p2m|address [5] & (((\u0|master_0|transacto|p2m|read~q )))) # 
// (\u0|master_0|transacto|p2m|address [5] & ((!\u0|master_0|transacto|p2m|address [4]) # ((!\u0|master_0|transacto|p2m|address [3] & \u0|master_0|transacto|p2m|read~q )))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [4]),
	.datab(!\u0|master_0|transacto|p2m|address [3]),
	.datac(!\u0|master_0|transacto|p2m|address [5]),
	.datad(!\u0|master_0|transacto|p2m|read~q ),
	.datae(!\u0|mm_interconnect_0|router|Equal2~1_combout ),
	.dataf(!\u0|mm_interconnect_0|router|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|src_channel~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|src_channel~1 .lut_mask = 64'h0000000000000AFE;
defparam \u0|mm_interconnect_0|router|src_channel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N6
cyclonev_lcell_comb \u0|ocram_16b|wren~0 (
// Equation(s):
// \u0|ocram_16b|wren~0_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & ( \u0|mm_interconnect_0|router|WideOr0~combout  & ( ((!\u0|master_0|transacto|p2m|address [16]) # ((!\u0|master_0|transacto|p2m|write~q ) # 
// (\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]))) # (\u0|mm_interconnect_0|router|src_channel~1_combout ) ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & ( \u0|mm_interconnect_0|router|WideOr0~combout  ) ) # ( 
// \u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & ( !\u0|mm_interconnect_0|router|WideOr0~combout  & ( (!\u0|master_0|transacto|p2m|write~q ) # (\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( 
// !\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout  & ( !\u0|mm_interconnect_0|router|WideOr0~combout  ) )

	.dataa(!\u0|mm_interconnect_0|router|src_channel~1_combout ),
	.datab(!\u0|master_0|transacto|p2m|address [16]),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(!\u0|mm_interconnect_0|master_0_master_agent|cp_valid~0_combout ),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|ocram_16b|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|ocram_16b|wren~0 .extended_lut = "off";
defparam \u0|ocram_16b|wren~0 .lut_mask = 64'hFFFFFF0FFFFFFFDF;
defparam \u0|ocram_16b|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N56
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N5
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N1
dffeas \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N57
cyclonev_lcell_comb \u0|rst_controller|always2~0 (
// Equation(s):
// \u0|rst_controller|always2~0_combout  = ( \u0|rst_controller|r_sync_rst_chain [2] & ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\u0|rst_controller|r_sync_rst_chain [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datae(gnd),
	.dataf(!\u0|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|rst_controller|always2~0 .extended_lut = "off";
defparam \u0|rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \u0|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N59
dffeas \u0|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u0|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[0]~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[0]~0_combout  = ( !\u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|current_byte [0] ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|current_byte [1]),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[0]~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[0]~0 .lut_mask = 64'h00000000CCCC0000;
defparam \u0|master_0|transacto|p2m|writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N59
dffeas \u0|master_0|transacto|p2m|writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N40
dffeas \u0|master_0|transacto|p2m|command[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|command[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|command[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~5 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~5_sumout  = SUM(( \u0|master_0|transacto|p2m|command [2] ) + ( \u0|master_0|transacto|p2m|address [2] ) + ( !VCC ))
// \u0|master_0|transacto|p2m|Add2~6  = CARRY(( \u0|master_0|transacto|p2m|command [2] ) + ( \u0|master_0|transacto|p2m|address [2] ) + ( !VCC ))

	.dataa(!\u0|master_0|transacto|p2m|address [2]),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|command [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~5_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~5 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector69~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector69~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|fifo|out_payload [2] ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|transacto|p2m|Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|out_payload [2]),
	.datad(!\u0|master_0|transacto|p2m|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector69~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector69~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector69~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u0|master_0|transacto|p2m|Selector69~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[7]~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|address[7]~1_combout  = ( \u0|master_0|transacto|p2m|address[7]~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ))) # 
// (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ) ) ) # ( !\u0|master_0|transacto|p2m|address[7]~0_combout  & ( 
// (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ))) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[7]~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[7]~1 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \u0|master_0|transacto|p2m|address[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N40
dffeas \u0|master_0|transacto|p2m|address[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|WideOr3~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|WideOr3~0_combout  = ( !\u0|master_0|transacto|p2m|state.GET_EXTRA~q  & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & 
// !\u0|master_0|transacto|p2m|state.WRITE_WAIT~q )) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datad(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_EXTRA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|WideOr3~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|WideOr3~0 .lut_mask = 64'hA000A00000000000;
defparam \u0|master_0|transacto|p2m|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector5~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector5~0_combout  = (!\u0|master_0|transacto|p2m|WideOr3~0_combout  & !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q )

	.dataa(!\u0|master_0|transacto|p2m|WideOr3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector5~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector5~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \u0|master_0|transacto|p2m|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|unshifted_byteenable~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|unshifted_byteenable~0_combout  = ( \u0|master_0|transacto|p2m|counter [2] ) # ( !\u0|master_0|transacto|p2m|counter [2] & ( (((!\u0|master_0|transacto|p2m|Equal0~1_combout ) # (!\u0|master_0|transacto|p2m|Equal0~0_combout )) # 
// (\u0|master_0|transacto|p2m|counter [1])) # (\u0|master_0|transacto|p2m|counter [3]) ) )

	.dataa(!\u0|master_0|transacto|p2m|counter [3]),
	.datab(!\u0|master_0|transacto|p2m|counter [1]),
	.datac(!\u0|master_0|transacto|p2m|Equal0~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|unshifted_byteenable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable~0 .lut_mask = 64'hFFF7FFF7FFFFFFFF;
defparam \u0|master_0|transacto|p2m|unshifted_byteenable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|unshifted_byteenable[3]~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout  = ( \u0|master_0|transacto|p2m|unshifted_byteenable~0_combout  ) # ( !\u0|master_0|transacto|p2m|unshifted_byteenable~0_combout  & ( \u0|master_0|transacto|p2m|Equal10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|unshifted_byteenable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[3]~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[3]~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N34
dffeas \u0|master_0|transacto|p2m|unshifted_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|unshifted_byteenable[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|unshifted_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector5~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector5~1_combout  = ( !\u0|master_0|transacto|p2m|current_byte [1] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & (((\u0|master_0|transacto|p2m|unshifted_byteenable [0] & \u0|master_0|transacto|p2m|state.READ_ASSERT~q )) 
// # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|unshifted_byteenable [0]),
	.datac(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector5~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector5~1 .lut_mask = 64'h02AA02AA00000000;
defparam \u0|master_0|transacto|p2m|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector5~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector5~2_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( ((!\u0|master_0|transacto|p2m|Selector5~0_combout  & \u0|master_0|transacto|p2m|byteenable [0])) # 
// (\u0|master_0|transacto|p2m|Selector5~1_combout ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( ((\u0|master_0|transacto|p2m|byteenable [0] & ((!\u0|master_0|transacto|p2m|Selector5~0_combout ) # 
// (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q )))) # (\u0|master_0|transacto|p2m|Selector5~1_combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector5~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|Selector5~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|byteenable [0]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector5~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector5~2 .lut_mask = 64'h0FBF0FBF0FAF0FAF;
defparam \u0|master_0|transacto|p2m|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N56
dffeas \u0|master_0|transacto|p2m|byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|byteenable[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \u0|master_0|transacto|p2m|writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [3],\u0|master_0|transacto|p2m|writedata [2]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[24]~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[24]~3_combout  = ( \u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|current_byte [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|current_byte [1]),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[24]~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[24]~3 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|transacto|p2m|writedata[24]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N20
dffeas \u0|master_0|transacto|p2m|writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[26] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N26
dffeas \u0|master_0|transacto|p2m|unshifted_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|unshifted_byteenable~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|unshifted_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|unshifted_byteenable~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|unshifted_byteenable~2_combout  = ( \u0|master_0|transacto|p2m|counter [0] & ( \u0|master_0|transacto|p2m|counter [2] ) ) # ( !\u0|master_0|transacto|p2m|counter [0] & ( \u0|master_0|transacto|p2m|counter [2] ) ) # ( 
// \u0|master_0|transacto|p2m|counter [0] & ( !\u0|master_0|transacto|p2m|counter [2] & ( ((!\u0|master_0|transacto|p2m|Equal0~0_combout ) # ((!\u0|master_0|transacto|p2m|Equal0~1_combout ) # (\u0|master_0|transacto|p2m|counter [1]))) # 
// (\u0|master_0|transacto|p2m|counter [3]) ) ) ) # ( !\u0|master_0|transacto|p2m|counter [0] & ( !\u0|master_0|transacto|p2m|counter [2] & ( ((!\u0|master_0|transacto|p2m|Equal0~0_combout ) # (!\u0|master_0|transacto|p2m|Equal0~1_combout )) # 
// (\u0|master_0|transacto|p2m|counter [3]) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|counter [3]),
	.datab(!\u0|master_0|transacto|p2m|Equal0~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|Equal0~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|counter [1]),
	.datae(!\u0|master_0|transacto|p2m|counter [0]),
	.dataf(!\u0|master_0|transacto|p2m|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|unshifted_byteenable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable~2 .lut_mask = 64'hFDFDFDFFFFFFFFFF;
defparam \u0|master_0|transacto|p2m|unshifted_byteenable~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \u0|master_0|transacto|p2m|unshifted_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|unshifted_byteenable~2_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|unshifted_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|byteenable~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|byteenable~0_combout  = ( \u0|master_0|transacto|p2m|unshifted_byteenable [2] & ( \u0|master_0|transacto|p2m|current_byte [1] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|unshifted_byteenable 
// [1])) # (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|unshifted_byteenable [0]))) ) ) ) # ( !\u0|master_0|transacto|p2m|unshifted_byteenable [2] & ( \u0|master_0|transacto|p2m|current_byte [1] & ( 
// (!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|unshifted_byteenable [1])) # (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|unshifted_byteenable [0]))) ) ) ) # ( 
// \u0|master_0|transacto|p2m|unshifted_byteenable [2] & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( (\u0|master_0|transacto|p2m|byteenable [3]) # (\u0|master_0|transacto|p2m|current_byte [0]) ) ) ) # ( !\u0|master_0|transacto|p2m|unshifted_byteenable 
// [2] & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|byteenable [3]) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|byteenable [3]),
	.datac(!\u0|master_0|transacto|p2m|unshifted_byteenable [1]),
	.datad(!\u0|master_0|transacto|p2m|unshifted_byteenable [0]),
	.datae(!\u0|master_0|transacto|p2m|unshifted_byteenable [2]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|byteenable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|byteenable~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|byteenable~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \u0|master_0|transacto|p2m|byteenable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N43
dffeas \u0|master_0|transacto|p2m|unshifted_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|unshifted_byteenable~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|unshifted_byteenable[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|unshifted_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|unshifted_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector2~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector2~0_combout  = ( \u0|master_0|transacto|p2m|unshifted_byteenable [3] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// (\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & (\u0|master_0|transacto|p2m|byteenable~0_combout ))) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & 
// \u0|master_0|transacto|p2m|byteenable~0_combout )) # (\u0|master_0|transacto|p2m|current_byte [1]))) ) ) ) # ( !\u0|master_0|transacto|p2m|unshifted_byteenable [3] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( 
// (!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & (\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & (\u0|master_0|transacto|p2m|byteenable~0_combout ))) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// (((\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & \u0|master_0|transacto|p2m|byteenable~0_combout )) # (\u0|master_0|transacto|p2m|current_byte [1]))) ) ) ) # ( \u0|master_0|transacto|p2m|unshifted_byteenable [3] & ( 
// !\u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & ((!\u0|master_0|transacto|p2m|current_byte [1]) # (\u0|master_0|transacto|p2m|byteenable~0_combout ))) ) ) ) # ( 
// !\u0|master_0|transacto|p2m|unshifted_byteenable [3] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & (\u0|master_0|transacto|p2m|byteenable~0_combout  & \u0|master_0|transacto|p2m|current_byte [1])) 
// ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datac(!\u0|master_0|transacto|p2m|byteenable~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datae(!\u0|master_0|transacto|p2m|unshifted_byteenable [3]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector2~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector2~0 .lut_mask = 64'h0003330303570357;
defparam \u0|master_0|transacto|p2m|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector2~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector2~1_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( ((!\u0|master_0|transacto|p2m|Selector5~0_combout  & \u0|master_0|transacto|p2m|byteenable [3])) # 
// (\u0|master_0|transacto|p2m|Selector2~0_combout ) ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( ((\u0|master_0|transacto|p2m|byteenable [3] & ((!\u0|master_0|transacto|p2m|Selector5~0_combout ) # 
// (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q )))) # (\u0|master_0|transacto|p2m|Selector2~0_combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector5~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|Selector2~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|byteenable [3]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector2~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector2~1 .lut_mask = 64'h0FBF0FBF0FAF0FAF;
defparam \u0|master_0|transacto|p2m|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N59
dffeas \u0|master_0|transacto|p2m|byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|byteenable[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[27]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[27]~feeder_combout  = ( \u0|master_0|fifo|out_payload [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[27]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \u0|master_0|transacto|p2m|writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[27] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [27],\u0|master_0|transacto|p2m|writedata [26]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \u0|ocram_64k|wren~0 (
// Equation(s):
// \u0|ocram_64k|wren~0_combout  = ( !\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & \u0|master_0|transacto|p2m|write~q ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|master_0|transacto|p2m|write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|ocram_64k|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|ocram_64k|wren~0 .extended_lut = "off";
defparam \u0|ocram_64k|wren~0 .lut_mask = 64'h0303030300000000;
defparam \u0|ocram_64k|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1] = ( \u0|master_0|transacto|p2m|address [15] & ( \u0|ocram_64k|wren~0_combout  & ( (\u0|mm_interconnect_0|router|WideOr0~1_combout  & (\u0|mm_interconnect_0|router|WideOr0~2_combout  & 
// (!\u0|master_0|transacto|p2m|address [16] & \u0|mm_interconnect_0|router|WideOr0~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~1_combout ),
	.datab(!\u0|mm_interconnect_0|router|WideOr0~2_combout ),
	.datac(!\u0|master_0|transacto|p2m|address [16]),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|address [15]),
	.dataf(!\u0|ocram_64k|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[1] .extended_lut = "off";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 64'h0000000000000010;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \u0|ocram_64k|wren~1 (
// Equation(s):
// \u0|ocram_64k|wren~1_combout  = ( \u0|ocram_64k|wren~0_combout  & ( ((!\u0|mm_interconnect_0|router|WideOr0~2_combout ) # ((!\u0|mm_interconnect_0|router|WideOr0~1_combout ) # (!\u0|mm_interconnect_0|router|WideOr0~0_combout ))) # 
// (\u0|master_0|transacto|p2m|address [16]) ) ) # ( !\u0|ocram_64k|wren~0_combout  )

	.dataa(!\u0|master_0|transacto|p2m|address [16]),
	.datab(!\u0|mm_interconnect_0|router|WideOr0~2_combout ),
	.datac(!\u0|mm_interconnect_0|router|WideOr0~1_combout ),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|ocram_64k|wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|ocram_64k|wren~1 .extended_lut = "off";
defparam \u0|ocram_64k|wren~1 .lut_mask = 64'hFFFFFFFFFFFDFFFD;
defparam \u0|ocram_64k|wren~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [26]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0] = ( !\u0|master_0|transacto|p2m|address [15] & ( \u0|ocram_64k|wren~0_combout  & ( (\u0|mm_interconnect_0|router|WideOr0~1_combout  & (\u0|mm_interconnect_0|router|WideOr0~2_combout  & 
// (!\u0|master_0|transacto|p2m|address [16] & \u0|mm_interconnect_0|router|WideOr0~0_combout ))) ) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~1_combout ),
	.datab(!\u0|mm_interconnect_0|router|WideOr0~2_combout ),
	.datac(!\u0|master_0|transacto|p2m|address [16]),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|address [15]),
	.dataf(!\u0|ocram_64k|wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[0] .extended_lut = "off";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 64'h0000000000100000;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [26]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~31 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58~portadataout ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26~portadataout ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a58~portadataout ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .lut_mask = 64'h0505050511111111;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0 (
// Equation(s):
// \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0_combout  = ( !\u0|master_0|transacto|p2m|address [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N26
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [31] & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'h0000000055555555;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~32 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [26])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [26]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|out_data~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|out_data~0_combout  = (!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q  & !\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|out_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|out_data~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u0|master_0|transacto|p2m|out_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \u0|master_0|transacto|p2m|read_data_buffer[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[18] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[23]~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[23]~2_combout  = ( !\u0|master_0|transacto|p2m|current_byte [0] & ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|current_byte [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|current_byte [0]),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[23]~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[23]~2 .lut_mask = 64'h000000000F0F0000;
defparam \u0|master_0|transacto|p2m|writedata[23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N26
dffeas \u0|master_0|transacto|p2m|writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[18] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector3~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector3~0_combout  = ( \u0|master_0|transacto|p2m|current_byte [1] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|unshifted_byteenable [0]) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [1] & 
// ( (!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|unshifted_byteenable [2])) # (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|unshifted_byteenable [1]))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|unshifted_byteenable [0]),
	.datac(!\u0|master_0|transacto|p2m|unshifted_byteenable [2]),
	.datad(!\u0|master_0|transacto|p2m|unshifted_byteenable [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector3~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector3~0 .lut_mask = 64'h0A5F0A5F22222222;
defparam \u0|master_0|transacto|p2m|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector3~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector3~1_combout  = ( \u0|master_0|transacto|p2m|Selector3~0_combout  & ( ((\u0|master_0|transacto|p2m|WideOr3~0_combout  & \u0|master_0|transacto|p2m|byteenable [2])) # (\u0|master_0|transacto|p2m|state.READ_ASSERT~q ) ) ) # 
// ( !\u0|master_0|transacto|p2m|Selector3~0_combout  & ( (\u0|master_0|transacto|p2m|WideOr3~0_combout  & \u0|master_0|transacto|p2m|byteenable [2]) ) )

	.dataa(!\u0|master_0|transacto|p2m|WideOr3~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datac(!\u0|master_0|transacto|p2m|byteenable [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector3~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector3~1 .lut_mask = 64'h0505050537373737;
defparam \u0|master_0|transacto|p2m|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector3~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector3~2_combout  = ( !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( (((\u0|master_0|transacto|p2m|byteenable [2] & (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ))) # (\u0|master_0|transacto|p2m|Selector3~1_combout )) ) ) # ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( ((((!\u0|master_0|transacto|p2m|current_byte [0] & 
// \u0|master_0|transacto|p2m|current_byte [1])) # (\u0|master_0|transacto|p2m|Selector3~1_combout ))) # (\u0|master_0|transacto|p2m|byteenable [2]) ) )

	.dataa(!\u0|master_0|transacto|p2m|byteenable [2]),
	.datab(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datae(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.dataf(!\u0|master_0|transacto|p2m|Selector3~1_combout ),
	.datag(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector3~2 .extended_lut = "on";
defparam \u0|master_0|transacto|p2m|Selector3~2 .lut_mask = 64'h05005D5DFFFFFFFF;
defparam \u0|master_0|transacto|p2m|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N38
dffeas \u0|master_0|transacto|p2m|byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|byteenable[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [18]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [18]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~33 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( 
// (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50~portadataout  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18~portadataout  & ( (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .lut_mask = 64'h0000000F00F000FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \u0|master_0|transacto|p2m|writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[19] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [19],\u0|master_0|transacto|p2m|writedata [18]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y11_N59
dffeas \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|address [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre [29]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~34 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [18] & ( \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [18] & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) ) # ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [18] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ) # 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [18] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout ),
	.datad(gnd),
	.datae(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [18]),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .lut_mask = 64'h0F0F3F3FFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N38
dffeas \u0|master_0|transacto|p2m|read_data_buffer[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[10] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[15]~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[15]~1_combout  = ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|current_byte [0] & ( !\u0|master_0|transacto|p2m|current_byte [1] ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[15]~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[15]~1 .lut_mask = 64'h000000000000AAAA;
defparam \u0|master_0|transacto|p2m|writedata[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N47
dffeas \u0|master_0|transacto|p2m|writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[10] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector4~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector4~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( ((\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & 
// \u0|master_0|transacto|p2m|unshifted_byteenable [1])) # (\u0|master_0|transacto|p2m|current_byte [0]) ) ) ) # ( !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( 
// (\u0|master_0|transacto|p2m|state.READ_ASSERT~q  & ((!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|unshifted_byteenable [1])) # (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|unshifted_byteenable 
// [0]))))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|state.READ_ASSERT~q ),
	.datac(!\u0|master_0|transacto|p2m|unshifted_byteenable [1]),
	.datad(!\u0|master_0|transacto|p2m|unshifted_byteenable [0]),
	.datae(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector4~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector4~0 .lut_mask = 64'h0213575700000000;
defparam \u0|master_0|transacto|p2m|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector4~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector4~1_combout  = ( \u0|master_0|transacto|p2m|byteenable [1] & ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( ((\u0|master_0|transacto|p2m|Selector4~0_combout ) # 
// (\u0|master_0|transacto|p2m|WideOr3~0_combout )) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) ) # ( !\u0|master_0|transacto|p2m|byteenable [1] & ( \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( 
// \u0|master_0|transacto|p2m|Selector4~0_combout  ) ) ) # ( \u0|master_0|transacto|p2m|byteenable [1] & ( !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( (((\u0|master_0|transacto|p2m|Selector4~0_combout ) # 
// (\u0|master_0|transacto|p2m|WideOr3~0_combout )) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q )) # (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ) ) ) ) # ( !\u0|master_0|transacto|p2m|byteenable [1] & ( 
// !\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & ( \u0|master_0|transacto|p2m|Selector4~0_combout  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|WideOr3~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|Selector4~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|byteenable [1]),
	.dataf(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector4~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector4~1 .lut_mask = 64'h00FF7FFF00FF5FFF;
defparam \u0|master_0|transacto|p2m|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N50
dffeas \u0|master_0|transacto|p2m|byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|byteenable[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N14
dffeas \u0|master_0|transacto|p2m|writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[11] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [11],\u0|master_0|transacto|p2m|writedata [10]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [10]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [10]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~29 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout  = (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10~portadataout )) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42~portadataout )))))

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a42~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .lut_mask = 64'h0213021302130213;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~30 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout  & ( 
// (!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [10]))) # 
// (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [10])) # 
// (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ))) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [10]),
	.datad(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .lut_mask = 64'h03570357FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \u0|master_0|transacto|p2m|read_data_buffer[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector78~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector78~1_combout  = ( \u0|master_0|transacto|p2m|read_data_buffer [2] & ( (!\u0|master_0|transacto|p2m|current_byte [1]) # ((!\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|read_data_buffer 
// [10]))) # (\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|read_data_buffer [18]))) ) ) # ( !\u0|master_0|transacto|p2m|read_data_buffer [2] & ( (\u0|master_0|transacto|p2m|current_byte [1] & 
// ((!\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|read_data_buffer [10]))) # (\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|read_data_buffer [18])))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datac(!\u0|master_0|transacto|p2m|read_data_buffer [18]),
	.datad(!\u0|master_0|transacto|p2m|read_data_buffer [10]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector78~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector78~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector78~1 .lut_mask = 64'h01230123CDEFCDEF;
defparam \u0|master_0|transacto|p2m|Selector78~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector78~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector78~0_combout  = ( \u0|master_0|transacto|p2m|counter [10] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|command [2])))) 
// # (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|current_byte [1]) # ((\u0|master_0|transacto|p2m|counter [2])))) ) ) ) # ( !\u0|master_0|transacto|p2m|counter [10] & ( \u0|master_0|transacto|p2m|current_byte 
// [0] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|command [2])))) # (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (\u0|master_0|transacto|p2m|current_byte [1] & 
// ((\u0|master_0|transacto|p2m|counter [2])))) ) ) ) # ( \u0|master_0|transacto|p2m|counter [10] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|command 
// [2])))) # (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|counter [2])))) ) ) ) # ( !\u0|master_0|transacto|p2m|counter [10] & ( 
// !\u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|command [2])))) # (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & 
// (\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|counter [2])))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|command [2]),
	.datad(!\u0|master_0|transacto|p2m|counter [2]),
	.datae(!\u0|master_0|transacto|p2m|counter [10]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector78~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector78~0 .lut_mask = 64'h0C1D0C1D0C1D2E3F;
defparam \u0|master_0|transacto|p2m|Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [2]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X27_Y8_N14
dffeas \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \u0|led_pio|always0~1 (
// Equation(s):
// \u0|led_pio|always0~1_combout  = ( !\u0|master_0|transacto|p2m|address [3] & ( (!\u0|master_0|transacto|p2m|address [2] & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1] & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & \u0|led_pio|always0~0_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [2]),
	.datab(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [1]),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datad(!\u0|led_pio|always0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~1 .extended_lut = "off";
defparam \u0|led_pio|always0~1 .lut_mask = 64'h0080008000000000;
defparam \u0|led_pio|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N52
dffeas \u0|led_pio|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|writedata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[2] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N33
cyclonev_lcell_comb \u0|led_pio|readdata[2] (
// Equation(s):
// \u0|led_pio|readdata [2] = ( !\u0|master_0|transacto|p2m|address [3] & ( \u0|led_pio|data_out [2] & ( !\u0|master_0|transacto|p2m|address [2] ) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|address [3]),
	.dataf(!\u0|led_pio|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[2] .extended_lut = "off";
defparam \u0|led_pio|readdata[2] .lut_mask = 64'h00000000AAAA0000;
defparam \u0|led_pio|readdata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N34
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switch[2]~input (
	.i(switch[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[2]~input_o ));
// synopsys translate_off
defparam \switch[2]~input .bus_hold = "false";
defparam \switch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \u0|switch_pio|read_mux_out[2] (
// Equation(s):
// \u0|switch_pio|read_mux_out [2] = ( \switch[2]~input_o  & ( !\u0|master_0|transacto|p2m|address [2] & ( !\u0|master_0|transacto|p2m|address [3] ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\switch[2]~input_o ),
	.dataf(!\u0|master_0|transacto|p2m|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|switch_pio|read_mux_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|switch_pio|read_mux_out[2] .extended_lut = "off";
defparam \u0|switch_pio|read_mux_out[2] .lut_mask = 64'h0000CCCC00000000;
defparam \u0|switch_pio|read_mux_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \u0|switch_pio|readdata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|switch_pio|read_mux_out [2]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch_pio|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch_pio|readdata[2] .is_wysiwyg = "true";
defparam \u0|switch_pio|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N8
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|switch_pio|readdata [2]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector78~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector78~2_combout  = ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [2])))) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2] & ((!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [2])))) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [2]),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [2]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector78~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector78~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector78~2 .lut_mask = 64'hFAC8FAC800000000;
defparam \u0|master_0|transacto|p2m|Selector78~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [2]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector78~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector78~3_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (!\u0|master_0|transacto|p2m|Selector78~2_combout ) # 
// ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2~portadataout )))) ) ) # ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34~portadataout  & ( (!\u0|master_0|transacto|p2m|Selector78~2_combout ) # ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2~portadataout  & 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u0|master_0|transacto|p2m|Selector78~2_combout ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector78~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector78~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector78~3 .lut_mask = 64'hFF10FF10FF13FF13;
defparam \u0|master_0|transacto|p2m|Selector78~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector78~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector78~4_combout  = ( !\u0|master_0|transacto|p2m|out_data~0_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((((\u0|ocram_16b|the_altsyncram|auto_generated|q_a [2] & 
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|master_0|transacto|p2m|Selector78~3_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (((\u0|master_0|transacto|p2m|Selector78~1_combout )))) 
// ) ) # ( \u0|master_0|transacto|p2m|out_data~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (((\u0|master_0|transacto|p2m|Selector78~0_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// (\u0|master_0|transacto|p2m|Selector78~1_combout ))) ) )

	.dataa(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [2]),
	.datab(!\u0|master_0|transacto|p2m|Selector78~1_combout ),
	.datac(!\u0|master_0|transacto|p2m|Selector78~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datae(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector78~3_combout ),
	.datag(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector78~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector78~4 .extended_lut = "on";
defparam \u0|master_0|transacto|p2m|Selector78~4 .lut_mask = 64'h05330F33FF330F33;
defparam \u0|master_0|transacto|p2m|Selector78~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|out_data[4]~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|out_data[4]~1_combout  = ( !\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & 
// (!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q  & (!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & !\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_CMD_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ),
	.datae(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|out_data[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[4]~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|out_data[4]~1 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|transacto|p2m|out_data[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|out_data[4]~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|out_data[4]~2_combout  = ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (\u0|master_0|p2b|in_ready~combout  & (!\u0|master_0|transacto|p2m|out_data[4]~1_combout  & 
// (!\u0|master_0|transacto|p2m|current_byte [1] $ (!\u0|master_0|transacto|p2m|current_byte [0])))) ) ) ) # ( !\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( 
// (!\u0|master_0|transacto|p2m|out_data[4]~1_combout  & ((\u0|master_0|transacto|p2m|current_byte [0]) # (\u0|master_0|transacto|p2m|current_byte [1]))) ) ) ) # ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & ( 
// !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (\u0|master_0|p2b|in_ready~combout  & (!\u0|master_0|transacto|p2m|out_data[4]~1_combout  & ((!\u0|master_0|transacto|p2m|current_byte [1]) # (!\u0|master_0|transacto|p2m|current_byte [0])))) ) ) ) 
// # ( !\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|out_data[4]~1_combout  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|p2b|in_ready~combout ),
	.datac(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datad(!\u0|master_0|transacto|p2m|out_data[4]~1_combout ),
	.datae(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|out_data[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[4]~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|out_data[4]~2 .lut_mask = 64'hFF0032005F001200;
defparam \u0|master_0|transacto|p2m|out_data[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|out_data[4]~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|out_data[4]~3_combout  = ( \u0|master_0|transacto|p2m|out_data[4]~2_combout  & ( (!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) # ((\u0|master_0|transacto|p2m|enable~combout  & 
// !\u0|master_0|transacto|p2m|Equal2~0_combout )) ) )

	.dataa(!\u0|master_0|transacto|p2m|enable~combout ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_data[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|out_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[4]~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|out_data[4]~3 .lut_mask = 64'h00000000FF50FF50;
defparam \u0|master_0|transacto|p2m|out_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|out_data[4]~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|out_data[4]~4_combout  = ( \u0|master_0|transacto|p2m|out_data[4]~3_combout  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ) # ((\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout  & 
// \u0|master_0|transacto|p2m|last_trans~q )) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~combout ),
	.datac(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_data[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[4]~4 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|out_data[4]~4 .lut_mask = 64'h00000000ABABABAB;
defparam \u0|master_0|transacto|p2m|out_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N37
dffeas \u0|master_0|transacto|p2m|out_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector78~4_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[2] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[25]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[25]~feeder_combout  = ( \u0|master_0|fifo|out_payload [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[25]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \u0|master_0|transacto|p2m|writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[25] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [25]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [25]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~37 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57~portadataout  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25~portadataout ) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57~portadataout  & ( 
// (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25~portadataout )) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~37 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~37 .lut_mask = 64'h0022002211331133;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[24]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[24]~feeder_combout  = ( \u0|master_0|fifo|out_payload [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[24]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \u0|master_0|transacto|p2m|writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[24] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [25],\u0|master_0|transacto|p2m|writedata [24]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~38 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [25])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout ),
	.datad(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [25]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~38 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~38 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N47
dffeas \u0|master_0|transacto|p2m|read_data_buffer[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~38_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[17] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \u0|master_0|transacto|p2m|writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[9] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [9]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [9]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~35 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41~portadataout  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ( 
// \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41~portadataout  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9~portadataout  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a41~portadataout ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .lut_mask = 64'h00000F0F05050505;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[8]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[8]~feeder_combout  = ( \u0|master_0|fifo|out_payload [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[8]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N35
dffeas \u0|master_0|transacto|p2m|writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[8] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [9],\u0|master_0|transacto|p2m|writedata [8]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N27
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~36 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [9] ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  & ( 
// \u0|ocram_16b|the_altsyncram|auto_generated|q_a [9] & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  & ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [9] ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout  & ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [9] & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout ),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .lut_mask = 64'h00FFFFFF33FFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \u0|master_0|transacto|p2m|read_data_buffer[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \u0|master_0|transacto|p2m|writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[17] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [17]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [17]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~39 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout  = (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17~portadataout ))) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49~portadataout ))))

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~39 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~39 .lut_mask = 64'h0123012301230123;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[16]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[16]~feeder_combout  = ( \u0|master_0|fifo|out_payload [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[16]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N56
dffeas \u0|master_0|transacto|p2m|writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[16] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [17],\u0|master_0|transacto|p2m|writedata [16]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N42
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~40 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [17])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout ),
	.datad(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [17]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~40 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~40 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N44
dffeas \u0|master_0|transacto|p2m|read_data_buffer[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~40_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[9] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector79~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector79~1_combout  = ( \u0|master_0|transacto|p2m|read_data_buffer [9] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & (((\u0|master_0|transacto|p2m|read_data_buffer [1])))) # (\u0|master_0|transacto|p2m|current_byte [1] 
// & ((!\u0|master_0|transacto|p2m|current_byte [0]) # ((\u0|master_0|transacto|p2m|read_data_buffer [17])))) ) ) # ( !\u0|master_0|transacto|p2m|read_data_buffer [9] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & 
// (((\u0|master_0|transacto|p2m|read_data_buffer [1])))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|read_data_buffer [17]))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datac(!\u0|master_0|transacto|p2m|read_data_buffer [17]),
	.datad(!\u0|master_0|transacto|p2m|read_data_buffer [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector79~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector79~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector79~1 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \u0|master_0|transacto|p2m|Selector79~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector79~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector79~0_combout  = ( \u0|master_0|transacto|p2m|command [1] & ( \u0|master_0|transacto|p2m|counter [1] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # (((\u0|master_0|transacto|p2m|current_byte [0] & 
// \u0|master_0|transacto|p2m|counter [9])) # (\u0|master_0|transacto|p2m|current_byte [1])) ) ) ) # ( !\u0|master_0|transacto|p2m|command [1] & ( \u0|master_0|transacto|p2m|counter [1] & ( (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & 
// (((\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|counter [9])) # (\u0|master_0|transacto|p2m|current_byte [1]))) ) ) ) # ( \u0|master_0|transacto|p2m|command [1] & ( !\u0|master_0|transacto|p2m|counter [1] & ( 
// (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # ((\u0|master_0|transacto|p2m|current_byte [0] & (!\u0|master_0|transacto|p2m|current_byte [1] & \u0|master_0|transacto|p2m|counter [9]))) ) ) ) # ( !\u0|master_0|transacto|p2m|command [1] & 
// ( !\u0|master_0|transacto|p2m|counter [1] & ( (\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|current_byte [1] & \u0|master_0|transacto|p2m|counter [9]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(!\u0|master_0|transacto|p2m|counter [9]),
	.datae(!\u0|master_0|transacto|p2m|command [1]),
	.dataf(!\u0|master_0|transacto|p2m|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector79~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector79~0 .lut_mask = 64'h0010CCDC0313CFDF;
defparam \u0|master_0|transacto|p2m|Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N21
cyclonev_lcell_comb \u0|switch_pio|read_mux_out[1] (
// Equation(s):
// \u0|switch_pio|read_mux_out [1] = ( \switch[1]~input_o  & ( (!\u0|master_0|transacto|p2m|address [2] & !\u0|master_0|transacto|p2m|address [3]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [2]),
	.datac(!\u0|master_0|transacto|p2m|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switch[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|switch_pio|read_mux_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|switch_pio|read_mux_out[1] .extended_lut = "off";
defparam \u0|switch_pio|read_mux_out[1] .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|switch_pio|read_mux_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y10_N23
dffeas \u0|switch_pio|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|switch_pio|read_mux_out [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch_pio|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch_pio|readdata[1] .is_wysiwyg = "true";
defparam \u0|switch_pio|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N44
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|switch_pio|readdata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \u0|master_0|transacto|p2m|writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y8_N34
dffeas \u0|led_pio|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|writedata [1]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[1] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \u0|led_pio|readdata[1] (
// Equation(s):
// \u0|led_pio|readdata [1] = ( \u0|led_pio|data_out [1] & ( (!\u0|master_0|transacto|p2m|address [2] & !\u0|master_0|transacto|p2m|address [3]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [2]),
	.datac(!\u0|master_0|transacto|p2m|address [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[1] .extended_lut = "off";
defparam \u0|led_pio|readdata[1] .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|led_pio|readdata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [1]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector79~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector79~3_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [1] & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( (!\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (((\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (((\u0|master_0|transacto|p2m|Selector79~0_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [1] & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( (!\u0|master_0|transacto|p2m|out_data~0_combout  
// & (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|master_0|transacto|p2m|out_data~0_combout  & ((\u0|master_0|transacto|p2m|Selector79~0_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [1] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( (!\u0|master_0|transacto|p2m|out_data~0_combout  & 
// ((\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\u0|master_0|transacto|p2m|out_data~0_combout  & (\u0|master_0|transacto|p2m|Selector79~0_combout )) ) ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [1] & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1] & ( (\u0|master_0|transacto|p2m|out_data~0_combout  & \u0|master_0|transacto|p2m|Selector79~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|Selector79~0_combout ),
	.datad(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [1]),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector79~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector79~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector79~3 .lut_mask = 64'h030303CF474747CF;
defparam \u0|master_0|transacto|p2m|Selector79~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [1]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [1]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector79~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector79~4_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( 
// (!\u0|master_0|transacto|p2m|Selector79~3_combout  & (((\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0] & !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # (\u0|master_0|transacto|p2m|out_data~0_combout ))) ) ) ) # 
// ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( !\u0|master_0|transacto|p2m|Selector79~3_combout  ) ) ) # ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( (!\u0|master_0|transacto|p2m|Selector79~3_combout  & 
// (((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]) # (!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33~portadataout )) # (\u0|master_0|transacto|p2m|out_data~0_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout  & ( !\u0|master_0|transacto|p2m|Selector79~3_combout  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|Selector79~3_combout ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a33~portadataout ),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector79~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector79~4 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector79~4 .lut_mask = 64'hCCCCCCC4CCCC4C44;
defparam \u0|master_0|transacto|p2m|Selector79~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [1],\u0|master_0|transacto|p2m|writedata [0]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector79~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector79~2_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [1] & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// ((!\u0|master_0|transacto|p2m|out_data~0_combout ) # ((!\u0|master_0|transacto|p2m|Selector79~4_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (((\u0|master_0|transacto|p2m|Selector79~1_combout )))) ) ) ) # ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [1] & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((!\u0|master_0|transacto|p2m|Selector79~4_combout 
// ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (\u0|master_0|transacto|p2m|Selector79~1_combout )) ) ) ) # ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [1] & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((!\u0|master_0|transacto|p2m|Selector79~4_combout ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// (\u0|master_0|transacto|p2m|Selector79~1_combout )) ) ) ) # ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [1] & ( 
// (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((!\u0|master_0|transacto|p2m|Selector79~4_combout ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (\u0|master_0|transacto|p2m|Selector79~1_combout )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datac(!\u0|master_0|transacto|p2m|Selector79~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|Selector79~4_combout ),
	.datae(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector79~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector79~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector79~2 .lut_mask = 64'hCF03CF03CF03CF8B;
defparam \u0|master_0|transacto|p2m|Selector79~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N43
dffeas \u0|master_0|transacto|p2m|out_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector79~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~5 (
// Equation(s):
// \u0|master_0|p2b|in_ready~5_combout  = ( \u0|master_0|transacto|p2m|out_data [1] & ( \u0|master_0|transacto|p2m|out_data [2] ) ) # ( !\u0|master_0|transacto|p2m|out_data [1] & ( !\u0|master_0|transacto|p2m|out_data [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|out_data [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~5 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~5 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \u0|master_0|p2b|in_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector82~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector82~0_combout  = ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (!\u0|master_0|p2b|in_ready~combout  & ((((\u0|master_0|transacto|p2m|out_endofpacket~q ))))) # (\u0|master_0|p2b|in_ready~combout  & 
// (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|current_byte [0]))))) ) ) # ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( 
// (((\u0|master_0|transacto|p2m|Equal10~0_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|Equal10~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|out_endofpacket~q ),
	.datae(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(!\u0|master_0|p2b|in_ready~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector82~0 .extended_lut = "on";
defparam \u0|master_0|transacto|p2m|Selector82~0 .lut_mask = 64'h01F10F0F00F00F0F;
defparam \u0|master_0|transacto|p2m|Selector82~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \u0|master_0|transacto|p2m|out_endofpacket (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_endofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_endofpacket .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_endofpacket .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~2  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [2] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~6  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~10  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [2] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~6  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~10  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~18  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~10  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17_sumout 

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6_combout  = !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  $ 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3])

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 .lut_mask = 64'hC3C3C3C3C3C3C3C3;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 .lut_mask = 64'h1000100000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 .lut_mask = 64'h0555055500550055;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 .lut_mask = 64'h0000080000000008;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N53
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2] ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2] $ (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0_combout ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 .lut_mask = 64'h1000100000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N59
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3] ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3] $ (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1]),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 .lut_mask = 64'h5AF05AF0F0F0F0F0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1_combout  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 .lut_mask = 64'h0040004000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 .lut_mask = 64'h0000000080808080;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout )))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 .lut_mask = 64'hF000F000F200F200;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 .lut_mask = 64'h1111111151115111;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N20
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~18  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~22  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 .lut_mask = 64'h0A0A0A0AF5F5F5F5;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N5
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~22  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~26  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~22  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25_sumout 

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5] & ( 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 .lut_mask = 64'h00220022FFDDFFDD;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N2
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [6] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~26  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~30  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [6] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~26  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6] ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6] $ (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5])))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 .lut_mask = 64'h3336333633333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [7] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~30  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~34  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [7] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~30  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33_sumout 

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [4]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [6]),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 .lut_mask = 64'h0000000000110011;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7] $ (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7] ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7]),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 .lut_mask = 64'h55555555A5A5A5A5;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N23
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [8] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [8] ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 .lut_mask = 64'h00FF00FF00BB00BB;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17 .lut_mask = 64'h0000000055555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset [7]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 .lut_mask = 64'h0000000001000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE_q  ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~34  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout )))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~17_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13_sumout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 .lut_mask = 64'h33FF33FF135FB3FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N19
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [5] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [3] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [7] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [6] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [4] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [7]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [6]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE_q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [5]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 .lut_mask = 64'h0000000022222222;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ))) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 .lut_mask = 64'h5050515072727372;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 .lut_mask = 64'h2000000020000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  & 
// (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout )))) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  $ (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout ) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout )))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 .lut_mask = 64'h5556555050525050;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout  ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 .lut_mask = 64'h0000333700003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout ))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout )))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ))))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 .lut_mask = 64'h3327337722272277;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N7
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 .lut_mask = 64'hFFFFFFFFBFFFBFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [1] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~2  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~6  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [1] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5_sumout 

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [1] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [2] ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 .lut_mask = 64'h0080000000800000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q )) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 .lut_mask = 64'h0000010010101110;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 .lut_mask = 64'h0000000004000400;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 .lut_mask = 64'h000F000F003F003F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1] $ (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0])))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 .lut_mask = 64'h0000000000090000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N35
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 .lut_mask = 64'h7777777788888888;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0_combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 .lut_mask = 64'h0000000004000400;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y1_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3]~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [0]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1 .lut_mask = 64'h0004000400000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout  & ( ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout  & ( 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout )))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 .lut_mask = 64'h00A800AA0FAF0FAF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  = (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 .lut_mask = 64'h000F000F000F000F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( 
// !VCC ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~30  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC 
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0 .lut_mask = 64'h0050005000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~30  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~6  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~30  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~6  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~10  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~6  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9_sumout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9_sumout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ))) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9_sumout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4 .lut_mask = 64'h0000FFFF47477777;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~10  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~14  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~10  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout  & ( ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5 .lut_mask = 64'h00AA11FF55FF11FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~14  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~18  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ( ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4]) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17_sumout ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6 .lut_mask = 64'h2727272733773377;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~18  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~22  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~18  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21_sumout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21_sumout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21_sumout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7 .lut_mask = 64'h1111BBBB0505FFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~22  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~26  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~22  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  
// & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25_sumout )) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6] ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25_sumout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25_sumout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8 .lut_mask = 64'h1B1B0F0F1B1B5F5F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~26  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~2  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1_sumout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2 .lut_mask = 64'h50505F5F57575757;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~2  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~46  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~46  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~50  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~46  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~50  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~58  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~50  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [11] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~58  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~54  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [11] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N35
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~54  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~34  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [13] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~34  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~42  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [13] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~34  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [14] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~42  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~38  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [14] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~42  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~38  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~74  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~38  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~74  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~70  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~74  ))

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 .lut_mask = 64'h0000000000003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~70  ))
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~66  = CARRY(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~70  ))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65_sumout ),
	.cout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 .lut_mask = 64'h0000000000005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N53
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61_sumout  = SUM(( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18] ) + ( VCC ) + ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 .lut_mask = 64'h0000000000000F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61_sumout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18])))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ) # 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout )))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61_sumout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18] & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout )))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [18]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11 .lut_mask = 64'h0B0A0B0A4F4E4F4E;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder_combout  = ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7] ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ))) ) ) 
// ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ))) ) ) 
// )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 .lut_mask = 64'h1313131313131311;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N56
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N44
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37_sumout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [0]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [0]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout  & 
// ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout  )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1 .lut_mask = 64'hFFFFFFFF00100010;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  
// & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29_sumout ))) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q  ) ) ) 
// # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29_sumout ))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29_sumout ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9 .lut_mask = 64'h2727333327277777;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & 
// ( ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1]) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1])) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5_sumout ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5_sumout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3 .lut_mask = 64'h550F550F55775577;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [1]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [4]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [6]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [5]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [2]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N53
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N44
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]) # ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 .lut_mask = 64'h00000000EFEFEFEF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  $ 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1])))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 .lut_mask = 64'h8888000084020080;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16])) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [15]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [16]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 .lut_mask = 64'hC000C00000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0])))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12])) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13]~DUPLICATE_q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [12]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14]~DUPLICATE_q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 .lut_mask = 64'hF0000000F3711000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout ) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1_combout ))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1_combout ))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 .lut_mask = 64'h000000000000FF8E;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]) # ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2])))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2])) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [8]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 .lut_mask = 64'h0000A0008888E888;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0 .lut_mask = 64'h00000000F000F000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]))) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10] & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q  $ (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]))))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1] & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2])))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 .lut_mask = 64'h0000A86A00000200;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1_combout  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2_combout  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2_combout  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9]) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0_combout ))))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1_combout  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [9]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[9]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 .lut_mask = 64'h5555555510511051;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q )))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0] & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [2]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter [0]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8 .lut_mask = 64'h00F088F000F000F0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0] & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [0]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 .lut_mask = 64'h3030303000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout )))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9 .lut_mask = 64'h0000020200F002F2;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [0]),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 .lut_mask = 64'h0000000005050505;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2 .lut_mask = 64'h3030303030753075;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & ( ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout ) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout )))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr~combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 .lut_mask = 64'h01030103FDFF0103;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ) # ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7])))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 .lut_mask = 64'h0000000033333323;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3_combout )) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2_combout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3_combout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 .lut_mask = 64'h0000000305050507;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N44
dffeas \u0|master_0|transacto|p2m|writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[6] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \u0|master_0|transacto|p2m|writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[7] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [7],\u0|master_0|transacto|p2m|writedata [6]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [7]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [7]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector73~5 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector73~5_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39~portadataout ))) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7~portadataout  & ( 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0] & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39~portadataout  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a39~portadataout ),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector73~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector73~5 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector73~5 .lut_mask = 64'h0003000300CF00CF;
defparam \u0|master_0|transacto|p2m|Selector73~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector73~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector73~0_combout  = ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & !\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & (!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|out_data~0_combout ) # 
// (\u0|master_0|transacto|p2m|state.RETURN_PACKET~q )))) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.datab(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datac(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector73~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector73~0 .lut_mask = 64'hC400C400CC00CC00;
defparam \u0|master_0|transacto|p2m|Selector73~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector73~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector73~1_combout  = ( \u0|master_0|transacto|p2m|out_data [7] & ( \u0|master_0|transacto|p2m|current_byte [1] & ( (!\u0|master_0|transacto|p2m|Selector73~0_combout ) # ((\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & 
// ((!\u0|master_0|p2b|in_ready~combout ) # (\u0|master_0|transacto|p2m|current_byte [0])))) ) ) ) # ( \u0|master_0|transacto|p2m|out_data [7] & ( !\u0|master_0|transacto|p2m|current_byte [1] & ( (!\u0|master_0|transacto|p2m|Selector73~0_combout ) # 
// ((\u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & !\u0|master_0|p2b|in_ready~combout )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.datab(!\u0|master_0|p2b|in_ready~combout ),
	.datac(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datad(!\u0|master_0|transacto|p2m|Selector73~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|out_data [7]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector73~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector73~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector73~1 .lut_mask = 64'h0000FF440000FF45;
defparam \u0|master_0|transacto|p2m|Selector73~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[31]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[31]~feeder_combout  = ( \u0|master_0|fifo|out_payload [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[31]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \u0|master_0|transacto|p2m|writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[31] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [31]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [31]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63~portadataout  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31~portadataout ) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63~portadataout  & ( 
// (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31~portadataout )) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'h000A000A050F050F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N50
dffeas \u0|master_0|transacto|p2m|writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[30] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [31],\u0|master_0|transacto|p2m|writedata [30]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [31] ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( 
// \u0|ocram_16b|the_altsyncram|auto_generated|q_a [31] & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [31] ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [31] & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'h0F0FFFFF3F3FFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N52
dffeas \u0|master_0|transacto|p2m|read_data_buffer[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[23] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[14]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[14]~feeder_combout  = ( \u0|master_0|fifo|out_payload [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[14]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N44
dffeas \u0|master_0|transacto|p2m|writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[14] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N53
dffeas \u0|master_0|transacto|p2m|writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[15] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [15],\u0|master_0|transacto|p2m|writedata [14]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [15]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [15]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47~portadataout ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( 
// \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47~portadataout ) ) ) ) # ( 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15~portadataout  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a47~portadataout ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h0000555505050505;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( 
// !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ) # (\u0|ocram_16b|the_altsyncram|auto_generated|q_a 
// [15]) ) ) ) # ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [15]),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'h0F0FFFFF3F3FFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N38
dffeas \u0|master_0|transacto|p2m|read_data_buffer[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[23]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[23]~feeder_combout  = ( \u0|master_0|fifo|out_payload [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[23]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N56
dffeas \u0|master_0|transacto|p2m|writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[23] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [23]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [23]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[22]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[22]~feeder_combout  = ( \u0|master_0|fifo|out_payload [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|out_payload [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[22]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N2
dffeas \u0|master_0|transacto|p2m|writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[22] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [23],\u0|master_0|transacto|p2m|writedata [22]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [23] & ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a 
// [23] & ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23~portadataout ))) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [23] & ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23~portadataout ))) # 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55~portadataout )))) ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [23] & ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23~portadataout ))) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55~portadataout )))) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a55~portadataout ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [23]),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'h001B001B001BFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N35
dffeas \u0|master_0|transacto|p2m|read_data_buffer[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[15] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Mux8~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Mux8~0_combout  = ( \u0|master_0|transacto|p2m|out_data [7] & ( \u0|master_0|transacto|p2m|read_data_buffer [15] & ( (!\u0|master_0|transacto|p2m|current_byte [0]) # ((!\u0|master_0|transacto|p2m|current_byte [1] & 
// ((\u0|master_0|transacto|p2m|read_data_buffer [7]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [23]))) ) ) ) # ( !\u0|master_0|transacto|p2m|out_data [7] & ( \u0|master_0|transacto|p2m|read_data_buffer 
// [15] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & (((\u0|master_0|transacto|p2m|current_byte [1])))) # (\u0|master_0|transacto|p2m|current_byte [0] & ((!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|read_data_buffer 
// [7]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [23])))) ) ) ) # ( \u0|master_0|transacto|p2m|out_data [7] & ( !\u0|master_0|transacto|p2m|read_data_buffer [15] & ( 
// (!\u0|master_0|transacto|p2m|current_byte [0] & (((!\u0|master_0|transacto|p2m|current_byte [1])))) # (\u0|master_0|transacto|p2m|current_byte [0] & ((!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|read_data_buffer [7]))) # 
// (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [23])))) ) ) ) # ( !\u0|master_0|transacto|p2m|out_data [7] & ( !\u0|master_0|transacto|p2m|read_data_buffer [15] & ( (\u0|master_0|transacto|p2m|current_byte [0] 
// & ((!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|read_data_buffer [7]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [23])))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|read_data_buffer [23]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(!\u0|master_0|transacto|p2m|read_data_buffer [7]),
	.datae(!\u0|master_0|transacto|p2m|out_data [7]),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Mux8~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Mux8~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \u0|master_0|transacto|p2m|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector73~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector73~2_combout  = ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|counter [15] & 
// \u0|master_0|p2b|in_ready~combout )) ) ) ) # ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~q  & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|counter [7] & 
// \u0|master_0|p2b|in_ready~combout )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|counter [15]),
	.datac(!\u0|master_0|transacto|p2m|counter [7]),
	.datad(!\u0|master_0|p2b|in_ready~combout ),
	.datae(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~q ),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector73~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector73~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector73~2 .lut_mask = 64'h0000000500000022;
defparam \u0|master_0|transacto|p2m|Selector73~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector73~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector73~4_combout  = ( \u0|master_0|transacto|p2m|Selector1~0_combout  & ( !\u0|master_0|transacto|p2m|Selector73~2_combout  & ( (!\u0|master_0|transacto|p2m|last_trans~q  & (!\u0|master_0|transacto|p2m|Selector73~1_combout  
// & ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ) # (!\u0|master_0|transacto|p2m|Mux8~0_combout )))) ) ) ) # ( !\u0|master_0|transacto|p2m|Selector1~0_combout  & ( !\u0|master_0|transacto|p2m|Selector73~2_combout  & ( 
// (!\u0|master_0|transacto|p2m|Selector73~1_combout  & ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ) # (!\u0|master_0|transacto|p2m|Mux8~0_combout ))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datac(!\u0|master_0|transacto|p2m|Selector73~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|Mux8~0_combout ),
	.datae(!\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector73~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector73~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector73~4 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector73~4 .lut_mask = 64'hF0C0A08000000000;
defparam \u0|master_0|transacto|p2m|Selector73~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector73~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector73~3_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|state~49_combout  ) ) # ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|state~49_combout  ) ) # ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|master_0|transacto|p2m|state~49_combout  & ( (!\u0|master_0|transacto|p2m|Selector73~4_combout ) # ((!\u0|master_0|transacto|p2m|out_data~0_combout  & ((\u0|master_0|transacto|p2m|Selector73~5_combout ) # 
// (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [7])))) ) ) ) # ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|state~49_combout  & ( 
// (!\u0|master_0|transacto|p2m|Selector73~4_combout ) # ((!\u0|master_0|transacto|p2m|out_data~0_combout  & \u0|master_0|transacto|p2m|Selector73~5_combout )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datab(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [7]),
	.datac(!\u0|master_0|transacto|p2m|Selector73~5_combout ),
	.datad(!\u0|master_0|transacto|p2m|Selector73~4_combout ),
	.datae(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|master_0|transacto|p2m|state~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector73~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector73~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector73~3 .lut_mask = 64'hFF0AFF2AFFFFFFFF;
defparam \u0|master_0|transacto|p2m|Selector73~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas \u0|master_0|transacto|p2m|out_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector73~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[7] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \u0|master_0|transacto|p2m|writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[4] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [4]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [4]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector76~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector76~2_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4~portadataout  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout  & ( 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4~portadataout  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector76~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector76~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector76~2 .lut_mask = 64'h3737333337373F3F;
defparam \u0|master_0|transacto|p2m|Selector76~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector76~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector76~0_combout  = ( \u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ( ((\u0|master_0|transacto|p2m|counter [12] & \u0|master_0|transacto|p2m|current_byte 
// [0])) # (\u0|master_0|transacto|p2m|current_byte [1]) ) ) ) # ( !\u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|current_byte [1] & 
// (\u0|master_0|transacto|p2m|counter [12] & \u0|master_0|transacto|p2m|current_byte [0])) ) ) ) # ( \u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|command 
// [4] ) ) ) # ( !\u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q  & ( !\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ( \u0|master_0|transacto|p2m|command [4] ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|counter [12]),
	.datac(!\u0|master_0|transacto|p2m|command [4]),
	.datad(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datae(!\u0|master_0|transacto|p2m|counter[4]~DUPLICATE_q ),
	.dataf(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector76~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector76~0 .lut_mask = 64'h0F0F0F0F00225577;
defparam \u0|master_0|transacto|p2m|Selector76~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \u0|master_0|transacto|p2m|writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[5] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [5],\u0|master_0|transacto|p2m|writedata [4]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X17_Y12_N59
dffeas \u0|master_0|transacto|p2m|writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[20] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N17
dffeas \u0|master_0|transacto|p2m|writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[21] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [21],\u0|master_0|transacto|p2m|writedata [20]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [20]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [20]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20~portadataout ) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52~portadataout  & ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20~portadataout ) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 64'h000000000A0A5F5F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [20])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 64'h57575757FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \u0|master_0|transacto|p2m|read_data_buffer[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[12] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \u0|master_0|transacto|p2m|writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[28] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [28]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [28]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28~portadataout ) ) ) ) # ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60~portadataout  & ( (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28~portadataout  & !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datab(gnd),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 64'h0000505000005F5F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N35
dffeas \u0|master_0|transacto|p2m|writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[24]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[29] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [29],\u0|master_0|transacto|p2m|writedata [28]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [28] & ( ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # (\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout )) # 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [28] & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datae(gnd),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 64'h0FFF0FFF3FFF3FFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N8
dffeas \u0|master_0|transacto|p2m|read_data_buffer[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[20] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N41
dffeas \u0|master_0|transacto|p2m|writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[12] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|writedata[13]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|writedata[13]~feeder_combout  = ( \u0|master_0|b2p|out_data[5]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|b2p|out_data[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[13]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|writedata[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N8
dffeas \u0|master_0|transacto|p2m|writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|writedata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|writedata[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[13] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(!\u0|ocram_16b|wren~0_combout ),
	.portare(\u0|ocram_16b|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [13],\u0|master_0|transacto|p2m|writedata [12]}),
	.portaaddr({\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,
\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .init_file = "soc_system_ocram_16b.hex";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "soc_system:u0|soc_system_ocram_16b:ocram_16b|altsyncram:the_altsyncram|altsyncram_pum1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_16b|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [12]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [12]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N9
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44~portadataout ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12~portadataout ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a44~portadataout ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 64'h0055005505050505;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [12])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 64'h57575757FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N14
dffeas \u0|master_0|transacto|p2m|read_data_buffer[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y11_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector76~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector76~1_combout  = ( \u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|read_data_buffer [4] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|read_data_buffer [12])) # 
// (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|read_data_buffer [20]))) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|read_data_buffer [4] ) ) # ( \u0|master_0|transacto|p2m|current_byte 
// [1] & ( !\u0|master_0|transacto|p2m|read_data_buffer [4] & ( (!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|read_data_buffer [12])) # (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|read_data_buffer 
// [20]))) ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|read_data_buffer [12]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datad(!\u0|master_0|transacto|p2m|read_data_buffer [20]),
	.datae(!\u0|master_0|transacto|p2m|current_byte [1]),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector76~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector76~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector76~1 .lut_mask = 64'h0000303FFFFF303F;
defparam \u0|master_0|transacto|p2m|Selector76~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector76~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector76~3_combout  = ( !\u0|master_0|transacto|p2m|out_data~0_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [4]))) # (\u0|master_0|transacto|p2m|Selector76~2_combout ))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((((\u0|master_0|transacto|p2m|Selector76~1_combout ))))) ) ) # ( 
// \u0|master_0|transacto|p2m|out_data~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (\u0|master_0|transacto|p2m|Selector76~0_combout )) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// (((\u0|master_0|transacto|p2m|Selector76~1_combout ))))) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector76~2_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datac(!\u0|master_0|transacto|p2m|Selector76~0_combout ),
	.datad(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [4]),
	.datae(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector76~1_combout ),
	.datag(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector76~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector76~3 .extended_lut = "on";
defparam \u0|master_0|transacto|p2m|Selector76~3 .lut_mask = 64'h444C0C0C777F3F3F;
defparam \u0|master_0|transacto|p2m|Selector76~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \u0|master_0|transacto|p2m|out_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector76~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[4] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [21]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [21]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\u0|ocram_16b|the_altsyncram|auto_generated|q_a [21] & \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53~portadataout ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [21] & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53~portadataout  & ((\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # 
// (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [21] & (((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53~portadataout  & \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [21] & \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout  & ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [21] & 
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [21]),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a53~portadataout ),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 64'h050505050537FF37;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N50
dffeas \u0|master_0|transacto|p2m|read_data_buffer[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[13] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [13]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [13]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout  = ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( 
// ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout )))) # 
// (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [13]) ) ) ) # ( !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [13]) ) ) ) # ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout  & ( (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a45~portadataout ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [13]),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h00110F1F00DD0FDF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N25
dffeas \u0|master_0|transacto|p2m|read_data_buffer[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [29]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [29]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N33
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29~portadataout  & ( 
// (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61~portadataout ) ) ) ) # ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29~portadataout  & ( (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61~portadataout ) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a61~portadataout ),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 64'h000000550000AAFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [29])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 64'h37373737FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N7
dffeas \u0|master_0|transacto|p2m|read_data_buffer[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[21] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector75~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector75~1_combout  = ( \u0|master_0|transacto|p2m|read_data_buffer [21] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|current_byte [1]) # (\u0|master_0|transacto|p2m|read_data_buffer [5]) ) ) 
// ) # ( !\u0|master_0|transacto|p2m|read_data_buffer [21] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|read_data_buffer [5] & !\u0|master_0|transacto|p2m|current_byte [1]) ) ) ) # ( 
// \u0|master_0|transacto|p2m|read_data_buffer [21] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|read_data_buffer [5]))) # (\u0|master_0|transacto|p2m|current_byte [1] & 
// (\u0|master_0|transacto|p2m|read_data_buffer [13])) ) ) ) # ( !\u0|master_0|transacto|p2m|read_data_buffer [21] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & 
// ((\u0|master_0|transacto|p2m|read_data_buffer [5]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [13])) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|read_data_buffer [13]),
	.datab(!\u0|master_0|transacto|p2m|read_data_buffer [5]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|read_data_buffer [21]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector75~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector75~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector75~1 .lut_mask = 64'h3535353530303F3F;
defparam \u0|master_0|transacto|p2m|Selector75~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [5]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [5]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector75~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector75~2_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( 
// ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37~portadataout )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) ) ) # ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( 
// ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37~portadataout )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) ) ) # ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout  & ( \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a37~portadataout ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector75~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector75~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector75~2 .lut_mask = 64'h0F0F1F1F5F5F1F1F;
defparam \u0|master_0|transacto|p2m|Selector75~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector75~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector75~0_combout  = ( \u0|master_0|transacto|p2m|command [5] & ( \u0|master_0|transacto|p2m|counter [13] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # ((!\u0|master_0|transacto|p2m|current_byte [1] & 
// ((\u0|master_0|transacto|p2m|current_byte [0]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q ))) ) ) ) # ( !\u0|master_0|transacto|p2m|command [5] & ( \u0|master_0|transacto|p2m|counter [13] & ( 
// (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|current_byte [0]))) # (\u0|master_0|transacto|p2m|current_byte [1] & 
// (\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q )))) ) ) ) # ( \u0|master_0|transacto|p2m|command [5] & ( !\u0|master_0|transacto|p2m|counter [13] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # 
// ((\u0|master_0|transacto|p2m|current_byte [1] & \u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q )) ) ) ) # ( !\u0|master_0|transacto|p2m|command [5] & ( !\u0|master_0|transacto|p2m|counter [13] & ( (\u0|master_0|transacto|p2m|current_byte [1] & 
// (\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q  & \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|counter[5]~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datae(!\u0|master_0|transacto|p2m|command [5]),
	.dataf(!\u0|master_0|transacto|p2m|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector75~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector75~0 .lut_mask = 64'h0101F1F1010BF1FB;
defparam \u0|master_0|transacto|p2m|Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector75~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector75~3_combout  = ( !\u0|master_0|transacto|p2m|out_data~0_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|ocram_16b|the_altsyncram|auto_generated|q_a [5])) # (\u0|master_0|transacto|p2m|Selector75~2_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (\u0|master_0|transacto|p2m|Selector75~1_combout )) ) ) # ( 
// \u0|master_0|transacto|p2m|out_data~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (((\u0|master_0|transacto|p2m|Selector75~0_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// (\u0|master_0|transacto|p2m|Selector75~1_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector75~1_combout ),
	.datab(!\u0|master_0|transacto|p2m|Selector75~2_combout ),
	.datac(!\u0|master_0|transacto|p2m|Selector75~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datae(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [5]),
	.datag(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector75~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector75~3 .extended_lut = "on";
defparam \u0|master_0|transacto|p2m|Selector75~3 .lut_mask = 64'h33550F553F550F55;
defparam \u0|master_0|transacto|p2m|Selector75~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N20
dffeas \u0|master_0|transacto|p2m|out_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector75~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[5] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [3]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [19]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [19]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( 
// (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51~portadataout  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19~portadataout  & ( (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 64'h000005050A0A0F0F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [19])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [19]),
	.datad(!\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N2
dffeas \u0|master_0|transacto|p2m|read_data_buffer[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[11] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [11]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [11]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N45
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43~portadataout  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11~portadataout ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43~portadataout  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11~portadataout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 64'h0055005500005555;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [11])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 64'h57575757FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \u0|master_0|transacto|p2m|read_data_buffer[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [27]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [27]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N3
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27~portadataout ) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59~portadataout  & ( 
// (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27~portadataout )) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 64'h0202020213131313;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [27] & ( \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [27] & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  ) ) # ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [27] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  & ( (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [27] & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout  & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datad(gnd),
	.datae(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [27]),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 64'h0F0F3F3FFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N32
dffeas \u0|master_0|transacto|p2m|read_data_buffer[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[19] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector77~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector77~0_combout  = ( \u0|master_0|transacto|p2m|read_data_buffer [19] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & (((\u0|master_0|transacto|p2m|read_data_buffer [3])))) # (\u0|master_0|transacto|p2m|current_byte [1] 
// & (((\u0|master_0|transacto|p2m|read_data_buffer [11])) # (\u0|master_0|transacto|p2m|current_byte [0]))) ) ) # ( !\u0|master_0|transacto|p2m|read_data_buffer [19] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & 
// (((\u0|master_0|transacto|p2m|read_data_buffer [3])))) # (\u0|master_0|transacto|p2m|current_byte [1] & (!\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|read_data_buffer [11]))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datac(!\u0|master_0|transacto|p2m|read_data_buffer [11]),
	.datad(!\u0|master_0|transacto|p2m|read_data_buffer [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector77~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector77~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \u0|master_0|transacto|p2m|Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N58
dffeas \u0|led_pio|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|transacto|p2m|writedata [3]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|led_pio|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[3] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N24
cyclonev_lcell_comb \u0|led_pio|readdata[3] (
// Equation(s):
// \u0|led_pio|readdata [3] = ( \u0|led_pio|data_out [3] & ( !\u0|master_0|transacto|p2m|address [2] & ( !\u0|master_0|transacto|p2m|address [3] ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|led_pio|data_out [3]),
	.dataf(!\u0|master_0|transacto|p2m|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[3] .extended_lut = "off";
defparam \u0|led_pio|readdata[3] .lut_mask = 64'h0000CCCC00000000;
defparam \u0|led_pio|readdata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [3]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector77~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector77~1_combout  = ( \u0|master_0|transacto|p2m|command [3] & ( \u0|master_0|transacto|p2m|counter [11] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # ((!\u0|master_0|transacto|p2m|current_byte [1] & 
// ((\u0|master_0|transacto|p2m|current_byte [0]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|counter [3]))) ) ) ) # ( !\u0|master_0|transacto|p2m|command [3] & ( \u0|master_0|transacto|p2m|counter [11] & ( 
// (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|current_byte [0]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|counter [3])))) ) 
// ) ) # ( \u0|master_0|transacto|p2m|command [3] & ( !\u0|master_0|transacto|p2m|counter [11] & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # ((\u0|master_0|transacto|p2m|current_byte [1] & \u0|master_0|transacto|p2m|counter [3])) ) ) ) 
// # ( !\u0|master_0|transacto|p2m|command [3] & ( !\u0|master_0|transacto|p2m|counter [11] & ( (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & \u0|master_0|transacto|p2m|counter [3])) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|counter [3]),
	.datad(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datae(!\u0|master_0|transacto|p2m|command [3]),
	.dataf(!\u0|master_0|transacto|p2m|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector77~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector77~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector77~1 .lut_mask = 64'h0101CDCD0123CDEF;
defparam \u0|master_0|transacto|p2m|Selector77~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector77~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector77~3_combout  = ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( \u0|master_0|transacto|p2m|Selector77~1_combout  & ( \u0|master_0|transacto|p2m|Selector77~0_combout  ) ) ) # ( 
// !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( \u0|master_0|transacto|p2m|Selector77~1_combout  & ( ((\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3])) # (\u0|master_0|transacto|p2m|out_data~0_combout ) ) ) ) # ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|Selector77~1_combout  & ( 
// \u0|master_0|transacto|p2m|Selector77~0_combout  ) ) ) # ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|Selector77~1_combout  & ( (!\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3])) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|Selector77~0_combout ),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [3]),
	.datae(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.dataf(!\u0|master_0|transacto|p2m|Selector77~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector77~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector77~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector77~3 .lut_mask = 64'h000A3333555F3333;
defparam \u0|master_0|transacto|p2m|Selector77~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector77~5 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector77~5_combout  = ( !\u0|master_0|transacto|p2m|Selector77~3_combout  & ( (((\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0] & !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35~portadataout )) # 
// (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q )) # (\u0|master_0|transacto|p2m|out_data~0_combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a35~portadataout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector77~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector77~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector77~5 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector77~5 .lut_mask = 64'h75FF75FF00000000;
defparam \u0|master_0|transacto|p2m|Selector77~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [3]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector77~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector77~4_combout  = ( !\u0|master_0|transacto|p2m|Selector77~3_combout  & ( (!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3~portadataout  & !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector77~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector77~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector77~4 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector77~4 .lut_mask = 64'hFCCCFCCC00000000;
defparam \u0|master_0|transacto|p2m|Selector77~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector77~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector77~2_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [3] & ( \u0|master_0|transacto|p2m|Selector77~4_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// ((!\u0|master_0|transacto|p2m|out_data~0_combout  & ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\u0|master_0|transacto|p2m|out_data~0_combout  & (!\u0|master_0|transacto|p2m|Selector77~5_combout )))) # 
// (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (!\u0|master_0|transacto|p2m|Selector77~5_combout )) ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [3] & ( \u0|master_0|transacto|p2m|Selector77~4_combout  & ( 
// (!\u0|master_0|transacto|p2m|Selector77~5_combout  & ((\u0|master_0|transacto|p2m|out_data~0_combout ) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ))) ) ) ) # ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [3] & ( 
// !\u0|master_0|transacto|p2m|Selector77~4_combout  & ( (!\u0|master_0|transacto|p2m|Selector77~5_combout ) # ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// !\u0|master_0|transacto|p2m|out_data~0_combout ))) ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [3] & ( !\u0|master_0|transacto|p2m|Selector77~4_combout  & ( !\u0|master_0|transacto|p2m|Selector77~5_combout  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector77~5_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datae(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [3]),
	.dataf(!\u0|master_0|transacto|p2m|Selector77~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector77~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector77~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector77~2 .lut_mask = 64'hAAAAAEAA22AA2EAA;
defparam \u0|master_0|transacto|p2m|Selector77~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \u0|master_0|transacto|p2m|out_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector77~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [14]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [14]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N0
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46~portadataout  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14~portadataout ) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46~portadataout  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14~portadataout )) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a46~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'h0404151504041515;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N12
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [14] & ( ((\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [14] & ( 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ) # (\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ) ) )

	.dataa(!\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'h5F5F5F5F7F7F7F7F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N14
dffeas \u0|master_0|transacto|p2m|read_data_buffer[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [30]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [30]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  = (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30~portadataout )) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62~portadataout )))))

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a62~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'h1013101310131013;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N21
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  ) ) # ( !\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( 
// \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  ) ) # ( \u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [30])) # (\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # 
// ( !\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout  & ( (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|ocram_16b|the_altsyncram|auto_generated|q_a [30]) ) ) )

	.dataa(!\u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [30]),
	.datad(gnd),
	.datae(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'h03035757FFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \u0|master_0|transacto|p2m|read_data_buffer[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[22] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [22]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [22]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y12_N51
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54~portadataout  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22~portadataout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datad(gnd),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h0505050500005555;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N15
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout  ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout  & ( 
// ((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [22])) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [22]),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h0F3F0F3FFFFFFFFF;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \u0|master_0|transacto|p2m|read_data_buffer[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[14] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector74~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector74~1_combout  = ( \u0|master_0|transacto|p2m|read_data_buffer [14] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & (((\u0|master_0|transacto|p2m|read_data_buffer [6])))) # (\u0|master_0|transacto|p2m|current_byte [1] 
// & ((!\u0|master_0|transacto|p2m|current_byte [0]) # ((\u0|master_0|transacto|p2m|read_data_buffer [22])))) ) ) # ( !\u0|master_0|transacto|p2m|read_data_buffer [14] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & 
// (((\u0|master_0|transacto|p2m|read_data_buffer [6])))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|current_byte [0] & ((\u0|master_0|transacto|p2m|read_data_buffer [22])))) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datac(!\u0|master_0|transacto|p2m|read_data_buffer [6]),
	.datad(!\u0|master_0|transacto|p2m|read_data_buffer [22]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector74~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector74~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector74~1 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \u0|master_0|transacto|p2m|Selector74~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector74~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector74~0_combout  = ( \u0|master_0|transacto|p2m|command [6] & ( \u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # 
// (((\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|counter [14])) # (\u0|master_0|transacto|p2m|current_byte [1])) ) ) ) # ( !\u0|master_0|transacto|p2m|command [6] & ( \u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q  & ( 
// (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (((\u0|master_0|transacto|p2m|current_byte [0] & \u0|master_0|transacto|p2m|counter [14])) # (\u0|master_0|transacto|p2m|current_byte [1]))) ) ) ) # ( \u0|master_0|transacto|p2m|command [6] & 
// ( !\u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # ((\u0|master_0|transacto|p2m|current_byte [0] & (!\u0|master_0|transacto|p2m|current_byte [1] & \u0|master_0|transacto|p2m|counter 
// [14]))) ) ) ) # ( !\u0|master_0|transacto|p2m|command [6] & ( !\u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q  & ( (\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & (\u0|master_0|transacto|p2m|current_byte [0] & 
// (!\u0|master_0|transacto|p2m|current_byte [1] & \u0|master_0|transacto|p2m|counter [14]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(!\u0|master_0|transacto|p2m|counter [14]),
	.datae(!\u0|master_0|transacto|p2m|command [6]),
	.dataf(!\u0|master_0|transacto|p2m|counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector74~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector74~0 .lut_mask = 64'h0010AABA0515AFBF;
defparam \u0|master_0|transacto|p2m|Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [6]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [6]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector74~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector74~2_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # (\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout  & ( 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & !\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q )) # 
// (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) ) ) # ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( 
// ((\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ) ) ) ) # ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout  & ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout  & ( \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector74~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector74~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector74~2 .lut_mask = 64'h0F0F0F3F3F0F3F3F;
defparam \u0|master_0|transacto|p2m|Selector74~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector74~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector74~3_combout  = ( !\u0|master_0|transacto|p2m|out_data~0_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ((((\u0|ocram_16b|the_altsyncram|auto_generated|q_a [6] & 
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|master_0|transacto|p2m|Selector74~2_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (\u0|master_0|transacto|p2m|Selector74~1_combout )) ) ) 
// # ( \u0|master_0|transacto|p2m|out_data~0_combout  & ( ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & (((\u0|master_0|transacto|p2m|Selector74~0_combout )))) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// (\u0|master_0|transacto|p2m|Selector74~1_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector74~1_combout ),
	.datab(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\u0|master_0|transacto|p2m|Selector74~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datae(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector74~2_combout ),
	.datag(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector74~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector74~3 .extended_lut = "on";
defparam \u0|master_0|transacto|p2m|Selector74~3 .lut_mask = 64'h03550F55FF550F55;
defparam \u0|master_0|transacto|p2m|Selector74~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \u0|master_0|transacto|p2m|out_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector74~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[6] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \u0|master_0|p2b|sent_esc~0 (
// Equation(s):
// \u0|master_0|p2b|sent_esc~0_combout  = ( \u0|master_0|p2b|in_ready~6_combout  & ( ((!\u0|master_0|p2b|in_ready~3_combout  & \u0|master_0|p2b|in_ready~7_combout )) # (\u0|master_0|p2b|sent_esc~q ) ) ) # ( !\u0|master_0|p2b|in_ready~6_combout  & ( 
// (\u0|master_0|p2b|sent_esc~q  & ((!\u0|master_0|p2b|in_ready~7_combout ) # (\u0|master_0|p2b|in_ready~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|p2b|in_ready~3_combout ),
	.datac(!\u0|master_0|p2b|in_ready~7_combout ),
	.datad(!\u0|master_0|p2b|sent_esc~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|sent_esc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|sent_esc~0 .extended_lut = "off";
defparam \u0|master_0|p2b|sent_esc~0 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \u0|master_0|p2b|sent_esc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \u0|master_0|p2b|sent_esc (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|sent_esc~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|sent_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|sent_esc .is_wysiwyg = "true";
defparam \u0|master_0|p2b|sent_esc .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~4 (
// Equation(s):
// \u0|master_0|p2b|in_ready~4_combout  = ( \u0|master_0|transacto|p2m|out_data [6] & ( !\u0|master_0|p2b|sent_esc~q  & ( (!\u0|master_0|transacto|p2m|out_data [7] & (\u0|master_0|transacto|p2m|out_data [4] & (\u0|master_0|transacto|p2m|out_data [5] & 
// \u0|master_0|transacto|p2m|out_data [3]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data [7]),
	.datab(!\u0|master_0|transacto|p2m|out_data [4]),
	.datac(!\u0|master_0|transacto|p2m|out_data [5]),
	.datad(!\u0|master_0|transacto|p2m|out_data [3]),
	.datae(!\u0|master_0|transacto|p2m|out_data [6]),
	.dataf(!\u0|master_0|p2b|sent_esc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~4 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~4 .lut_mask = 64'h0000000200000000;
defparam \u0|master_0|p2b|in_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~6 (
// Equation(s):
// \u0|master_0|p2b|in_ready~6_combout  = ( \u0|master_0|p2b|in_ready~4_combout  & ( !\u0|master_0|p2b|in_ready~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|p2b|in_ready~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~6 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~6 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|master_0|p2b|in_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \u0|master_0|p2b|out_data~1 (
// Equation(s):
// \u0|master_0|p2b|out_data~1_combout  = ( !\u0|master_0|p2b|in_ready~3_combout  & ( !\u0|master_0|p2b|in_ready~0_combout  ) )

	.dataa(!\u0|master_0|p2b|in_ready~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|p2b|in_ready~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~1 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~1 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \u0|master_0|p2b|out_data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \u0|master_0|p2b|out_data~2 (
// Equation(s):
// \u0|master_0|p2b|out_data~2_combout  = ( !\u0|master_0|p2b|in_ready~2_combout  & ( (!\u0|master_0|p2b|out_data~1_combout ) # ((!\u0|master_0|p2b|in_ready~6_combout  & \u0|master_0|transacto|p2m|out_data [1])) ) )

	.dataa(!\u0|master_0|p2b|in_ready~6_combout ),
	.datab(!\u0|master_0|p2b|out_data~1_combout ),
	.datac(!\u0|master_0|transacto|p2m|out_data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~2 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~2 .lut_mask = 64'hCECECECE00000000;
defparam \u0|master_0|p2b|out_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N8
dffeas \u0|master_0|p2b|out_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[1] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector0~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector0~2_combout  = ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # ((\u0|master_0|transacto|p2m|current_byte [0] & 
// \u0|master_0|transacto|p2m|current_byte [1])) ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector0~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector0~2 .lut_mask = 64'hF0F5F0F500000000;
defparam \u0|master_0|transacto|p2m|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector0~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector0~0_combout  = ( \u0|master_0|transacto|p2m|out_valid~q  & ( ((\u0|master_0|transacto|p2m|state.0000~q ) # (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q )) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datad(!\u0|master_0|transacto|p2m|state.0000~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector0~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \u0|master_0|transacto|p2m|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector0~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector0~1_combout  = ( \u0|master_0|transacto|p2m|Selector0~0_combout  & ( !\u0|master_0|p2b|in_ready~combout  ) ) # ( !\u0|master_0|transacto|p2m|Selector0~0_combout  & ( (!\u0|master_0|p2b|in_ready~combout  & 
// ((\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datac(!\u0|master_0|p2b|in_ready~combout ),
	.datad(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector0~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector0~1 .lut_mask = 64'h30F030F0F0F0F0F0;
defparam \u0|master_0|transacto|p2m|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector0~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector0~3_combout  = ( \u0|master_0|transacto|p2m|state~49_combout  & ( \u0|master_0|transacto|p2m|Selector0~1_combout  ) ) # ( !\u0|master_0|transacto|p2m|state~49_combout  & ( \u0|master_0|transacto|p2m|Selector0~1_combout  
// ) ) # ( \u0|master_0|transacto|p2m|state~49_combout  & ( !\u0|master_0|transacto|p2m|Selector0~1_combout  ) ) # ( !\u0|master_0|transacto|p2m|state~49_combout  & ( !\u0|master_0|transacto|p2m|Selector0~1_combout  & ( 
// (!\u0|master_0|transacto|p2m|Selector0~2_combout ) # ((\u0|master_0|transacto|p2m|last_trans~q  & \u0|master_0|transacto|p2m|Selector1~0_combout )) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datab(!\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|Selector0~2_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|state~49_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector0~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector0~3 .lut_mask = 64'hF1F1FFFFFFFFFFFF;
defparam \u0|master_0|transacto|p2m|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \u0|master_0|transacto|p2m|out_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_valid .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \u0|master_0|p2b|out_valid~0 (
// Equation(s):
// \u0|master_0|p2b|out_valid~0_combout  = ( \u0|master_0|transacto|p2m|out_valid~q  ) # ( !\u0|master_0|transacto|p2m|out_valid~q  & ( (\u0|master_0|p2b|out_valid~q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6] $ (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ),
	.datad(!\u0|master_0|p2b|out_valid~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_valid~0 .extended_lut = "off";
defparam \u0|master_0|p2b|out_valid~0 .lut_mask = 64'h003C003CFFFFFFFF;
defparam \u0|master_0|p2b|out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N38
dffeas \u0|master_0|p2b|out_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_valid .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout  = ( \u0|master_0|p2b|out_valid~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6] $ (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ),
	.datad(gnd),
	.datae(!\u0|master_0|p2b|out_valid~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data .lut_mask = 64'h0000C3C30000C3C3;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N46
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|p2b|out_data [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N56
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [1]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [1]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0_combout ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N55
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1~q ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [0]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~q  ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout )))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 .lut_mask = 64'h0A0B0A0BFFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2_combout ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 .lut_mask = 64'hCCCCFFFFCCCCFCFC;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [1]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \u0|master_0|p2b|out_data~3 (
// Equation(s):
// \u0|master_0|p2b|out_data~3_combout  = ( \u0|master_0|p2b|in_ready~2_combout  & ( !\u0|master_0|p2b|sent_channel_char~q  ) ) # ( !\u0|master_0|p2b|in_ready~2_combout  & ( (\u0|master_0|p2b|out_data~1_combout  & ((\u0|master_0|transacto|p2m|out_data [2]) # 
// (\u0|master_0|p2b|in_ready~6_combout ))) ) )

	.dataa(!\u0|master_0|p2b|in_ready~6_combout ),
	.datab(!\u0|master_0|p2b|out_data~1_combout ),
	.datac(!\u0|master_0|p2b|sent_channel_char~q ),
	.datad(!\u0|master_0|transacto|p2m|out_data [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~3 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~3 .lut_mask = 64'h11331133F0F0F0F0;
defparam \u0|master_0|p2b|out_data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \u0|master_0|p2b|out_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[2] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|p2b|out_data [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N23
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [2]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [2]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [2]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [2]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \push_button[1]~input (
	.i(push_button[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button[1]~input_o ));
// synopsys translate_off
defparam \push_button[1]~input .bus_hold = "false";
defparam \push_button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \u0|button_pio|read_mux_out[0] (
// Equation(s):
// \u0|button_pio|read_mux_out [0] = ( !\u0|master_0|transacto|p2m|address [3] & ( \push_button[1]~input_o  & ( !\u0|master_0|transacto|p2m|address [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [2]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|address [3]),
	.dataf(!\push_button[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|button_pio|read_mux_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|button_pio|read_mux_out[0] .extended_lut = "off";
defparam \u0|button_pio|read_mux_out[0] .lut_mask = 64'h00000000F0F00000;
defparam \u0|button_pio|read_mux_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \u0|button_pio|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|button_pio|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|button_pio|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|button_pio|readdata[0] .is_wysiwyg = "true";
defparam \u0|button_pio|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N10
dffeas \u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|button_pio|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~1_combout  = ( \u0|master_0|transacto|p2m|command [0] & ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ( (!\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|current_byte [0] & 
// (\u0|master_0|transacto|p2m|counter [8]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (((\u0|master_0|transacto|p2m|counter [0])))) ) ) ) # ( !\u0|master_0|transacto|p2m|command [0] & ( \u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & ( 
// (!\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|current_byte [0] & (\u0|master_0|transacto|p2m|counter [8]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (((\u0|master_0|transacto|p2m|counter [0])))) ) ) ) # ( 
// \u0|master_0|transacto|p2m|command [0] & ( !\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  ) )

	.dataa(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datab(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datac(!\u0|master_0|transacto|p2m|counter [8]),
	.datad(!\u0|master_0|transacto|p2m|counter [0]),
	.datae(!\u0|master_0|transacto|p2m|command [0]),
	.dataf(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~1 .lut_mask = 64'h0000FFFF02570257;
defparam \u0|master_0|transacto|p2m|Selector80~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N15
cyclonev_lcell_comb \u0|switch_pio|read_mux_out[0] (
// Equation(s):
// \u0|switch_pio|read_mux_out [0] = ( !\u0|master_0|transacto|p2m|address [3] & ( (\switch[0]~input_o  & !\u0|master_0|transacto|p2m|address [2]) ) )

	.dataa(!\switch[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|address [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|switch_pio|read_mux_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|switch_pio|read_mux_out[0] .extended_lut = "off";
defparam \u0|switch_pio|read_mux_out[0] .lut_mask = 64'h5500550000000000;
defparam \u0|switch_pio|read_mux_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \u0|switch_pio|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|switch_pio|read_mux_out [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|switch_pio|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|switch_pio|readdata[0] .is_wysiwyg = "true";
defparam \u0|switch_pio|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N44
dffeas \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|switch_pio|readdata [0]),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~4 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~4_combout  = ( \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [0] & ( \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (((\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre [0]))) # (\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (((\u0|master_0|transacto|p2m|Selector80~1_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [0] & ( \u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( 
// (!\u0|master_0|transacto|p2m|out_data~0_combout  & (\u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre [0])) # (\u0|master_0|transacto|p2m|out_data~0_combout  & ((\u0|master_0|transacto|p2m|Selector80~1_combout ))) ) ) ) # ( 
// \u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [0] & ( !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( (!\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\u0|master_0|transacto|p2m|out_data~0_combout  & ((\u0|master_0|transacto|p2m|Selector80~1_combout ))) ) ) ) # ( 
// !\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [0] & ( !\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0] & ( (\u0|master_0|transacto|p2m|Selector80~1_combout  & \u0|master_0|transacto|p2m|out_data~0_combout ) ) ) 
// )

	.dataa(!\u0|mm_interconnect_0|button_pio_s1_translator|av_readdata_pre [0]),
	.datab(!\u0|mm_interconnect_0|switch_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|Selector80~1_combout ),
	.datad(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datae(!\u0|mm_interconnect_0|switch_pio_s1_translator|av_readdata_pre [0]),
	.dataf(!\u0|mm_interconnect_0|button_pio_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~4 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~4 .lut_mask = 64'h000F330F550F770F;
defparam \u0|master_0|transacto|p2m|Selector80~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [24]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [24]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [3]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N36
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~42 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout  & ( 
// (((\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [24])) # (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24~portadataout )) # 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout  & ( 
// (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [24]) ) ) ) # ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout  & ( (!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24~portadataout ))) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24~portadataout )) # (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [24]))) ) ) ) # ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout  & ( (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|ocram_16b|the_altsyncram|auto_generated|q_a [24]) ) ) )

	.dataa(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datad(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [24]),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~42 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~42 .lut_mask = 64'h00550C5D00553F7F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \u0|master_0|transacto|p2m|read_data_buffer[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~42_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[16] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [8]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [8]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [1]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N6
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~41 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8~portadataout )) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40~portadataout )))) # (\u0|ocram_16b|the_altsyncram|auto_generated|q_a [8]) ) ) ) # ( !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [8] ) ) ) # ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8~portadataout )) # 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40~portadataout ))) ) ) )

	.dataa(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [8]),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~41 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~41 .lut_mask = 64'h00000C3F55555D7F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \u0|master_0|transacto|p2m|read_data_buffer[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~41_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [16]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [16]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [2]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \u0|mm_interconnect_0|rsp_mux|src_payload~43 (
// Equation(s):
// \u0|mm_interconnect_0|rsp_mux|src_payload~43_combout  = ( \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [16] & ( 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16~portadataout )) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48~portadataout )))) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( 
// !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [16] & ( \u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( 
// \u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [16] & ( (!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16~portadataout )) # (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) ) ) )

	.dataa(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datac(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~43 .extended_lut = "off";
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~43 .lut_mask = 64'h000055330F0F5F3F;
defparam \u0|mm_interconnect_0|rsp_mux|src_payload~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N32
dffeas \u0|master_0|transacto|p2m|read_data_buffer[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|mm_interconnect_0|rsp_mux|src_payload~43_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|read_data_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|read_data_buffer[8] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|read_data_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~2_combout  = ( \u0|master_0|transacto|p2m|current_byte [0] & ( \u0|master_0|transacto|p2m|read_data_buffer [8] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & ((\u0|master_0|transacto|p2m|read_data_buffer [0]))) # 
// (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [16])) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [0] & ( \u0|master_0|transacto|p2m|read_data_buffer [8] & ( (\u0|master_0|transacto|p2m|current_byte [1]) 
// # (\u0|master_0|transacto|p2m|read_data_buffer [0]) ) ) ) # ( \u0|master_0|transacto|p2m|current_byte [0] & ( !\u0|master_0|transacto|p2m|read_data_buffer [8] & ( (!\u0|master_0|transacto|p2m|current_byte [1] & 
// ((\u0|master_0|transacto|p2m|read_data_buffer [0]))) # (\u0|master_0|transacto|p2m|current_byte [1] & (\u0|master_0|transacto|p2m|read_data_buffer [16])) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [0] & ( 
// !\u0|master_0|transacto|p2m|read_data_buffer [8] & ( (\u0|master_0|transacto|p2m|read_data_buffer [0] & !\u0|master_0|transacto|p2m|current_byte [1]) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|read_data_buffer [16]),
	.datab(!\u0|master_0|transacto|p2m|read_data_buffer [0]),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|current_byte [0]),
	.dataf(!\u0|master_0|transacto|p2m|read_data_buffer [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~2 .lut_mask = 64'h303035353F3F3535;
defparam \u0|master_0|transacto|p2m|Selector80~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~6 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~6_combout  = ( \u0|master_0|transacto|p2m|out_data~0_combout  & ( \u0|master_0|transacto|p2m|Selector80~2_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// !\u0|master_0|transacto|p2m|Selector80~4_combout ) ) ) ) # ( !\u0|master_0|transacto|p2m|out_data~0_combout  & ( \u0|master_0|transacto|p2m|Selector80~2_combout  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\u0|master_0|transacto|p2m|Selector80~4_combout )) ) ) ) # ( \u0|master_0|transacto|p2m|out_data~0_combout  & ( !\u0|master_0|transacto|p2m|Selector80~2_combout  & ( 
// (!\u0|master_0|transacto|p2m|Selector80~4_combout ) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ) ) ) ) # ( !\u0|master_0|transacto|p2m|out_data~0_combout  & ( !\u0|master_0|transacto|p2m|Selector80~2_combout  & ( 
// ((\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\u0|master_0|transacto|p2m|Selector80~4_combout )) # (\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|Selector80~4_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector80~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~6 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~6 .lut_mask = 64'h7575F5F52020A0A0;
defparam \u0|master_0|transacto|p2m|Selector80~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [0]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \u0|led_pio|readdata[0] (
// Equation(s):
// \u0|led_pio|readdata [0] = ( \u0|led_pio|data_out [0] & ( (!\u0|master_0|transacto|p2m|address [3] & !\u0|master_0|transacto|p2m|address [2]) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [3]),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|led_pio|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|readdata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|readdata[0] .extended_lut = "off";
defparam \u0|led_pio|readdata[0] .lut_mask = 64'h00000000A0A0A0A0;
defparam \u0|led_pio|readdata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|readdata [0]),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~0_combout  = ( \u0|ocram_16b|the_altsyncram|auto_generated|q_a [0] & ( ((\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre 
// [0])) # (\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) # ( !\u0|ocram_16b|the_altsyncram|auto_generated|q_a [0] & ( (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]) ) )

	.dataa(!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre [0]),
	.datad(!\u0|mm_interconnect_0|ocram_16b_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|ocram_16b|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~0 .lut_mask = 64'h0505050505FF05FF;
defparam \u0|master_0|transacto|p2m|Selector80~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u0|ocram_64k|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u0|ocram_64k|wren~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\u0|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|master_0|transacto|p2m|writedata [0]}),
	.portaaddr({\u0|master_0|transacto|p2m|address[14]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [13],\u0|master_0|transacto|p2m|address [12],\u0|master_0|transacto|p2m|address [11],\u0|master_0|transacto|p2m|address [10],\u0|master_0|transacto|p2m|address [9],
\u0|master_0|transacto|p2m|address[8]~DUPLICATE_q ,\u0|master_0|transacto|p2m|address [7],\u0|master_0|transacto|p2m|address [6],\u0|master_0|transacto|p2m|address [5],\u0|master_0|transacto|p2m|address [4],\u0|master_0|transacto|p2m|address [3],
\u0|master_0|transacto|p2m|address [2]}),
	.portabyteenamasks({\u0|master_0|transacto|p2m|byteenable [0]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .init_file = "soc_system_ocram_64K.hex";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "soc_system:u0|soc_system_ocram_64K:ocram_64k|altsyncram:the_altsyncram|altsyncram_d2n1:auto_generated|ALTSYNCRAM";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~5 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~5_combout  = ( \u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0~portadataout  & ( (!\u0|master_0|transacto|p2m|Selector80~4_combout  & 
// !\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) # ( !\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0~portadataout  & ( (!\u0|master_0|transacto|p2m|Selector80~4_combout  & 
// ((!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]) # (!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u0|ocram_64k|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(!\u0|master_0|transacto|p2m|Selector80~4_combout ),
	.datad(!\u0|mm_interconnect_0|ocram_64k_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~5 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~5 .lut_mask = 64'hF0C0F0C0F000F000;
defparam \u0|master_0|transacto|p2m|Selector80~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector80~3 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector80~3_combout  = ( \u0|master_0|transacto|p2m|Selector80~0_combout  & ( \u0|master_0|transacto|p2m|Selector80~5_combout  & ( (!\u0|master_0|transacto|p2m|Selector80~6_combout ) # 
// ((!\u0|master_0|transacto|p2m|out_data~0_combout  & !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q )) ) ) ) # ( !\u0|master_0|transacto|p2m|Selector80~0_combout  & ( \u0|master_0|transacto|p2m|Selector80~5_combout  & ( 
// (!\u0|master_0|transacto|p2m|Selector80~6_combout  & ((\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ) # (\u0|master_0|transacto|p2m|out_data~0_combout ))) ) ) ) # ( \u0|master_0|transacto|p2m|Selector80~0_combout  & ( 
// !\u0|master_0|transacto|p2m|Selector80~5_combout  & ( (!\u0|master_0|transacto|p2m|Selector80~6_combout ) # ((!\u0|master_0|transacto|p2m|out_data~0_combout  & !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q )) ) ) ) # ( 
// !\u0|master_0|transacto|p2m|Selector80~0_combout  & ( !\u0|master_0|transacto|p2m|Selector80~5_combout  & ( (!\u0|master_0|transacto|p2m|Selector80~6_combout ) # ((!\u0|master_0|transacto|p2m|out_data~0_combout  & 
// (\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32~portadataout  & !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|Selector80~6_combout ),
	.datac(!\u0|ocram_64k|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datae(!\u0|master_0|transacto|p2m|Selector80~0_combout ),
	.dataf(!\u0|master_0|transacto|p2m|Selector80~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector80~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector80~3 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector80~3 .lut_mask = 64'hCECCEECC44CCEECC;
defparam \u0|master_0|transacto|p2m|Selector80~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N55
dffeas \u0|master_0|transacto|p2m|out_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector80~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \u0|master_0|p2b|out_data~0 (
// Equation(s):
// \u0|master_0|p2b|out_data~0_combout  = ( \u0|master_0|p2b|in_ready~6_combout  & ( (!\u0|master_0|p2b|in_ready~0_combout  & !\u0|master_0|p2b|in_ready~2_combout ) ) ) # ( !\u0|master_0|p2b|in_ready~6_combout  & ( (!\u0|master_0|p2b|in_ready~0_combout  & 
// (!\u0|master_0|p2b|in_ready~2_combout  & ((\u0|master_0|transacto|p2m|out_data [0]) # (\u0|master_0|p2b|in_ready~3_combout )))) ) )

	.dataa(!\u0|master_0|p2b|in_ready~0_combout ),
	.datab(!\u0|master_0|p2b|in_ready~2_combout ),
	.datac(!\u0|master_0|p2b|in_ready~3_combout ),
	.datad(!\u0|master_0|transacto|p2m|out_data [0]),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~0 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~0 .lut_mask = 64'h0888088888888888;
defparam \u0|master_0|p2b|out_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \u0|master_0|p2b|out_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[0] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|p2b|out_data [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [0]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [0]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [0]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [0]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0 .lut_mask = 64'h303030300C0C0C0C;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ) # 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout )) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q  ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout )))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_valid_internal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 .lut_mask = 64'h0F0F0A0B0F0FAABB;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1_combout ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0_combout ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q  
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~q ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N53
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N56
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N59
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N8
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [5]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0_combout  = (!\u0|master_0|p2b|out_valid~q  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q )) # 
// (\u0|master_0|p2b|out_valid~q  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6])))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6]),
	.datac(gnd),
	.datad(!\u0|master_0|p2b|out_valid~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 .lut_mask = 64'h55CC55CC55CC55CC;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~1 (
// Equation(s):
// \u0|master_0|p2b|in_ready~1_combout  = ( \u0|master_0|transacto|p2m|out_valid~q  & ( (!\u0|master_0|p2b|out_valid~q ) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q  $ 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6])) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~q ),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg [6]),
	.datad(!\u0|master_0|p2b|out_valid~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~1 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~1 .lut_mask = 64'h00000000FFA5FFA5;
defparam \u0|master_0|p2b|in_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N33
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~7 (
// Equation(s):
// \u0|master_0|p2b|in_ready~7_combout  = ( !\u0|master_0|p2b|in_ready~0_combout  & ( (!\u0|master_0|p2b|in_ready~2_combout  & \u0|master_0|p2b|in_ready~1_combout ) ) )

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|p2b|in_ready~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~7 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~7 .lut_mask = 64'h0A0A0A0A00000000;
defparam \u0|master_0|p2b|in_ready~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \u0|master_0|p2b|sent_eop~0 (
// Equation(s):
// \u0|master_0|p2b|sent_eop~0_combout  = ( \u0|master_0|p2b|in_ready~6_combout  & ( ((\u0|master_0|p2b|in_ready~7_combout  & \u0|master_0|transacto|p2m|out_endofpacket~q )) # (\u0|master_0|p2b|sent_eop~q ) ) ) # ( !\u0|master_0|p2b|in_ready~6_combout  & ( 
// (!\u0|master_0|p2b|in_ready~7_combout  & ((\u0|master_0|p2b|sent_eop~q ))) # (\u0|master_0|p2b|in_ready~7_combout  & (\u0|master_0|transacto|p2m|out_endofpacket~q  & !\u0|master_0|p2b|sent_eop~q )) ) )

	.dataa(!\u0|master_0|p2b|in_ready~7_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|out_endofpacket~q ),
	.datad(!\u0|master_0|p2b|sent_eop~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|sent_eop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|sent_eop~0 .extended_lut = "off";
defparam \u0|master_0|p2b|sent_eop~0 .lut_mask = 64'h05AA05AA05FF05FF;
defparam \u0|master_0|p2b|sent_eop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N22
dffeas \u0|master_0|p2b|sent_eop (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|sent_eop~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|sent_eop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|sent_eop .is_wysiwyg = "true";
defparam \u0|master_0|p2b|sent_eop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~3 (
// Equation(s):
// \u0|master_0|p2b|in_ready~3_combout  = ( !\u0|master_0|p2b|sent_eop~q  & ( \u0|master_0|transacto|p2m|out_endofpacket~q  ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|out_endofpacket~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|sent_eop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~3 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~3 .lut_mask = 64'h3333333300000000;
defparam \u0|master_0|p2b|in_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \u0|master_0|p2b|in_ready (
// Equation(s):
// \u0|master_0|p2b|in_ready~combout  = ( !\u0|master_0|p2b|in_ready~2_combout  & ( \u0|master_0|p2b|in_ready~4_combout  & ( (\u0|master_0|p2b|in_ready~5_combout  & (!\u0|master_0|p2b|in_ready~3_combout  & (!\u0|master_0|p2b|in_ready~0_combout  & 
// \u0|master_0|p2b|in_ready~1_combout ))) ) ) ) # ( !\u0|master_0|p2b|in_ready~2_combout  & ( !\u0|master_0|p2b|in_ready~4_combout  & ( (!\u0|master_0|p2b|in_ready~3_combout  & (!\u0|master_0|p2b|in_ready~0_combout  & \u0|master_0|p2b|in_ready~1_combout )) 
// ) ) )

	.dataa(!\u0|master_0|p2b|in_ready~5_combout ),
	.datab(!\u0|master_0|p2b|in_ready~3_combout ),
	.datac(!\u0|master_0|p2b|in_ready~0_combout ),
	.datad(!\u0|master_0|p2b|in_ready~1_combout ),
	.datae(!\u0|master_0|p2b|in_ready~2_combout ),
	.dataf(!\u0|master_0|p2b|in_ready~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready .lut_mask = 64'h00C0000000400000;
defparam \u0|master_0|p2b|in_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~51 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~51_combout  = ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|always1~0_combout  ) ) # ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( 
// (!\u0|master_0|transacto|p2m|always1~0_combout  & (!\u0|master_0|p2b|in_ready~combout  & \u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datac(!\u0|master_0|p2b|in_ready~combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~51 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~51 .lut_mask = 64'h00C000C0CCCCCCCC;
defparam \u0|master_0|transacto|p2m|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \u0|master_0|transacto|p2m|state.READ_SEND_WAIT (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~51_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.READ_SEND_WAIT .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.READ_SEND_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~60 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~60_combout  = ( \u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( (\u0|master_0|p2b|in_ready~combout  & (!\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q  & ((\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) 
// # (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\u0|master_0|p2b|in_ready~combout  & ((\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ) # 
// (\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q )))) # (\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|p2b|in_ready~combout ),
	.datad(!\u0|master_0|transacto|p2m|state.READ_DATA_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~60 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~60 .lut_mask = 64'h07FF07FF07000700;
defparam \u0|master_0|transacto|p2m|state~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~77 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~77_combout  = ( !\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ( (!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q  & (!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q  & 
// \u0|master_0|transacto|p2m|out_data~0_combout )) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.READ_SEND_WAIT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.RETURN_PACKET~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|out_data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~77 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~77 .lut_mask = 64'h0808080800000000;
defparam \u0|master_0|transacto|p2m|state~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~76 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~76_combout  = (\u0|master_0|transacto|p2m|state~52_combout  & \u0|master_0|transacto|p2m|state.GET_EXTRA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|state~52_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_EXTRA~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~76 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~76 .lut_mask = 64'h000F000F000F000F;
defparam \u0|master_0|transacto|p2m|state~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~78 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~78_combout  = ( !\u0|master_0|transacto|p2m|always1~0_combout  & ( ((!\u0|master_0|transacto|p2m|state~76_combout ) # ((\u0|master_0|transacto|p2m|state.0000~q  & 
// !\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ))) # (\u0|master_0|transacto|p2m|Selector81~0_combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector81~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.0000~q ),
	.datac(!\u0|master_0|transacto|p2m|state~76_combout ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~78 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~78 .lut_mask = 64'hF7F5F7F500000000;
defparam \u0|master_0|transacto|p2m|state~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~79 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~79_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( \u0|master_0|transacto|p2m|state~76_combout  & ( !\u0|master_0|transacto|p2m|state~78_combout  ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( 
// \u0|master_0|transacto|p2m|state~76_combout  & ( ((!\u0|master_0|transacto|p2m|state~78_combout ) # ((!\u0|master_0|transacto|p2m|state~60_combout  & !\u0|master_0|transacto|p2m|state~59_combout ))) # (\u0|master_0|transacto|p2m|state~77_combout ) ) ) ) # 
// ( \u0|master_0|transacto|p2m|enable~combout  & ( !\u0|master_0|transacto|p2m|state~76_combout  & ( !\u0|master_0|transacto|p2m|state~78_combout  ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( !\u0|master_0|transacto|p2m|state~76_combout  & ( 
// !\u0|master_0|transacto|p2m|state~78_combout  ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state~60_combout ),
	.datab(!\u0|master_0|transacto|p2m|state~77_combout ),
	.datac(!\u0|master_0|transacto|p2m|state~78_combout ),
	.datad(!\u0|master_0|transacto|p2m|state~59_combout ),
	.datae(!\u0|master_0|transacto|p2m|enable~combout ),
	.dataf(!\u0|master_0|transacto|p2m|state~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~79 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~79 .lut_mask = 64'hF0F0F0F0FBF3F0F0;
defparam \u0|master_0|transacto|p2m|state~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \u0|master_0|transacto|p2m|state.GET_EXTRA (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~79_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_EXTRA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_EXTRA .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_EXTRA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~72 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~72_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( (!\u0|master_0|b2p|out_startofpacket~q  & \u0|master_0|transacto|p2m|state.GET_EXTRA~q ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( 
// \u0|master_0|transacto|p2m|state.GET_SIZE1~q  ) )

	.dataa(gnd),
	.datab(!\u0|master_0|b2p|out_startofpacket~q ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_EXTRA~q ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_SIZE1~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|enable~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~72 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~72 .lut_mask = 64'h00FF00FF0C0C0C0C;
defparam \u0|master_0|transacto|p2m|state~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \u0|master_0|transacto|p2m|state.GET_SIZE1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~72_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_SIZE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_SIZE1 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_SIZE1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~71 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~71_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( (\u0|master_0|transacto|p2m|state.GET_SIZE1~q  & !\u0|master_0|b2p|out_startofpacket~q ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( 
// \u0|master_0|transacto|p2m|state.GET_SIZE2~q  ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_SIZE1~q ),
	.datab(gnd),
	.datac(!\u0|master_0|b2p|out_startofpacket~q ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_SIZE2~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|enable~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~71 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~71 .lut_mask = 64'h00FF00FF50505050;
defparam \u0|master_0|transacto|p2m|state~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \u0|master_0|transacto|p2m|state.GET_SIZE2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~71_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_SIZE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_SIZE2 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_SIZE2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~57 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~57_combout  = ( \u0|master_0|transacto|p2m|enable~combout  & ( (!\u0|master_0|b2p|out_startofpacket~q  & \u0|master_0|transacto|p2m|state.GET_SIZE2~q ) ) ) # ( !\u0|master_0|transacto|p2m|enable~combout  & ( 
// \u0|master_0|transacto|p2m|state.GET_ADDR1~q  ) )

	.dataa(gnd),
	.datab(!\u0|master_0|b2p|out_startofpacket~q ),
	.datac(!\u0|master_0|transacto|p2m|state.GET_SIZE2~q ),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|enable~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~57 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~57 .lut_mask = 64'h00FF00FF0C0C0C0C;
defparam \u0|master_0|transacto|p2m|state~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N56
dffeas \u0|master_0|transacto|p2m|state.GET_ADDR1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~57_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_ADDR1 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_ADDR1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~55 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~55_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR1~q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & ((\u0|master_0|transacto|p2m|state.GET_ADDR2~q ))) # (\u0|master_0|transacto|p2m|enable~combout  & 
// (!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q )) ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR1~q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & \u0|master_0|transacto|p2m|state.GET_ADDR2~q ) ) )

	.dataa(!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|enable~combout ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~55 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~55 .lut_mask = 64'h00CC00CC22EE22EE;
defparam \u0|master_0|transacto|p2m|state~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N56
dffeas \u0|master_0|transacto|p2m|state.GET_ADDR2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~55_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_ADDR2 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_ADDR2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~56 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~56_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR2~q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & ((\u0|master_0|transacto|p2m|state.GET_ADDR3~q ))) # (\u0|master_0|transacto|p2m|enable~combout  & 
// (!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q )) ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR2~q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & \u0|master_0|transacto|p2m|state.GET_ADDR3~q ) ) )

	.dataa(!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|enable~combout ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~56 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~56 .lut_mask = 64'h00CC00CC22EE22EE;
defparam \u0|master_0|transacto|p2m|state~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N59
dffeas \u0|master_0|transacto|p2m|state.GET_ADDR3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~56_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_ADDR3 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_ADDR3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~50 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~50_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR3~q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & ((\u0|master_0|transacto|p2m|state.GET_ADDR4~q ))) # (\u0|master_0|transacto|p2m|enable~combout  & 
// (!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q )) ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR3~q  & ( (!\u0|master_0|transacto|p2m|enable~combout  & \u0|master_0|transacto|p2m|state.GET_ADDR4~q ) ) )

	.dataa(!\u0|master_0|b2p|out_startofpacket~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|enable~combout ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~50 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~50 .lut_mask = 64'h00CC00CC22EE22EE;
defparam \u0|master_0|transacto|p2m|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N43
dffeas \u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~50_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector70~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector70~0_combout  = ( \u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|state~49_combout  
// & (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & \u0|master_0|fifo|out_payload [1]))) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [1] & ( \u0|master_0|transacto|p2m|current_byte [0] & ( (!\u0|master_0|transacto|p2m|state~49_combout  & 
// (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) # (\u0|master_0|fifo|out_payload [1])))) ) ) ) # ( \u0|master_0|transacto|p2m|current_byte [1] & ( !\u0|master_0|transacto|p2m|current_byte [0] 
// & ( (!\u0|master_0|transacto|p2m|state~49_combout  & (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & ((!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) # (\u0|master_0|fifo|out_payload [1])))) ) ) ) # ( !\u0|master_0|transacto|p2m|current_byte 
// [1] & ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|state~49_combout  & (!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & \u0|master_0|fifo|out_payload [1]))) ) 
// ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datab(!\u0|master_0|transacto|p2m|state~49_combout ),
	.datac(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datad(!\u0|master_0|fifo|out_payload [1]),
	.datae(!\u0|master_0|transacto|p2m|current_byte [1]),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector70~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector70~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector70~0 .lut_mask = 64'h004080C080C00040;
defparam \u0|master_0|transacto|p2m|Selector70~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \u0|master_0|transacto|p2m|current_byte[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|current_byte[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|current_byte[1] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector14~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector14~0_combout  = ( \u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|enable~combout ) # 
// ((!\u0|master_0|b2p|out_endofpacket~DUPLICATE_q  & !\u0|master_0|transacto|p2m|current_byte [1])))) ) ) # ( !\u0|master_0|transacto|p2m|current_byte [0] & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & 
// ((!\u0|master_0|transacto|p2m|enable~combout ) # (!\u0|master_0|b2p|out_endofpacket~DUPLICATE_q ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|enable~combout ),
	.datab(!\u0|master_0|b2p|out_endofpacket~DUPLICATE_q ),
	.datac(!\u0|master_0|transacto|p2m|current_byte [1]),
	.datad(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|current_byte [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector14~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector14~0 .lut_mask = 64'h00EE00EE00EA00EA;
defparam \u0|master_0|transacto|p2m|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|in_ready_0~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|in_ready_0~0_combout  = ( \u0|master_0|transacto|p2m|Equal2~0_combout  & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & ((!\u0|master_0|transacto|p2m|command [4]) # (!\u0|master_0|transacto|p2m|enable~combout ))) ) 
// ) # ( !\u0|master_0|transacto|p2m|Equal2~0_combout  & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & !\u0|master_0|transacto|p2m|enable~combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|command [4]),
	.datad(!\u0|master_0|transacto|p2m|enable~combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|in_ready_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|in_ready_0~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|in_ready_0~0 .lut_mask = 64'h5500550055505550;
defparam \u0|master_0|transacto|p2m|in_ready_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|in_ready_0~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|in_ready_0~1_combout  = ( \u0|master_0|transacto|p2m|state~54_combout  & ( (\u0|master_0|transacto|p2m|state.0000~q  & (!\u0|master_0|transacto|p2m|in_ready_0~0_combout  & !\u0|master_0|transacto|p2m|always1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|state.0000~q ),
	.datac(!\u0|master_0|transacto|p2m|in_ready_0~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|in_ready_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|in_ready_0~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|in_ready_0~1 .lut_mask = 64'h0000000030003000;
defparam \u0|master_0|transacto|p2m|in_ready_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|in_ready_0~2 (
// Equation(s):
// \u0|master_0|transacto|p2m|in_ready_0~2_combout  = ( \u0|master_0|transacto|p2m|in_ready_0~1_combout  & ( ((\u0|master_0|transacto|p2m|Selector1~0_combout  & !\u0|master_0|transacto|p2m|last_trans~q )) # (\u0|master_0|transacto|p2m|Selector14~0_combout ) 
// ) ) # ( !\u0|master_0|transacto|p2m|in_ready_0~1_combout  )

	.dataa(!\u0|master_0|transacto|p2m|Selector14~0_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|in_ready_0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|in_ready_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|in_ready_0~2 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|in_ready_0~2 .lut_mask = 64'hFFFFFFFF5F555F55;
defparam \u0|master_0|transacto|p2m|in_ready_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N22
dffeas \u0|master_0|transacto|p2m|in_ready_0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|in_ready_0~2_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|in_ready_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|in_ready_0 .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|in_ready_0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \u0|master_0|fifo|mem_rd_ptr[1]~1 (
// Equation(s):
// \u0|master_0|fifo|mem_rd_ptr[1]~1_combout  = ( \u0|master_0|fifo|rd_ptr [1] & ( \u0|master_0|fifo|internal_out_valid~q  & ( (!\u0|master_0|fifo|rd_ptr [0]) # ((!\u0|master_0|transacto|p2m|in_ready_0~q  & \u0|master_0|fifo|out_valid~q )) ) ) ) # ( 
// !\u0|master_0|fifo|rd_ptr [1] & ( \u0|master_0|fifo|internal_out_valid~q  & ( (\u0|master_0|fifo|rd_ptr [0] & ((!\u0|master_0|fifo|out_valid~q ) # (\u0|master_0|transacto|p2m|in_ready_0~q ))) ) ) ) # ( \u0|master_0|fifo|rd_ptr [1] & ( 
// !\u0|master_0|fifo|internal_out_valid~q  ) )

	.dataa(!\u0|master_0|transacto|p2m|in_ready_0~q ),
	.datab(!\u0|master_0|fifo|out_valid~q ),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|rd_ptr [0]),
	.datae(!\u0|master_0|fifo|rd_ptr [1]),
	.dataf(!\u0|master_0|fifo|internal_out_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|mem_rd_ptr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|mem_rd_ptr[1]~1 .extended_lut = "off";
defparam \u0|master_0|fifo|mem_rd_ptr[1]~1 .lut_mask = 64'h0000FFFF00DDFF22;
defparam \u0|master_0|fifo|mem_rd_ptr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \u0|master_0|fifo|rd_ptr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|mem_rd_ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|rd_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|rd_ptr[1] .is_wysiwyg = "true";
defparam \u0|master_0|fifo|rd_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \u0|master_0|fifo|Add1~0 (
// Equation(s):
// \u0|master_0|fifo|Add1~0_combout  = ( \u0|master_0|fifo|rd_ptr [2] & ( (\u0|master_0|fifo|rd_ptr [1] & (\u0|master_0|fifo|rd_ptr [0] & \u0|master_0|fifo|rd_ptr [3])) ) )

	.dataa(!\u0|master_0|fifo|rd_ptr [1]),
	.datab(!\u0|master_0|fifo|rd_ptr [0]),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|rd_ptr [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Add1~0 .extended_lut = "off";
defparam \u0|master_0|fifo|Add1~0 .lut_mask = 64'h0000000000110011;
defparam \u0|master_0|fifo|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \u0|master_0|fifo|internal_out_valid~0 (
// Equation(s):
// \u0|master_0|fifo|internal_out_valid~0_combout  = ( \u0|master_0|fifo|rd_ptr [2] & ( (!\u0|master_0|fifo|rd_ptr [1] & (\u0|master_0|fifo|wr_ptr [2] & (!\u0|master_0|fifo|rd_ptr [0] $ (\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q )))) # 
// (\u0|master_0|fifo|rd_ptr [1] & ((!\u0|master_0|fifo|rd_ptr [0] & (\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q  & \u0|master_0|fifo|wr_ptr [2])) # (\u0|master_0|fifo|rd_ptr [0] & (!\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q  & !\u0|master_0|fifo|wr_ptr [2])))) ) 
// ) # ( !\u0|master_0|fifo|rd_ptr [2] & ( (!\u0|master_0|fifo|rd_ptr [1] & (!\u0|master_0|fifo|wr_ptr [2] & (!\u0|master_0|fifo|rd_ptr [0] $ (\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q )))) # (\u0|master_0|fifo|rd_ptr [1] & ((!\u0|master_0|fifo|rd_ptr [0] & 
// (\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q  & !\u0|master_0|fifo|wr_ptr [2])) # (\u0|master_0|fifo|rd_ptr [0] & (!\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q  & \u0|master_0|fifo|wr_ptr [2])))) ) )

	.dataa(!\u0|master_0|fifo|rd_ptr [1]),
	.datab(!\u0|master_0|fifo|rd_ptr [0]),
	.datac(!\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q ),
	.datad(!\u0|master_0|fifo|wr_ptr [2]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|internal_out_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|internal_out_valid~0 .extended_lut = "off";
defparam \u0|master_0|fifo|internal_out_valid~0 .lut_mask = 64'h8610861010861086;
defparam \u0|master_0|fifo|internal_out_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \u0|master_0|fifo|Equal0~0 (
// Equation(s):
// \u0|master_0|fifo|Equal0~0_combout  = ( \u0|master_0|fifo|rd_ptr [2] & ( !\u0|master_0|fifo|wr_ptr [3] $ (!\u0|master_0|fifo|rd_ptr [3] $ (((\u0|master_0|fifo|rd_ptr [1] & \u0|master_0|fifo|rd_ptr [0])))) ) ) # ( !\u0|master_0|fifo|rd_ptr [2] & ( 
// !\u0|master_0|fifo|wr_ptr [3] $ (!\u0|master_0|fifo|rd_ptr [3]) ) )

	.dataa(!\u0|master_0|fifo|rd_ptr [1]),
	.datab(!\u0|master_0|fifo|rd_ptr [0]),
	.datac(!\u0|master_0|fifo|wr_ptr [3]),
	.datad(!\u0|master_0|fifo|rd_ptr [3]),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|Equal0~0 .extended_lut = "off";
defparam \u0|master_0|fifo|Equal0~0 .lut_mask = 64'h0FF00FF01EE11EE1;
defparam \u0|master_0|fifo|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \u0|master_0|fifo|internal_out_valid~1 (
// Equation(s):
// \u0|master_0|fifo|internal_out_valid~1_combout  = ( !\u0|master_0|fifo|Equal0~0_combout  & ( \u0|master_0|fifo|rd_ptr [0] & ( (\u0|master_0|fifo|internal_out_valid~0_combout  & (\u0|master_0|fifo|read~0_combout  & !\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q 
// )) ) ) ) # ( !\u0|master_0|fifo|Equal0~0_combout  & ( !\u0|master_0|fifo|rd_ptr [0] & ( (\u0|master_0|fifo|internal_out_valid~0_combout  & (\u0|master_0|fifo|read~0_combout  & \u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q )) ) ) )

	.dataa(!\u0|master_0|fifo|internal_out_valid~0_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|read~0_combout ),
	.datad(!\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q ),
	.datae(!\u0|master_0|fifo|Equal0~0_combout ),
	.dataf(!\u0|master_0|fifo|rd_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|internal_out_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|internal_out_valid~1 .extended_lut = "off";
defparam \u0|master_0|fifo|internal_out_valid~1 .lut_mask = 64'h0005000005000000;
defparam \u0|master_0|fifo|internal_out_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \u0|master_0|fifo|internal_out_valid~2 (
// Equation(s):
// \u0|master_0|fifo|internal_out_valid~2_combout  = ( \u0|master_0|fifo|rd_ptr [5] & ( \u0|master_0|fifo|wr_ptr [5] & ( (\u0|master_0|fifo|internal_out_valid~1_combout  & ((!\u0|master_0|fifo|Add1~0_combout  & (!\u0|master_0|fifo|wr_ptr [4] $ 
// (\u0|master_0|fifo|rd_ptr [4]))) # (\u0|master_0|fifo|Add1~0_combout  & (\u0|master_0|fifo|wr_ptr [4] & !\u0|master_0|fifo|rd_ptr [4])))) ) ) ) # ( !\u0|master_0|fifo|rd_ptr [5] & ( \u0|master_0|fifo|wr_ptr [5] & ( (\u0|master_0|fifo|Add1~0_combout  & 
// (!\u0|master_0|fifo|wr_ptr [4] & (\u0|master_0|fifo|internal_out_valid~1_combout  & \u0|master_0|fifo|rd_ptr [4]))) ) ) ) # ( \u0|master_0|fifo|rd_ptr [5] & ( !\u0|master_0|fifo|wr_ptr [5] & ( (\u0|master_0|fifo|Add1~0_combout  & 
// (!\u0|master_0|fifo|wr_ptr [4] & (\u0|master_0|fifo|internal_out_valid~1_combout  & \u0|master_0|fifo|rd_ptr [4]))) ) ) ) # ( !\u0|master_0|fifo|rd_ptr [5] & ( !\u0|master_0|fifo|wr_ptr [5] & ( (\u0|master_0|fifo|internal_out_valid~1_combout  & 
// ((!\u0|master_0|fifo|Add1~0_combout  & (!\u0|master_0|fifo|wr_ptr [4] $ (\u0|master_0|fifo|rd_ptr [4]))) # (\u0|master_0|fifo|Add1~0_combout  & (\u0|master_0|fifo|wr_ptr [4] & !\u0|master_0|fifo|rd_ptr [4])))) ) ) )

	.dataa(!\u0|master_0|fifo|Add1~0_combout ),
	.datab(!\u0|master_0|fifo|wr_ptr [4]),
	.datac(!\u0|master_0|fifo|internal_out_valid~1_combout ),
	.datad(!\u0|master_0|fifo|rd_ptr [4]),
	.datae(!\u0|master_0|fifo|rd_ptr [5]),
	.dataf(!\u0|master_0|fifo|wr_ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|internal_out_valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|internal_out_valid~2 .extended_lut = "off";
defparam \u0|master_0|fifo|internal_out_valid~2 .lut_mask = 64'h0902000400040902;
defparam \u0|master_0|fifo|internal_out_valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \u0|master_0|fifo|next_empty~0 (
// Equation(s):
// \u0|master_0|fifo|next_empty~0_combout  = ( \u0|master_0|fifo|read~0_combout  & ( (\u0|master_0|fifo|empty~q  & ((!\u0|master_0|fifo|internal_out_valid~2_combout ) # (\u0|master_0|fifo|write~combout ))) ) ) # ( !\u0|master_0|fifo|read~0_combout  & ( 
// ((!\u0|master_0|fifo|internal_out_valid~2_combout  & \u0|master_0|fifo|empty~q )) # (\u0|master_0|fifo|write~combout ) ) )

	.dataa(!\u0|master_0|fifo|internal_out_valid~2_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|write~combout ),
	.datad(!\u0|master_0|fifo|empty~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|next_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|next_empty~0 .extended_lut = "off";
defparam \u0|master_0|fifo|next_empty~0 .lut_mask = 64'h0FAF0FAF00AF00AF;
defparam \u0|master_0|fifo|next_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \u0|master_0|fifo|empty (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|next_empty~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|empty .is_wysiwyg = "true";
defparam \u0|master_0|fifo|empty .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \u0|master_0|fifo|internal_out_valid~3 (
// Equation(s):
// \u0|master_0|fifo|internal_out_valid~3_combout  = ( \u0|master_0|fifo|empty~q  & ( !\u0|master_0|fifo|internal_out_valid~2_combout  ) )

	.dataa(!\u0|master_0|fifo|internal_out_valid~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|internal_out_valid~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|internal_out_valid~3 .extended_lut = "off";
defparam \u0|master_0|fifo|internal_out_valid~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u0|master_0|fifo|internal_out_valid~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N4
dffeas \u0|master_0|fifo|internal_out_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|internal_out_valid~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|internal_out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|internal_out_valid .is_wysiwyg = "true";
defparam \u0|master_0|fifo|internal_out_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N41
dffeas \u0|master_0|fifo|out_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|internal_out_valid~q ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|fifo|internal_out_ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|out_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|out_valid .is_wysiwyg = "true";
defparam \u0|master_0|fifo|out_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \u0|master_0|fifo|internal_out_ready (
// Equation(s):
// \u0|master_0|fifo|internal_out_ready~combout  = ( \u0|master_0|fifo|out_valid~q  & ( \u0|master_0|transacto|p2m|in_ready_0~q  ) ) # ( !\u0|master_0|fifo|out_valid~q  & ( \u0|master_0|transacto|p2m|in_ready_0~q  ) ) # ( !\u0|master_0|fifo|out_valid~q  & ( 
// !\u0|master_0|transacto|p2m|in_ready_0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|out_valid~q ),
	.dataf(!\u0|master_0|transacto|p2m|in_ready_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|internal_out_ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|internal_out_ready .extended_lut = "off";
defparam \u0|master_0|fifo|internal_out_ready .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \u0|master_0|fifo|internal_out_ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~1_sumout  = SUM(( GND ) + ( \u0|master_0|transacto|p2m|address [3] ) + ( \u0|master_0|transacto|p2m|Add2~6  ))
// \u0|master_0|transacto|p2m|Add2~2  = CARRY(( GND ) + ( \u0|master_0|transacto|p2m|address [3] ) + ( \u0|master_0|transacto|p2m|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|address [3]),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~1_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~1 .lut_mask = 64'h0000FF0000000000;
defparam \u0|master_0|transacto|p2m|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector68~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector68~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|fifo|out_payload [3] ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|transacto|p2m|Add2~1_sumout  ) )

	.dataa(gnd),
	.datab(!\u0|master_0|fifo|out_payload [3]),
	.datac(!\u0|master_0|transacto|p2m|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector68~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector68~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector68~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \u0|master_0|transacto|p2m|Selector68~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N37
dffeas \u0|master_0|transacto|p2m|address[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[3] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~13 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~13_sumout  = SUM(( \u0|master_0|transacto|p2m|address [4] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~2  ))
// \u0|master_0|transacto|p2m|Add2~14  = CARRY(( \u0|master_0|transacto|p2m|address [4] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~13_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~13 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector67~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector67~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|fifo|out_payload [4] ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|transacto|p2m|Add2~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~13_sumout ),
	.datad(!\u0|master_0|fifo|out_payload [4]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector67~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector67~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|master_0|transacto|p2m|Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N22
dffeas \u0|master_0|transacto|p2m|address[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[4] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~9 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~9_sumout  = SUM(( \u0|master_0|transacto|p2m|address [5] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~14  ))
// \u0|master_0|transacto|p2m|Add2~10  = CARRY(( \u0|master_0|transacto|p2m|address [5] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~14  ))

	.dataa(!\u0|master_0|transacto|p2m|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~9_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~9 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector66~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector66~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|b2p|out_data[5]~0_combout  ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|transacto|p2m|Add2~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~9_sumout ),
	.datad(!\u0|master_0|b2p|out_data[5]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector66~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector66~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|master_0|transacto|p2m|Selector66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \u0|master_0|transacto|p2m|address[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[5] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~21 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~21_sumout  = SUM(( \u0|master_0|transacto|p2m|address [6] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~10  ))
// \u0|master_0|transacto|p2m|Add2~22  = CARRY(( \u0|master_0|transacto|p2m|address [6] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~21_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~21 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector65~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector65~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|fifo|out_payload [6] ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|transacto|p2m|Add2~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~21_sumout ),
	.datad(!\u0|master_0|fifo|out_payload [6]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector65~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector65~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector65~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|master_0|transacto|p2m|Selector65~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N28
dffeas \u0|master_0|transacto|p2m|address[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[6] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~17 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~17_sumout  = SUM(( \u0|master_0|transacto|p2m|address [7] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~22  ))
// \u0|master_0|transacto|p2m|Add2~18  = CARRY(( \u0|master_0|transacto|p2m|address [7] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~17_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~17 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector64~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector64~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|fifo|out_payload [7] ) ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR4~q  & ( \u0|master_0|transacto|p2m|Add2~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~17_sumout ),
	.datad(!\u0|master_0|fifo|out_payload [7]),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector64~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector64~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u0|master_0|transacto|p2m|Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N26
dffeas \u0|master_0|transacto|p2m|address[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|address[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[7] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~29 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~29_sumout  = SUM(( \u0|master_0|transacto|p2m|address [8] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~18  ))
// \u0|master_0|transacto|p2m|Add2~30  = CARRY(( \u0|master_0|transacto|p2m|address [8] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~29_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~29 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N20
dffeas \u0|master_0|transacto|p2m|address[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~29_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[8] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~33 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~33_sumout  = SUM(( \u0|master_0|transacto|p2m|address [9] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~30  ))
// \u0|master_0|transacto|p2m|Add2~34  = CARRY(( \u0|master_0|transacto|p2m|address [9] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~33_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~33 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N22
dffeas \u0|master_0|transacto|p2m|address[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~33_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[9] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~37 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~37_sumout  = SUM(( \u0|master_0|transacto|p2m|address [10] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~34  ))
// \u0|master_0|transacto|p2m|Add2~38  = CARRY(( \u0|master_0|transacto|p2m|address [10] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~34  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~37_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~37 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \u0|master_0|transacto|p2m|address[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~37_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[10] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~41 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~41_sumout  = SUM(( \u0|master_0|transacto|p2m|address [11] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~38  ))
// \u0|master_0|transacto|p2m|Add2~42  = CARRY(( \u0|master_0|transacto|p2m|address [11] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~41_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~41 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N28
dffeas \u0|master_0|transacto|p2m|address[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~41_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[11] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~45 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~45_sumout  = SUM(( \u0|master_0|transacto|p2m|address [12] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~42  ))
// \u0|master_0|transacto|p2m|Add2~46  = CARRY(( \u0|master_0|transacto|p2m|address [12] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~42  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~45_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~45 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \u0|master_0|transacto|p2m|address[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~45_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[12] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~49 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~49_sumout  = SUM(( \u0|master_0|transacto|p2m|address [13] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~46  ))
// \u0|master_0|transacto|p2m|Add2~50  = CARRY(( \u0|master_0|transacto|p2m|address [13] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~46  ))

	.dataa(!\u0|master_0|transacto|p2m|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~49_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~49 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \u0|master_0|transacto|p2m|address[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~49_sumout ),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[13] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~53 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~53_sumout  = SUM(( \u0|master_0|transacto|p2m|address [14] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~50  ))
// \u0|master_0|transacto|p2m|Add2~54  = CARRY(( \u0|master_0|transacto|p2m|address [14] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~53_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~53 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N38
dffeas \u0|master_0|transacto|p2m|address[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~53_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[14] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~57 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~57_sumout  = SUM(( \u0|master_0|transacto|p2m|address [15] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~54  ))
// \u0|master_0|transacto|p2m|Add2~58  = CARRY(( \u0|master_0|transacto|p2m|address [15] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~57_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~57 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N40
dffeas \u0|master_0|transacto|p2m|address[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~57_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR3~q ),
	.ena(\u0|master_0|transacto|p2m|address[8]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[15] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~25 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~25_sumout  = SUM(( \u0|master_0|transacto|p2m|address [16] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~58  ))
// \u0|master_0|transacto|p2m|Add2~26  = CARRY(( \u0|master_0|transacto|p2m|address [16] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~58  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~25_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~25 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[16]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[16]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[16]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|transacto|p2m|address[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N16
dffeas \u0|master_0|transacto|p2m|address[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[16]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[16] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~109 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~109_sumout  = SUM(( \u0|master_0|transacto|p2m|address [17] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~26  ))
// \u0|master_0|transacto|p2m|Add2~110  = CARRY(( \u0|master_0|transacto|p2m|address [17] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~109_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~109 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[17]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[17]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~109_sumout 

	.dataa(!\u0|master_0|transacto|p2m|Add2~109_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[17]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|transacto|p2m|address[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N10
dffeas \u0|master_0|transacto|p2m|address[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[17]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[17] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~113 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~113_sumout  = SUM(( \u0|master_0|transacto|p2m|address [18] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~110  ))
// \u0|master_0|transacto|p2m|Add2~114  = CARRY(( \u0|master_0|transacto|p2m|address [18] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~113_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~113 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[18]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[18]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~113_sumout 

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|Add2~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[18]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|transacto|p2m|address[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \u0|master_0|transacto|p2m|address[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[18]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[18] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~117 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~117_sumout  = SUM(( \u0|master_0|transacto|p2m|address [19] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~114  ))
// \u0|master_0|transacto|p2m|Add2~118  = CARRY(( \u0|master_0|transacto|p2m|address [19] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~117_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~117 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[19]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[19]~feeder_combout  = ( \u0|master_0|transacto|p2m|Add2~117_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[19]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|transacto|p2m|address[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N49
dffeas \u0|master_0|transacto|p2m|address[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[19]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[19] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~61 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~61_sumout  = SUM(( \u0|master_0|transacto|p2m|address [20] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~118  ))
// \u0|master_0|transacto|p2m|Add2~62  = CARRY(( \u0|master_0|transacto|p2m|address [20] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~118  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~61_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~61 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N33
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[20]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[20]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~61_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[20]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|transacto|p2m|address[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N34
dffeas \u0|master_0|transacto|p2m|address[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[20]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[20] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~105 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~105_sumout  = SUM(( \u0|master_0|transacto|p2m|address [21] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~62  ))
// \u0|master_0|transacto|p2m|Add2~106  = CARRY(( \u0|master_0|transacto|p2m|address [21] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~62  ))

	.dataa(!\u0|master_0|transacto|p2m|address [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~105_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~105 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~105 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[21]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[21]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~105_sumout 

	.dataa(!\u0|master_0|transacto|p2m|Add2~105_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[21]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|transacto|p2m|address[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N52
dffeas \u0|master_0|transacto|p2m|address[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[21]~feeder_combout ),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[21] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~69 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~69_sumout  = SUM(( \u0|master_0|transacto|p2m|address [22] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~106  ))
// \u0|master_0|transacto|p2m|Add2~70  = CARRY(( \u0|master_0|transacto|p2m|address [22] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~69_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~69 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[22]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[22]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~69_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[22]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|transacto|p2m|address[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \u0|master_0|transacto|p2m|address[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[22]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[22] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~65 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~65_sumout  = SUM(( \u0|master_0|transacto|p2m|address [23] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~70  ))
// \u0|master_0|transacto|p2m|Add2~66  = CARRY(( \u0|master_0|transacto|p2m|address [23] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~70  ))

	.dataa(!\u0|master_0|transacto|p2m|address [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~65_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~65 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \u0|master_0|transacto|p2m|address[23]~feeder (
// Equation(s):
// \u0|master_0|transacto|p2m|address[23]~feeder_combout  = \u0|master_0|transacto|p2m|Add2~65_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Add2~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|address[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[23]~feeder .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|address[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u0|master_0|transacto|p2m|address[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \u0|master_0|transacto|p2m|address[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|address[23]~feeder_combout ),
	.asdata(\u0|master_0|fifo|out_payload [7]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR2~q ),
	.ena(\u0|master_0|transacto|p2m|address[21]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[23] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~89 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~89_sumout  = SUM(( \u0|master_0|transacto|p2m|address [24] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~66  ))
// \u0|master_0|transacto|p2m|Add2~90  = CARRY(( \u0|master_0|transacto|p2m|address [24] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~66  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~89_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~89 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N8
dffeas \u0|master_0|transacto|p2m|address[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~89_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[24] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~85 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~85_sumout  = SUM(( \u0|master_0|transacto|p2m|address [25] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~90  ))
// \u0|master_0|transacto|p2m|Add2~86  = CARRY(( \u0|master_0|transacto|p2m|address [25] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~85_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~85 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \u0|master_0|transacto|p2m|address[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~85_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [1]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[25] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~81 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~81_sumout  = SUM(( \u0|master_0|transacto|p2m|address [26] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~86  ))
// \u0|master_0|transacto|p2m|Add2~82  = CARRY(( \u0|master_0|transacto|p2m|address [26] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~86  ))

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|address [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~81_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~81 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~81 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|master_0|transacto|p2m|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N14
dffeas \u0|master_0|transacto|p2m|address[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~81_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[26] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~73 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~73_sumout  = SUM(( \u0|master_0|transacto|p2m|address[27]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~82  ))
// \u0|master_0|transacto|p2m|Add2~74  = CARRY(( \u0|master_0|transacto|p2m|address[27]~DUPLICATE_q  ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~73_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~73 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \u0|master_0|transacto|p2m|address[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~73_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[27]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~77 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~77_sumout  = SUM(( \u0|master_0|transacto|p2m|address [28] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~74  ))
// \u0|master_0|transacto|p2m|Add2~78  = CARRY(( \u0|master_0|transacto|p2m|address [28] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|address [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~77_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~77 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|master_0|transacto|p2m|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N20
dffeas \u0|master_0|transacto|p2m|address[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~77_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[28] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Add2~101 (
// Equation(s):
// \u0|master_0|transacto|p2m|Add2~101_sumout  = SUM(( \u0|master_0|transacto|p2m|address [29] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~78  ))
// \u0|master_0|transacto|p2m|Add2~102  = CARRY(( \u0|master_0|transacto|p2m|address [29] ) + ( GND ) + ( \u0|master_0|transacto|p2m|Add2~78  ))

	.dataa(!\u0|master_0|transacto|p2m|address [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|master_0|transacto|p2m|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|master_0|transacto|p2m|Add2~101_sumout ),
	.cout(\u0|master_0|transacto|p2m|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Add2~101 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Add2~101 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|master_0|transacto|p2m|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \u0|master_0|transacto|p2m|address[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~101_sumout ),
	.asdata(\u0|master_0|b2p|out_data[5]~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[29] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N26
dffeas \u0|master_0|transacto|p2m|address[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Add2~97_sumout ),
	.asdata(\u0|master_0|fifo|out_payload [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.ena(\u0|master_0|transacto|p2m|address[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|address [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|address[30] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|address[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \u0|mm_interconnect_0|router|WideOr0~2 (
// Equation(s):
// \u0|mm_interconnect_0|router|WideOr0~2_combout  = ( !\u0|master_0|transacto|p2m|address [29] & ( !\u0|master_0|transacto|p2m|address [17] & ( (!\u0|master_0|transacto|p2m|address [30] & (!\u0|master_0|transacto|p2m|address [21] & 
// (!\u0|master_0|transacto|p2m|address [18] & !\u0|master_0|transacto|p2m|address [19]))) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|address [30]),
	.datab(!\u0|master_0|transacto|p2m|address [21]),
	.datac(!\u0|master_0|transacto|p2m|address [18]),
	.datad(!\u0|master_0|transacto|p2m|address [19]),
	.datae(!\u0|master_0|transacto|p2m|address [29]),
	.dataf(!\u0|master_0|transacto|p2m|address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|WideOr0~2 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|WideOr0~2 .lut_mask = 64'h8000000000000000;
defparam \u0|mm_interconnect_0|router|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \u0|mm_interconnect_0|router|WideOr0 (
// Equation(s):
// \u0|mm_interconnect_0|router|WideOr0~combout  = ( \u0|mm_interconnect_0|router|WideOr0~1_combout  & ( (\u0|mm_interconnect_0|router|WideOr0~2_combout  & \u0|mm_interconnect_0|router|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|mm_interconnect_0|router|WideOr0~2_combout ),
	.datad(!\u0|mm_interconnect_0|router|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|router|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|router|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|router|WideOr0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|router|WideOr0 .lut_mask = 64'h00000000000F000F;
defparam \u0|mm_interconnect_0|router|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \u0|led_pio|always0~2 (
// Equation(s):
// \u0|led_pio|always0~2_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1] & ( (\u0|mm_interconnect_0|router|WideOr0~combout  & (\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q  & 
// (\u0|mm_interconnect_0|router|Equal2~2_combout  & !\u0|mm_interconnect_0|router|always1~1_combout ))) ) )

	.dataa(!\u0|mm_interconnect_0|router|WideOr0~combout ),
	.datab(!\u0|mm_interconnect_0|master_0_master_agent|hold_waitrequest~q ),
	.datac(!\u0|mm_interconnect_0|router|Equal2~2_combout ),
	.datad(!\u0|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|always0~2 .extended_lut = "off";
defparam \u0|led_pio|always0~2 .lut_mask = 64'h0100010000000000;
defparam \u0|led_pio|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \u0|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( (\u0|led_pio|always0~2_combout  & 
// !\u0|master_0|transacto|p2m|write~q ) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0] & ( (\u0|led_pio|always0~2_combout  & 
// \u0|master_0|transacto|p2m|write~q ) ) ) )

	.dataa(gnd),
	.datab(!\u0|led_pio|always0~2_combout ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|write~q ),
	.datae(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0033000033000000;
defparam \u0|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector1~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector1~0_combout  = ( \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) ) ) ) # ( \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & 
// (\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout  & ((\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & 
// ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q  & \u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ) ) ) )

	.dataa(!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datac(!\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\u0|mm_interconnect_0|master_0_master_agent|av_waitrequest~0_combout ),
	.datae(!\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.dataf(!\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector1~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector1~0 .lut_mask = 64'h0033001300330033;
defparam \u0|master_0|transacto|p2m|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~47 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~47_combout  = ( \u0|master_0|transacto|p2m|Equal2~0_combout  & ( (\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q  & (!\u0|master_0|transacto|p2m|command [4] & \u0|master_0|transacto|p2m|enable~combout )) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|command [4]),
	.datad(!\u0|master_0|transacto|p2m|enable~combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~47 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~47 .lut_mask = 64'h0000000000500050;
defparam \u0|master_0|transacto|p2m|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \u0|master_0|transacto|p2m|state~48 (
// Equation(s):
// \u0|master_0|transacto|p2m|state~48_combout  = ( \u0|master_0|transacto|p2m|Selector14~0_combout  & ( !\u0|master_0|transacto|p2m|always1~0_combout  ) ) # ( !\u0|master_0|transacto|p2m|Selector14~0_combout  & ( 
// (!\u0|master_0|transacto|p2m|always1~0_combout  & (((\u0|master_0|transacto|p2m|Selector1~0_combout  & !\u0|master_0|transacto|p2m|last_trans~q )) # (\u0|master_0|transacto|p2m|state~47_combout ))) ) )

	.dataa(!\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.datab(!\u0|master_0|transacto|p2m|always1~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|state~47_combout ),
	.datad(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state~48 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|state~48 .lut_mask = 64'h4C0C4C0CCCCCCCCC;
defparam \u0|master_0|transacto|p2m|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N58
dffeas \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|state~48_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector39~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector39~0_combout  = ( \u0|master_0|transacto|p2m|state.GET_ADDR1~q  & ( (\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & ((\u0|master_0|transacto|p2m|last_trans~q ) # (\u0|master_0|b2p|out_endofpacket~q ))) ) 
// ) # ( !\u0|master_0|transacto|p2m|state.GET_ADDR1~q  & ( ((\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q  & \u0|master_0|b2p|out_endofpacket~q )) # (\u0|master_0|transacto|p2m|last_trans~q ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.GET_WRITE_DATA~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u0|master_0|b2p|out_endofpacket~q ),
	.datad(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector39~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector39~0 .lut_mask = 64'h05FF05FF05550555;
defparam \u0|master_0|transacto|p2m|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N10
dffeas \u0|master_0|transacto|p2m|last_trans (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|last_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|last_trans .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|last_trans .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N53
dffeas \u0|master_0|transacto|p2m|out_startofpacket (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector72~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_startofpacket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_startofpacket .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_startofpacket .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector38~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector38~0_combout  = ((!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & \u0|master_0|transacto|p2m|first_trans~q )) # (\u0|master_0|transacto|p2m|state.GET_ADDR1~q )

	.dataa(gnd),
	.datab(!\u0|master_0|transacto|p2m|state.GET_ADDR1~q ),
	.datac(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.datad(!\u0|master_0|transacto|p2m|first_trans~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector38~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector38~0 .lut_mask = 64'h33F333F333F333F3;
defparam \u0|master_0|transacto|p2m|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N50
dffeas \u0|master_0|transacto|p2m|first_trans (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|first_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|first_trans .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|first_trans .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector72~0 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector72~0_combout  = ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( \u0|master_0|transacto|p2m|first_trans~q  ) ) # ( !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( 
// \u0|master_0|transacto|p2m|first_trans~q  & ( (!\u0|master_0|p2b|in_ready~combout  & \u0|master_0|transacto|p2m|out_startofpacket~q ) ) ) ) # ( \u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|first_trans~q  & ( 
// (!\u0|master_0|p2b|in_ready~combout  & (\u0|master_0|transacto|p2m|out_startofpacket~q  & ((\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ) # (\u0|master_0|transacto|p2m|state.WRITE_WAIT~q )))) ) ) ) # ( 
// !\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q  & ( !\u0|master_0|transacto|p2m|first_trans~q  & ( (!\u0|master_0|p2b|in_ready~combout  & \u0|master_0|transacto|p2m|out_startofpacket~q ) ) ) )

	.dataa(!\u0|master_0|transacto|p2m|state.WRITE_WAIT~q ),
	.datab(!\u0|master_0|transacto|p2m|state.GET_ADDR4~DUPLICATE_q ),
	.datac(!\u0|master_0|p2b|in_ready~combout ),
	.datad(!\u0|master_0|transacto|p2m|out_startofpacket~q ),
	.datae(!\u0|master_0|transacto|p2m|state.READ_SEND_ISSUE~q ),
	.dataf(!\u0|master_0|transacto|p2m|first_trans~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector72~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector72~0 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector72~0 .lut_mask = 64'h00F0007000F0FFFF;
defparam \u0|master_0|transacto|p2m|Selector72~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \u0|master_0|transacto|p2m|Selector72~1 (
// Equation(s):
// \u0|master_0|transacto|p2m|Selector72~1_combout  = ( \u0|master_0|transacto|p2m|Selector72~0_combout  ) # ( !\u0|master_0|transacto|p2m|Selector72~0_combout  & ( ((\u0|master_0|transacto|p2m|last_trans~q  & \u0|master_0|transacto|p2m|Selector1~0_combout 
// )) # (\u0|master_0|transacto|p2m|state~49_combout ) ) )

	.dataa(!\u0|master_0|transacto|p2m|last_trans~q ),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|Selector1~0_combout ),
	.datad(!\u0|master_0|transacto|p2m|state~49_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|Selector72~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|transacto|p2m|Selector72~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|Selector72~1 .extended_lut = "off";
defparam \u0|master_0|transacto|p2m|Selector72~1 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \u0|master_0|transacto|p2m|Selector72~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N52
dffeas \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector72~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \u0|master_0|p2b|sent_sop~0 (
// Equation(s):
// \u0|master_0|p2b|sent_sop~0_combout  = ( \u0|master_0|p2b|sent_sop~q  & ( \u0|master_0|p2b|in_ready~2_combout  ) ) # ( \u0|master_0|p2b|sent_sop~q  & ( !\u0|master_0|p2b|in_ready~2_combout  & ( ((!\u0|master_0|p2b|in_ready~1_combout ) # 
// (\u0|master_0|p2b|in_ready~3_combout )) # (\u0|master_0|p2b|in_ready~6_combout ) ) ) ) # ( !\u0|master_0|p2b|sent_sop~q  & ( !\u0|master_0|p2b|in_ready~2_combout  & ( (\u0|master_0|p2b|in_ready~1_combout  & 
// \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q ) ) ) )

	.dataa(!\u0|master_0|p2b|in_ready~6_combout ),
	.datab(!\u0|master_0|p2b|in_ready~1_combout ),
	.datac(!\u0|master_0|p2b|in_ready~3_combout ),
	.datad(!\u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q ),
	.datae(!\u0|master_0|p2b|sent_sop~q ),
	.dataf(!\u0|master_0|p2b|in_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|sent_sop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|sent_sop~0 .extended_lut = "off";
defparam \u0|master_0|p2b|sent_sop~0 .lut_mask = 64'h0033DFDF0000FFFF;
defparam \u0|master_0|p2b|sent_sop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N49
dffeas \u0|master_0|p2b|sent_sop (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|sent_sop~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|sent_sop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|sent_sop .is_wysiwyg = "true";
defparam \u0|master_0|p2b|sent_sop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~0 (
// Equation(s):
// \u0|master_0|p2b|in_ready~0_combout  = ( !\u0|master_0|p2b|sent_sop~q  & ( \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|sent_sop~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~0 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|master_0|p2b|in_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \u0|master_0|p2b|sent_channel~0 (
// Equation(s):
// \u0|master_0|p2b|sent_channel~0_combout  = ( !\u0|master_0|p2b|in_ready~6_combout  & ( (!\u0|master_0|p2b|in_ready~0_combout  & !\u0|master_0|p2b|in_ready~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|p2b|in_ready~0_combout ),
	.datad(!\u0|master_0|p2b|in_ready~3_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|in_ready~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|sent_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|sent_channel~0 .extended_lut = "off";
defparam \u0|master_0|p2b|sent_channel~0 .lut_mask = 64'hF000F00000000000;
defparam \u0|master_0|p2b|sent_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N45
cyclonev_lcell_comb \u0|master_0|p2b|sent_channel_char~0 (
// Equation(s):
// \u0|master_0|p2b|sent_channel_char~0_combout  = ( \u0|master_0|p2b|sent_channel_char~q  & ( (!\u0|master_0|p2b|sent_channel~0_combout ) # (\u0|master_0|p2b|in_ready~2_combout ) ) ) # ( !\u0|master_0|p2b|sent_channel_char~q  & ( 
// \u0|master_0|p2b|in_ready~2_combout  ) )

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|p2b|sent_channel_char~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|sent_channel_char~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|sent_channel_char~0 .extended_lut = "off";
defparam \u0|master_0|p2b|sent_channel_char~0 .lut_mask = 64'h5555F5F55555F5F5;
defparam \u0|master_0|p2b|sent_channel_char~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N46
dffeas \u0|master_0|p2b|sent_channel_char (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|sent_channel_char~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|sent_channel_char~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|sent_channel_char .is_wysiwyg = "true";
defparam \u0|master_0|p2b|sent_channel_char .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N39
cyclonev_lcell_comb \u0|master_0|p2b|sent_channel~1 (
// Equation(s):
// \u0|master_0|p2b|sent_channel~1_combout  = ( \u0|master_0|p2b|sent_channel~0_combout  & ( (\u0|master_0|p2b|in_ready~2_combout  & \u0|master_0|p2b|sent_channel_char~q ) ) ) # ( !\u0|master_0|p2b|sent_channel~0_combout  & ( 
// ((\u0|master_0|p2b|in_ready~2_combout  & \u0|master_0|p2b|sent_channel_char~q )) # (\u0|master_0|p2b|sent_channel~q ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|p2b|in_ready~2_combout ),
	.datac(!\u0|master_0|p2b|sent_channel_char~q ),
	.datad(!\u0|master_0|p2b|sent_channel~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|sent_channel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|sent_channel~1 .extended_lut = "off";
defparam \u0|master_0|p2b|sent_channel~1 .lut_mask = 64'h03FF03FF03030303;
defparam \u0|master_0|p2b|sent_channel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N41
dffeas \u0|master_0|p2b|sent_channel (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|sent_channel~1_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|sent_channel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|sent_channel .is_wysiwyg = "true";
defparam \u0|master_0|p2b|sent_channel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \u0|master_0|p2b|stored_channel[0]~0 (
// Equation(s):
// \u0|master_0|p2b|stored_channel[0]~0_combout  = (\u0|master_0|p2b|stored_channel [0]) # (\u0|master_0|p2b|sent_channel~q )

	.dataa(gnd),
	.datab(!\u0|master_0|p2b|sent_channel~q ),
	.datac(gnd),
	.datad(!\u0|master_0|p2b|stored_channel [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|stored_channel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|stored_channel[0]~0 .extended_lut = "off";
defparam \u0|master_0|p2b|stored_channel[0]~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \u0|master_0|p2b|stored_channel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N20
dffeas \u0|master_0|p2b|stored_channel[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|stored_channel[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|stored_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|stored_channel[0] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|stored_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \u0|master_0|p2b|in_ready~2 (
// Equation(s):
// \u0|master_0|p2b|in_ready~2_combout  = ( \u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q  & ( !\u0|master_0|p2b|sent_channel~q  ) ) # ( !\u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q  & ( !\u0|master_0|p2b|sent_channel~q  & ( 
// !\u0|master_0|p2b|stored_channel [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|p2b|stored_channel [0]),
	.datad(gnd),
	.datae(!\u0|master_0|transacto|p2m|out_startofpacket~DUPLICATE_q ),
	.dataf(!\u0|master_0|p2b|sent_channel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|in_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|in_ready~2 .extended_lut = "off";
defparam \u0|master_0|p2b|in_ready~2 .lut_mask = 64'hF0F0FFFF00000000;
defparam \u0|master_0|p2b|in_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \u0|master_0|p2b|out_data~7 (
// Equation(s):
// \u0|master_0|p2b|out_data~7_combout  = ( \u0|master_0|p2b|sent_esc~q  & ( (!\u0|master_0|p2b|in_ready~2_combout  & ((!\u0|master_0|p2b|sent_channel~0_combout ) # ((!\u0|master_0|transacto|p2m|out_data [5])))) # (\u0|master_0|p2b|in_ready~2_combout  & 
// (((!\u0|master_0|p2b|sent_channel_char~q )))) ) ) # ( !\u0|master_0|p2b|sent_esc~q  & ( (!\u0|master_0|p2b|in_ready~2_combout  & ((!\u0|master_0|p2b|sent_channel~0_combout ) # ((\u0|master_0|transacto|p2m|out_data [5])))) # 
// (\u0|master_0|p2b|in_ready~2_combout  & (((!\u0|master_0|p2b|sent_channel_char~q )))) ) )

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|out_data [5]),
	.datad(!\u0|master_0|p2b|sent_channel_char~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|sent_esc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~7 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~7 .lut_mask = 64'hDF8ADF8AFDA8FDA8;
defparam \u0|master_0|p2b|out_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N55
dffeas \u0|master_0|p2b|out_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~7_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[5] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|p2b|out_data [5]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N5
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [5]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [5]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N13
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [5]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \u0|master_0|p2b|out_data~5 (
// Equation(s):
// \u0|master_0|p2b|out_data~5_combout  = (!\u0|master_0|p2b|in_ready~2_combout  & ((!\u0|master_0|p2b|sent_channel~0_combout ) # ((\u0|master_0|transacto|p2m|out_data [3])))) # (\u0|master_0|p2b|in_ready~2_combout  & (((!\u0|master_0|p2b|sent_channel_char~q 
// ))))

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datac(!\u0|master_0|transacto|p2m|out_data [3]),
	.datad(!\u0|master_0|p2b|sent_channel_char~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~5 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~5 .lut_mask = 64'hDF8ADF8ADF8ADF8A;
defparam \u0|master_0|p2b|out_data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N37
dffeas \u0|master_0|p2b|out_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~5_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[3] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|p2b|out_data [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [3]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [3]

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [3]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \u0|master_0|p2b|out_data~6 (
// Equation(s):
// \u0|master_0|p2b|out_data~6_combout  = ( \u0|master_0|transacto|p2m|out_data [4] & ( (!\u0|master_0|p2b|in_ready~2_combout ) # (!\u0|master_0|p2b|sent_channel_char~q ) ) ) # ( !\u0|master_0|transacto|p2m|out_data [4] & ( 
// (!\u0|master_0|p2b|in_ready~2_combout  & (!\u0|master_0|p2b|sent_channel~0_combout )) # (\u0|master_0|p2b|in_ready~2_combout  & ((!\u0|master_0|p2b|sent_channel_char~q ))) ) )

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datad(!\u0|master_0|p2b|sent_channel_char~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~6 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~6 .lut_mask = 64'hF5A0F5A0FFAAFFAA;
defparam \u0|master_0|p2b|out_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N52
dffeas \u0|master_0|p2b|out_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~6_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[4] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder_combout  = ( \u0|master_0|p2b|out_data [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|out_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N11
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N50
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [4]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [4]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [4]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \u0|master_0|p2b|out_data~4 (
// Equation(s):
// \u0|master_0|p2b|out_data~4_combout  = (!\u0|master_0|p2b|in_ready~2_combout  & (\u0|master_0|p2b|sent_channel~0_combout  & \u0|master_0|transacto|p2m|out_data [7]))

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datac(gnd),
	.datad(!\u0|master_0|transacto|p2m|out_data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~4 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~4 .lut_mask = 64'h0022002200220022;
defparam \u0|master_0|p2b|out_data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N40
dffeas \u0|master_0|p2b|out_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~4_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[7] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder_combout  = ( \u0|master_0|p2b|out_data [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|p2b|out_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [7]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [7]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N57
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [7]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N58
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [7]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \u0|master_0|transacto|p2m|out_data[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|transacto|p2m|Selector74~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|transacto|p2m|out_data[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|out_data[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|out_data[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|out_data[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N57
cyclonev_lcell_comb \u0|master_0|p2b|out_data~8 (
// Equation(s):
// \u0|master_0|p2b|out_data~8_combout  = ( \u0|master_0|transacto|p2m|out_data[6]~DUPLICATE_q  & ( (!\u0|master_0|p2b|in_ready~2_combout ) # (!\u0|master_0|p2b|sent_channel_char~q ) ) ) # ( !\u0|master_0|transacto|p2m|out_data[6]~DUPLICATE_q  & ( 
// (!\u0|master_0|p2b|in_ready~2_combout  & (!\u0|master_0|p2b|sent_channel~0_combout )) # (\u0|master_0|p2b|in_ready~2_combout  & ((!\u0|master_0|p2b|sent_channel_char~q ))) ) )

	.dataa(!\u0|master_0|p2b|in_ready~2_combout ),
	.datab(!\u0|master_0|p2b|sent_channel~0_combout ),
	.datac(!\u0|master_0|p2b|sent_channel_char~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|out_data[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|p2b|out_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|p2b|out_data~8 .extended_lut = "off";
defparam \u0|master_0|p2b|out_data~8 .lut_mask = 64'hD8D8D8D8FAFAFAFA;
defparam \u0|master_0|p2b|out_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N59
dffeas \u0|master_0|p2b|out_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|p2b|out_data~8_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|p2b|in_ready~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|p2b|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|p2b|out_data[6] .is_wysiwyg = "true";
defparam \u0|master_0|p2b|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|p2b|out_data [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer [6]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [6]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder_combout  = \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [6]

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder_combout ),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer [6]),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~q ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q  ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q  ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 .lut_mask = 64'h0F0F0F0F0F0F1111;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0_combout ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [6] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [5] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [3] & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [4] & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [7]))) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [5]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [7]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [6]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 .lut_mask = 64'h0000200000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0]) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0] ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [0]),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5 .lut_mask = 64'hF0F0C0C0F0F0C0C0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ) # ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7])))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter [7]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11 .lut_mask = 64'h0000000033333233;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|out_data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q )) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout )))) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout )))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~q ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14 .lut_mask = 64'h0F0F0D8D00000088;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) # (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout  & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) # 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout )))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21 .lut_mask = 64'hCC00CC00DC00FC00;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N9
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q  $ (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [5]) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [5]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23 .lut_mask = 64'h0000000055AA55AA;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout  = (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q )))

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3 .lut_mask = 64'h0002000200020002;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout ))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout )))) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout )) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4 .lut_mask = 64'h000300035053FAFB;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1_combout ),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [0] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [0] & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [0] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA~q ),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1 .lut_mask = 64'h00CC33FF00003333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [7]))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [7]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25 .lut_mask = 64'h0001000100000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ))) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout )) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~3_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~8_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~25_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26 .lut_mask = 64'h0000050500003535;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7 .lut_mask = 64'h0000000033333333;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [7]))))) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [6]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [6]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27 .extended_lut = "on";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27 .lut_mask = 64'h0045004500000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [6])) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [6] & ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ))) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22 .lut_mask = 64'h0E0E0E0E04040404;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23_combout ))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~23_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24 .lut_mask = 64'h0000000202020202;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N25
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [5] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [4] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31 .extended_lut = "on";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31 .lut_mask = 64'h0000000000020002;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [4]))))) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [3]))))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~21_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35 .extended_lut = "on";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35 .lut_mask = 64'h0000000044044404;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [3] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [3] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19 .lut_mask = 64'h03030303CFCFCFCF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12 .lut_mask = 64'h3333333323032303;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18 .lut_mask = 64'h000000000FFF0FFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19_combout ))) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~19_combout ),
	.datac(gnd),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~18_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 .lut_mask = 64'h1100115500000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [2] & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1]) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [2] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) ) )

	.dataa(gnd),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1 [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout  & (((!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout )) # (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout  & 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~10_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~9_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~14_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~11_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15 .lut_mask = 64'hC0C0C0C0D0F0D0F0;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13_combout ))) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1]~12_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16 .lut_mask = 64'h0404040400040000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N52
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q  & !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ) # 
// (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~DUPLICATE_q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 .lut_mask = 64'hEEEEEEEE44444444;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5_combout ) # 
// ((!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ) # ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [1] & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout ))) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( (!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ) # 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [1] & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout )) ) ) ) # ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [1] & (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout )) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q  & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [1] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout )) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~5_combout ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [1]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~4_combout ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6 .lut_mask = 64'h00030003F0F3FAFB;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr~combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr .lut_mask = 64'h0505000005050000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout  = ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1 .lut_mask = 64'h5050505000000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N1
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_udr~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~q ),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder_combout  = ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder_combout  = ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [2]),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [3]),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [4]),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [5]),
	.clrn(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg [6]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N43
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N58
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [1] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2] ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [1] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2])))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [1] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2] ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [1] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2] & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])))) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 .lut_mask = 64'h00F800FF02FA00FF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N4
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0_combout  = ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N19
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N10
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg [1] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2]))) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg [1] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 .lut_mask = 64'h01000100EFFFEFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 .lut_mask = 64'h0000555500005555;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N34
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N49
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg [1] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]) # 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [1]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))) ) ) # ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg [1] & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [1]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [1]),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 .lut_mask = 64'h00100010EFFFEFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0_combout ))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q )))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q )) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 .lut_mask = 64'h55555555555515D5;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [0])) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  & ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// ((\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [0]))) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [0])) ) ) ) # ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) # 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [0]) ) ) ) # ( !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q  & ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q  & ( 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [0] & 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ) ) ) )

	.dataa(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info [0]),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug [0]),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y1_N48
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0_combout  = ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0] & ( (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout )) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ))))) ) ) ) # ( 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout )) ) ) ) # ( 
// !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q  & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0] & ( 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q  & 
// (\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout  & \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout )) ) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\u0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0_combout ),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 .lut_mask = 64'h0202020213020202;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hABFFABFFAAFFBBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N31
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid~combout ),
	.clrn(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg [1]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N40
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~q ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N59
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1~q ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N16
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N14
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N20
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [2]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [3]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [4]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [5]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N32
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [6]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N30
cyclonev_lcell_comb \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 (
// Equation(s):
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout  = ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [6] & ( 
// !\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg [6]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 .extended_lut = "off";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N22
dffeas \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0_combout ),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid .is_wysiwyg = "true";
defparam \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N24
cyclonev_lcell_comb \u0|master_0|fifo|next_full~1 (
// Equation(s):
// \u0|master_0|fifo|next_full~1_combout  = ( \u0|master_0|fifo|rd_ptr [2] & ( (\u0|master_0|fifo|Add0~2_combout  & (!\u0|master_0|fifo|rd_ptr [3] $ (\u0|master_0|fifo|Add0~3_combout ))) ) ) # ( !\u0|master_0|fifo|rd_ptr [2] & ( 
// (!\u0|master_0|fifo|Add0~2_combout  & (!\u0|master_0|fifo|rd_ptr [3] $ (\u0|master_0|fifo|Add0~3_combout ))) ) )

	.dataa(!\u0|master_0|fifo|rd_ptr [3]),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|Add0~2_combout ),
	.datad(!\u0|master_0|fifo|Add0~3_combout ),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|rd_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|next_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|next_full~1 .extended_lut = "off";
defparam \u0|master_0|fifo|next_full~1 .lut_mask = 64'hA050A0500A050A05;
defparam \u0|master_0|fifo|next_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \u0|master_0|fifo|next_full~0 (
// Equation(s):
// \u0|master_0|fifo|next_full~0_combout  = ( \u0|master_0|fifo|rd_ptr [1] & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q  & ( (!\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q  & (\u0|master_0|fifo|rd_ptr [0] & 
// \u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q )) # (\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q  & (!\u0|master_0|fifo|rd_ptr [0] & !\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q )) ) ) ) # ( !\u0|master_0|fifo|rd_ptr [1] & ( 
// \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q  & ( (!\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q  & (\u0|master_0|fifo|rd_ptr [0] & !\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q )) # 
// (\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q  & (!\u0|master_0|fifo|rd_ptr [0] & \u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q )) ) ) )

	.dataa(!\u0|master_0|fifo|wr_ptr[0]~DUPLICATE_q ),
	.datab(!\u0|master_0|fifo|rd_ptr [0]),
	.datac(gnd),
	.datad(!\u0|master_0|fifo|wr_ptr[1]~DUPLICATE_q ),
	.datae(!\u0|master_0|fifo|rd_ptr [1]),
	.dataf(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|next_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|next_full~0 .extended_lut = "off";
defparam \u0|master_0|fifo|next_full~0 .lut_mask = 64'h0000000022444422;
defparam \u0|master_0|fifo|next_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \u0|master_0|fifo|next_full~2 (
// Equation(s):
// \u0|master_0|fifo|next_full~2_combout  = ( \u0|master_0|fifo|next_full~0_combout  & ( \u0|master_0|fifo|rd_ptr [4] & ( (\u0|master_0|fifo|Add0~1_combout  & \u0|master_0|fifo|next_full~1_combout ) ) ) ) # ( \u0|master_0|fifo|next_full~0_combout  & ( 
// !\u0|master_0|fifo|rd_ptr [4] & ( (!\u0|master_0|fifo|Add0~1_combout  & \u0|master_0|fifo|next_full~1_combout ) ) ) )

	.dataa(!\u0|master_0|fifo|Add0~1_combout ),
	.datab(gnd),
	.datac(!\u0|master_0|fifo|next_full~1_combout ),
	.datad(gnd),
	.datae(!\u0|master_0|fifo|next_full~0_combout ),
	.dataf(!\u0|master_0|fifo|rd_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|next_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|next_full~2 .extended_lut = "off";
defparam \u0|master_0|fifo|next_full~2 .lut_mask = 64'h00000A0A00000505;
defparam \u0|master_0|fifo|next_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \u0|master_0|fifo|next_full~3 (
// Equation(s):
// \u0|master_0|fifo|next_full~3_combout  = ( !\u0|master_0|fifo|read~0_combout  & ( ((\u0|master_0|fifo|next_full~2_combout  & (!\u0|master_0|fifo|Add0~0_combout  $ (\u0|master_0|fifo|rd_ptr [5])))) # (\u0|master_0|fifo|full~q ) ) )

	.dataa(!\u0|master_0|fifo|Add0~0_combout ),
	.datab(!\u0|master_0|fifo|next_full~2_combout ),
	.datac(!\u0|master_0|fifo|rd_ptr [5]),
	.datad(!\u0|master_0|fifo|full~q ),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|next_full~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|next_full~3 .extended_lut = "off";
defparam \u0|master_0|fifo|next_full~3 .lut_mask = 64'h21FF21FF00000000;
defparam \u0|master_0|fifo|next_full~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \u0|master_0|fifo|full (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|master_0|fifo|next_full~3_combout ),
	.asdata(vcc),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|fifo|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|fifo|full .is_wysiwyg = "true";
defparam \u0|master_0|fifo|full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \u0|master_0|fifo|write (
// Equation(s):
// \u0|master_0|fifo|write~combout  = ( !\u0|master_0|fifo|full~q  & ( \u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|fifo|full~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|master_0|fifo|write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|master_0|fifo|write .extended_lut = "off";
defparam \u0|master_0|fifo|write .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|master_0|fifo|write .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N53
dffeas \u0|master_0|transacto|p2m|writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|master_0|fifo|out_payload [0]),
	.clrn(\u0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|master_0|transacto|p2m|writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|master_0|transacto|p2m|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|master_0|transacto|p2m|writedata[0] .is_wysiwyg = "true";
defparam \u0|master_0|transacto|p2m|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \u0|led_pio|data_out[0]~feeder (
// Equation(s):
// \u0|led_pio|data_out[0]~feeder_combout  = ( \u0|master_0|transacto|p2m|writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|master_0|transacto|p2m|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|led_pio|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|led_pio|data_out[0]~feeder .extended_lut = "off";
defparam \u0|led_pio|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|led_pio|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N16
dffeas \u0|led_pio|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u0|led_pio|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u0|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|led_pio|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_pio|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_pio|data_out[0] .is_wysiwyg = "true";
defparam \u0|led_pio|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y24_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \push_button[2]~input (
	.i(push_button[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button[2]~input_o ));
// synopsys translate_off
defparam \push_button[2]~input .bus_hold = "false";
defparam \push_button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \push_button[3]~input (
	.i(push_button[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button[3]~input_o ));
// synopsys translate_off
defparam \push_button[3]~input .bus_hold = "false";
defparam \push_button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y34_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
