16:30:22
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Dec 30 16:30:31 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:13:227:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:11:231:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":185:11:185:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":186:11:186:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":351:7:351:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":378:36:378:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":379:37:379:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":382:40:382:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":384:28:384:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:29:386:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":431:12:431:15|The number of ports in the instantiation does not match the number of ports in the module definition for instance arse
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 30 16:30:31 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 30 16:30:31 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Jan 02 08:53:25 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:7:321:23|Synthesizing module TAStable_pll_21in in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:52:334:52|Input EXTFEEDBACK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:53:335:53|Input DYNAMICDELAY on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":338:56:338:56|Input LATCHINPUTVALUE on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":340:44:340:44|Input SDI on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":342:45:342:45|Input SCLK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Synthesizing module top in library work.

@E: CG906 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":386:18:386:22|Reference to unknown variable reset.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 02 08:53:25 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 02 08:53:25 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Tue Jan 02 08:54:13 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:7:321:23|Synthesizing module TAStable_pll_21in in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:52:334:52|Input EXTFEEDBACK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:53:335:53|Input DYNAMICDELAY on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":338:56:338:56|Input LATCHINPUTVALUE on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":340:44:340:44|Input SDI on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":342:45:342:45|Input SCLK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 02 08:54:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 02 08:54:14 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 02 08:54:14 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 02 08:54:15 2024

###########################################################]
Pre-mapping Report

# Tue Jan 02 08:54:15 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":366:11:366:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                            Requested     Requested     Clock                             Clock                     Clock
Clock                                            Frequency     Period        Type                              Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                           1.0 MHz       1000.000      system                            system_clkgroup           1    
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     31.9 MHz      31.321        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                   4.0 MHz       250.570       inferred                          Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 02 08:54:16 2024

###########################################################]
Map & Optimize Report

# Tue Jan 02 08:54:16 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.85ns		  32 /        24
   2		0h:00m:00s		    -1.85ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       TAStable_pll_21in_inst.TAStable_pll_21in_inst     SB_PLL40_PAD           27         arse.doingseven    
@K:CKID0002       arse.divseven.io_0                                SB_IO                  1          arse.apusynclatched
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.56ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock TAStable_pll_21in|PLLOUTGLOBAL_derived_clock with period 6.56ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jan 02 08:54:16 2024
#


Top view:               top
Requested Frequency:    152.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.158

                                                 Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                   Frequency     Frequency     Period        Period        Slack       Type                              Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     152.4 MHz     119.0 MHz     6.562         8.400         -1.158      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                   152.4 MHz     NA            6.562         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                           283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  6.562       -1.158  |  No paths    -       |  No paths    -     
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  6.562       0.542  |  6.562       -1.158  |  3.281       -0.870  |  3.281       -0.919
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TAStable_pll_21in|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                    Arrival           
Instance                     Reference                                        Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.158
arse.cpuresetcount[2]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.158
arse.cpuresetcount[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.109
arse.cpuresetcount[3]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.109
arse.cpuresetcount[5]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.088
arse.cpuresetcount[4]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.025
arse.cpuresetcount[7]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[7]     0.540       -1.025
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.919
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.870
arse.divseven.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.814
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                         Required           
Instance                     Reference                                        Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.457        -1.158
arse.cpuresetoutreg          TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.457        -1.158
arse.doingseven              TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             6.457        -1.109
arse.diveight.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             3.176        -0.919
arse.diveight.counter[1]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             3.176        -0.919
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               3.176        -0.919
arse.diveight.dout[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    3.176        -0.919
arse.diveight.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      3.176        -0.870
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.281        -0.814
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                3.176        0.068 
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.158

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[0]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.158

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.109

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.109

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[3] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[3]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[3]              Net           -        -       1.599     -           7         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.158
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.457        -1.158
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.457        -1.095
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.457        -1.095
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.457        0.592 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.457        0.613 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.457        0.613 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.457        0.676 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.457        0.676 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.457        2.362 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.158

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2                            Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.552       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.562
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.457

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.592

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          8 uses
SB_DFFE         1 use
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   TAStable_pll_21in|PLLOUTGLOBAL_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 02 08:54:16 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:/code/TAS/TAS/TAStable/FPGA/hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin reset doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin mclkreset doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/hehe.sdc 
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.3 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE | Frequency: N/A | Target: 1333.33 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL | Frequency: 177.00 MHz | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.44 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 310
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 310
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 46 
I1212: Iteration  1 :     3 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Jan 04 22:57:18 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:7:321:23|Synthesizing module TAStable_pll_21in in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:52:334:52|Input EXTFEEDBACK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:53:335:53|Input DYNAMICDELAY on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":338:56:338:56|Input LATCHINPUTVALUE on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":340:44:340:44|Input SDI on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":342:45:342:45|Input SCLK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 22:57:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 22:57:19 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 22:57:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 22:57:20 2024

###########################################################]
Pre-mapping Report

# Thu Jan 04 22:57:20 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":366:11:366:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                            Requested     Requested     Clock                             Clock                     Clock
Clock                                            Frequency     Period        Type                              Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                           1.0 MHz       1000.000      system                            system_clkgroup           1    
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     31.9 MHz      31.321        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                   4.0 MHz       250.570       inferred                          Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 22:57:21 2024

###########################################################]
Map & Optimize Report

# Thu Jan 04 22:57:21 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       TAStable_pll_21in_inst.TAStable_pll_21in_inst     SB_PLL40_PAD           27         arse.doingseven    
@K:CKID0002       arse.divseven.io_0                                SB_IO                  1          arse.apusynclatched
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock TAStable_pll_21in|PLLOUTGLOBAL_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 04 22:57:22 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                                 Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                   Frequency     Frequency     Period        Period        Slack       Type                              Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                   153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                           283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TAStable_pll_21in|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                    Arrival           
Instance                     Reference                                        Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                         Required           
Instance                     Reference                                        Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   TAStable_pll_21in|PLLOUTGLOBAL_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 22:57:22 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin reset doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin mclkreset doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.9 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE | Frequency: N/A | Target: 1333.33 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 284
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 284
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 46 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 297
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 297
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Jan 04 23:15:20 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:7:321:23|Synthesizing module TAStable_pll_21in in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:52:334:52|Input EXTFEEDBACK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:53:335:53|Input DYNAMICDELAY on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":338:56:338:56|Input LATCHINPUTVALUE on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":340:44:340:44|Input SDI on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":342:45:342:45|Input SCLK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:15:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:15:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:15:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:15:22 2024

###########################################################]
Pre-mapping Report

# Thu Jan 04 23:15:22 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":366:11:366:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                            Requested     Requested     Clock                             Clock                     Clock
Clock                                            Frequency     Period        Type                              Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                           1.0 MHz       1000.000      system                            system_clkgroup           1    
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     31.9 MHz      31.321        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                   4.0 MHz       250.570       inferred                          Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 23:15:22 2024

###########################################################]
Map & Optimize Report

# Thu Jan 04 23:15:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       TAStable_pll_21in_inst.TAStable_pll_21in_inst     SB_PLL40_PAD           27         arse.doingseven    
@K:CKID0002       arse.divseven.io_0                                SB_IO                  1          arse.apusynclatched
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock TAStable_pll_21in|PLLOUTGLOBAL_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 04 23:15:23 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                                 Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                   Frequency     Frequency     Period        Period        Slack       Type                              Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                   153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                           283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TAStable_pll_21in|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                    Arrival           
Instance                     Reference                                        Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                         Required           
Instance                     Reference                                        Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   TAStable_pll_21in|PLLOUTGLOBAL_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 23:15:23 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
PLL TAStable_pll_21in_inst.TAStable_pll_21in_inst Illegally placed at (17,0)
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
W2724: IO constraint specified on pin 'P8' is infeasible. Ignoring the constraint
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.2 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE | Frequency: N/A | Target: 1333.33 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL | Frequency: 177.00 MHz | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 266
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 266
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     6 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Jan 04 23:34:55 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:7:321:23|Synthesizing module TAStable_pll_21in in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:52:334:52|Input EXTFEEDBACK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:53:335:53|Input DYNAMICDELAY on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":338:56:338:56|Input LATCHINPUTVALUE on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":340:44:340:44|Input SDI on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":342:45:342:45|Input SCLK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:34:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:34:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:34:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:34:56 2024

###########################################################]
Pre-mapping Report

# Thu Jan 04 23:34:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":366:11:366:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                          Requested     Requested     Clock                             Clock                     Clock
Clock                                          Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------
System                                         1.0 MHz       1000.000      system                            system_clkgroup           1    
TAStable_pll_21in|PLLOUTCORE_derived_clock     31.9 MHz      31.340        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                 4.0 MHz       250.723       inferred                          Autoconstr_clkgroup_0     0    
============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 23:34:57 2024

###########################################################]
Map & Optimize Report

# Thu Jan 04 23:34:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":395:22:395:43|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       TAStable_pll_21in_inst.TAStable_pll_21in_inst     SB_PLL40_PAD           27         arse.doingseven    
@K:CKID0002       arse.divseven.io_0                                SB_IO                  1          arse.apusynclatched
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock TAStable_pll_21in|PLLOUTCORE_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 04 23:34:58 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                               Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                 Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TAStable_pll_21in|PLLOUTCORE_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                 153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                         283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                      TAStable_pll_21in|PLLOUTCORE_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
TAStable_pll_21in|PLLOUTCORE_derived_clock  TAStable_pll_21in|PLLOUTCORE_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
=================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TAStable_pll_21in|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                  Arrival           
Instance                     Reference                                      Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                       Required           
Instance                     Reference                                      Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTCORE_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   TAStable_pll_21in|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 23:34:58 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
PLL TAStable_pll_21in_inst.TAStable_pll_21in_inst Illegally placed at (17,0)
W2724: IO constraint specified on pin 'P8' is infeasible. Ignoring the constraint
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.5 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE | Frequency: 182.43 MHz | Target: 1333.33 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 279
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 279
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 279
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 284
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Jan 04 23:44:00 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:7:321:23|Synthesizing module TAStable_pll_21in in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:52:334:52|Input EXTFEEDBACK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:53:335:53|Input DYNAMICDELAY on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":338:56:338:56|Input LATCHINPUTVALUE on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":340:44:340:44|Input SDI on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":342:45:342:45|Input SCLK on instance TAStable_pll_21in_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":377:11:377:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:44:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:44:00 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:44:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":361:7:361:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 04 23:44:01 2024

###########################################################]
Pre-mapping Report

# Thu Jan 04 23:44:02 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":366:11:366:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                            Requested     Requested     Clock                             Clock                     Clock
Clock                                            Frequency     Period        Type                              Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                           1.0 MHz       1000.000      system                            system_clkgroup           1    
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     31.9 MHz      31.321        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                   4.0 MHz       250.570       inferred                          Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 23:44:02 2024

###########################################################]
Map & Optimize Report

# Thu Jan 04 23:44:02 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":377:11:377:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       TAStable_pll_21in_inst.TAStable_pll_21in_inst     SB_PLL40_PAD           27         arse.doingseven    
@K:CKID0002       arse.divseven.io_0                                SB_IO                  1          arse.apusynclatched
=========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock TAStable_pll_21in|PLLOUTGLOBAL_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 04 23:44:03 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                                 Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                   Frequency     Frequency     Period        Period        Slack       Type                              Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                   153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                           283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
============================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  TAStable_pll_21in|PLLOUTGLOBAL_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TAStable_pll_21in|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                    Arrival           
Instance                     Reference                                        Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                         Required           
Instance                     Reference                                        Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        TAStable_pll_21in|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            TAStable_pll_21in|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   TAStable_pll_21in|PLLOUTGLOBAL_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 04 23:44:03 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
PLL TAStable_pll_21in_inst.TAStable_pll_21in_inst Illegally placed at (17,0)
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

W2724: IO constraint specified on pin 'P8' is infeasible. Ignoring the constraint
Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE | Frequency: N/A | Target: 1333.33 MHz
Clock: TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL | Frequency: 177.00 MHz | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 266
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 266
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 47 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at TAStable_pll_21in_inst.TAStable_pll_21in_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Jan 06 23:04:51 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":320:7:320:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:48:333:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:49:334:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":337:52:337:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":339:40:339:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":341:41:341:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":371:11:371:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":371:11:371:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 06 23:04:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 06 23:04:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 06 23:04:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 06 23:04:53 2024

###########################################################]
Pre-mapping Report

# Sat Jan 06 23:04:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":371:11:371:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":365:11:365:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                             Clock                     Clock
Clock                                         Frequency     Period        Type                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock     31.9 MHz      31.331        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                4.0 MHz       250.646       inferred                          Autoconstr_clkgroup_0     0    
===========================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 06 23:04:54 2024

###########################################################]
Map & Optimize Report

# Sat Jan 06 23:04:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":371:11:371:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":394:21:394:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched
==============================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          27         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jan 06 23:04:55 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                              Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
=========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 06 23:04:55 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	20/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.7 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	20/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 170.86 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "PACKAGEPIN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 394
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 394
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 07 00:00:25 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":320:7:320:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:48:333:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:49:334:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":337:52:337:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":339:40:339:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":341:41:341:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":371:11:371:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":371:11:371:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 00:00:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 00:00:26 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 00:00:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 00:00:27 2024

###########################################################]
Pre-mapping Report

# Sun Jan 07 00:00:27 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":371:11:371:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":365:11:365:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                             Clock                     Clock
Clock                                         Frequency     Period        Type                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock     31.9 MHz      31.331        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                4.0 MHz       250.646       inferred                          Autoconstr_clkgroup_0     0    
===========================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 07 00:00:27 2024

###########################################################]
Map & Optimize Report

# Sun Jan 07 00:00:27 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":371:11:371:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":394:21:394:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched
==============================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          27         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 07 00:00:28 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                              Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
=========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 07 00:00:28 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	20/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.9 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	20/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 170.86 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 338
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 338
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 49 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "PACKAGEPIN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 359
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sun Jan 07 17:33:51 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":320:7:320:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:48:333:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:49:334:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":337:52:337:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":339:40:339:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":341:41:341:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":225:13:225:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:11:229:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":371:11:371:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":371:11:371:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":372:11:372:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":373:11:373:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":374:11:374:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":375:11:375:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":376:11:376:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 17:33:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 17:33:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 17:33:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:7:360:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jan 07 17:33:53 2024

###########################################################]
Pre-mapping Report

# Sun Jan 07 17:33:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":371:11:371:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":365:11:365:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                             Clock                     Clock
Clock                                         Frequency     Period        Type                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------
System                                        1.0 MHz       1000.000      system                            system_clkgroup           1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock     31.9 MHz      31.331        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     37   
top|PACKAGEPIN                                4.0 MHz       250.646       inferred                          Autoconstr_clkgroup_0     0    
===========================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":237:4:237:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 07 17:33:53 2024

###########################################################]
Map & Optimize Report

# Sun Jan 07 17:33:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":376:11:376:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":375:11:375:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":374:11:374:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":373:11:373:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":372:11:372:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":371:11:371:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetcount[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":245:4:245:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  32 /        24
   2		0h:00m:00s		    -1.79ns		  32 /        24
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":394:21:394:36|SB_GB inserted on the net PLLOUTCORE.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

=============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance    
----------------------------------------------------------------------------------------------
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched
==============================================================================================
============================================================================================================ Gated/Generated Clocks =============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          27         arse.doingseven     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.52ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 6.52ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jan 07 17:33:54 2024
#


Top view:               top
Requested Frequency:    153.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.200

                                              Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     153.4 MHz     119.0 MHz     6.521         8.400         -1.151      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                153.4 MHz     NA            6.521         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
System                                        283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
=========================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                                     top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  No paths    -      |  6.521       -1.200  |  No paths    -       |  No paths    -     
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.521       2.321  |  6.521       -1.151  |  3.260       -0.891  |  3.260       -0.940
===============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                 Arrival           
Instance                     Reference                                     Type          Pin     Net                  Time        Slack 
                             Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[1]     0.540       -1.151
arse.cpuresetcount[2]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[2]     0.540       -1.151
arse.cpuresetcount[5]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[5]     0.540       -1.151
arse.cpuresetcount[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[0]     0.540       -1.137
arse.cpuresetcount[6]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[6]     0.540       -1.130
arse.cpuresetcount[3]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[3]     0.540       -1.088
arse.cpuresetcount[4]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuresetcount[4]     0.540       -1.088
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     Q       cpuclkreset          0.540       -0.940
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[2]           0.540       -0.891
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        Q       counter[0]           0.540       -0.835
========================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                                      Required           
Instance                     Reference                                     Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuclkreset_en            6.415        -1.151
arse.cpuresetoutreg          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       cpuresetoutreg_en         6.415        -1.151
arse.doingseven              top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR     D       doingseven_en             6.415        -1.151
arse.diveight.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[0]             3.155        -0.940
arse.diveight.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       counter_ns[1]             3.155        -0.940
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0_rep1               3.155        -0.940
arse.diveight.dout[1]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF        D       dout_0                    3.155        -0.940
arse.diveight.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFN       D       dout                      3.155        -0.891
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     3.260        -0.835
arse.divseven.dout[0]        top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNE      D       counter[2]                3.155        0.047 
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[1]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]          Net           -        -       1.599     -           6         
arse.doingseven_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.059       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[2] / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuresetcount[2]         SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[2]              Net           -        -       1.599     -           5         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.566       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.151

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[5] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[5]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[5]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_1     SB_LUT4       I1       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.400     2.539       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.910       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.288       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.659       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.059       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.566       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[0] / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.cpuresetcount[0]     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[0]          Net           -        -       1.599     -           7         
arse.doingseven_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
g0_5                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.045       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.552       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.552
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.137

    Number of logic level(s):                3
    Starting point:                          arse.cpuresetcount[1] / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.cpuresetcount[1]      SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuresetcount[1]           Net           -        -       1.599     -           6         
arse.cpuclkreset_RNO_2     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_2     SB_LUT4       O        Out     0.449     2.588       -         
o2_0                       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I3       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.316     4.274       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.645       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.045       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.552       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.657 is 1.809(23.6%) logic and 5.848(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -1.200
===============================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                     Required           
Instance                  Reference     Type          Pin     Net                      Time         Slack 
                          Clock                                                                           
----------------------------------------------------------------------------------------------------------
arse.cpuclkreset          System        SB_DFFNSR     D       cpuclkreset_en           6.415        -1.200
arse.cpuresetoutreg       System        SB_DFFNSR     D       cpuresetoutreg_en        6.415        -1.200
arse.doingseven           System        SB_DFFNSR     D       doingseven_en            6.415        -1.200
arse.apusynclatched       System        SB_DFFN       D       apusynclatched_1         3.423        -0.623
arse.cpuresetcount[3]     System        SB_DFFNSR     D       cpuresetcount_RNO[3]     6.415        0.550 
arse.cpuresetcount[4]     System        SB_DFFNSR     D       cpuresetcount_RNO[4]     6.415        0.571 
arse.cpuresetcount[5]     System        SB_DFFNSR     D       cpuresetcount_RNO[5]     6.415        0.571 
arse.cpuresetcount[7]     System        SB_DFFNSR     D       cpuresetcount_RNO[7]     6.415        0.571 
arse.cpuresetcount[6]     System        SB_DFFNSR     D       cpuresetcount_RNO[6]     6.415        0.634 
arse.cpuresetcount[0]     System        SB_DFFNSR     D       cpuresetcount_RNO[0]     6.415        2.321 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched             Net           -        -       1.599     -           8         
arse.cpuclkreset_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2_0                     Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuclkreset_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuclkreset_en             Net           -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFNSR     D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetoutreg / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           8         
arse.cpuresetoutreg_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetoutreg_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
m4_2                          Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.cpuresetoutreg_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
cpuresetoutreg_1_sqmuxa       Net           -        -       1.371     -           1         
arse.cpuresetoutreg_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.cpuresetoutreg_RNO       SB_LUT4       O        Out     0.400     6.108       -         
cpuresetoutreg_en             Net           -        -       1.507     -           1         
arse.cpuresetoutreg           SB_DFFNSR     D        In      -         7.615       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.200

    Number of logic level(s):                3
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                      Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched            Net           -        -       1.599     -           8         
arse.doingseven_RNO_1     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO_1     SB_LUT4       O        Out     0.449     2.588       -         
g0_4                      Net           -        -       1.371     -           1         
arse.doingseven_RNO_0     SB_LUT4       I2       In      -         3.959       -         
arse.doingseven_RNO_0     SB_LUT4       O        Out     0.379     4.338       -         
doingseven_0_sqmuxa       Net           -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4       I1       In      -         5.708       -         
arse.doingseven_RNO       SB_LUT4       O        Out     0.400     6.108       -         
doingseven_en             Net           -        -       1.507     -           1         
arse.doingseven           SB_DFFNSR     D        In      -         7.615       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           8         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.521
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.415

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.550

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                     Net           -        -       1.599     -           8         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNIJRG81[2]     SB_LUT4       O        Out     0.449     2.588       -         
un1_cpuresetcount_1_c3             Net           -        -       1.371     -           5         
arse.cpuresetcount_RNO[3]          SB_LUT4       I1       In      -         3.959       -         
arse.cpuresetcount_RNO[3]          SB_LUT4       O        Out     0.400     4.359       -         
cpuresetcount_RNO[3]               Net           -        -       1.507     -           1         
arse.cpuresetcount[3]              SB_DFFNSR     D        In      -         5.865       -         
==================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         3 uses
SB_DFFNE        1 use
SB_DFFNSR       11 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             4 uses
SB_LUT4         36 uses

I/O ports: 20
I/O primitives: 20
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 27

@S |Mapping Summary:
Total  LUTs: 36 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 36 = 36 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jan 07 17:33:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	36
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	20/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.8 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	40/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	20/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: N/A | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 170.86 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 295
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 295
used logic cells: 40
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 48 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 2 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "PACKAGEPIN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 10:06:30 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG342 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:12:327:18|Expecting target variable, found counter -- possible misspelling
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":439:0:439:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 10:06:30 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 10:06:30 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 20:37:38 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG353 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":366:30:366:34|Expecting digit in radix 2
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":471:0:471:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 20:37:39 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 20:37:39 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 21:26:09 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG308 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":440:13:440:16|Duplicate instance name arse
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":475:0:475:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 21:26:09 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 21:26:09 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 22:13:45 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000000000000000001
   Generated name = Clock_divider_1

@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning unused register counter[27:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":383:7:383:14|Synthesizing module debounce in library work.

@E: CS153 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":398:20:398:20|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:13:45 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:13:45 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 22:30:10 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000000000000000001
   Generated name = Clock_divider_1

@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning unused register counter[27:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":384:7:384:14|Synthesizing module debounce in library work.

@E: CS153 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":394:24:394:24|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:30:10 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:30:10 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 22:31:02 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000000000000000001
   Generated name = Clock_divider_1

@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning unused register counter[27:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":384:7:384:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":343:7:343:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":356:48:356:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":357:49:357:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:52:360:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:40:362:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:41:364:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":274:7:274:14|Synthesizing module sr_latch in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:15|Synthesizing module DFlipFlop in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:14|Synthesizing module oldstyle in library work.

@E: CS153 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:27:334:27|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:31:03 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:31:03 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 22:32:16 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000000000000000001
   Generated name = Clock_divider_1

@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning unused register counter[27:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":384:7:384:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":343:7:343:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":356:48:356:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":357:49:357:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:52:360:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:40:362:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:41:364:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":274:7:274:14|Synthesizing module sr_latch in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:15|Synthesizing module DFlipFlop in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:14|Synthesizing module oldstyle in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":420:11:420:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":421:11:421:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":422:11:422:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":423:11:423:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":424:11:424:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":425:11:425:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":420:11:420:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":421:11:421:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":422:11:422:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":423:11:423:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":424:11:424:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":425:11:425:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Pruning register bits 7 to 5 of seqcounter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: FX105 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:23:278:35|Found combinational loop at Q
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[7] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[8] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[9] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[10] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[11] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[12] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[13] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[14] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 5 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[2] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[3] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[4] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Pruning register bits 7 to 2 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:32:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:32:16 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:32:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:32:18 2024

###########################################################]
Pre-mapping Report

# Mon Jan 08 22:32:18 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":420:11:420:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":421:11:421:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":422:11:422:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":423:11:423:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":279:23:279:31|Found combinational loop during mapping at net arse.l1.Q_not
1) instance Q_not (in view: work.sr_latch_1(verilog)), output net Q_not (in view: work.sr_latch_1(verilog))
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.l1.Q
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.un1_Q_not
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":279:23:279:31|Found combinational loop during mapping at net arse.l2.Q_not
2) instance Q_not (in view: work.sr_latch_0(verilog)), output net Q_not (in view: work.sr_latch_0(verilog))
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.l2.Q
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.un1_Q_not
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_1|clock_out_derived_clock       1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     3    
Clock_divider|clock_out_derived_clock         8.0 MHz       125.000       derived (from top_pll_nrtthrth|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock     8.0 MHz       125.000       derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                1.0 MHz       1000.000      inferred                                                     Autoconstr_clkgroup_0     1    
======================================================================================================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 1 sequential elements including arses.clock_out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:32:18 2024

###########################################################]
Map & Optimize Report

# Mon Jan 08 22:32:18 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":423:11:423:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":422:11:422:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":421:11:421:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":420:11:420:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":278:23:278:34|Found combinational loop during mapping at net arse.l1.un1_Q
1) instance l1.un1_Q (in view: work.oldstyle(verilog)), output net l1.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.apuclockgate
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.N_2
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":278:23:278:34|Found combinational loop during mapping at net arse.l2.un1_Q
2) instance l2.un1_Q (in view: work.oldstyle(verilog)), output net l2.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.apusynclatched
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.N_2
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arse.arse.counter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":323:4:323:9|User-specified initial value defined for instance arse.seqreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":323:4:323:9|User-specified initial value defined for instance arse.seqcounter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":389:4:389:9|User-specified initial value defined for instance debounceconsolereset.counter[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  52 /        28
   2		0h:00m:00s		    -1.53ns		  52 /        28

   3		0h:00m:00s		    -1.53ns		  52 /        28


   4		0h:00m:00s		    -1.53ns		  52 /        28
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":7:4:7:9|Boundary register arse.ddd.Q (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":450:21:450:36|SB_GB inserted on the net PLLOUTCORE_0.
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":410:10:410:19|SB_GB_IO inserted on the port PACKAGEPIN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock Clock_divider_1|clock_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
3 instances converted, 26 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               4          debounceconsolereset.counter[1]
=============================================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          26         arse.seqcounter[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net arse.l1.N_23_0_i
1) instance N_23_0_i (in view: work.sr_latch(netlist)), output net N_23_0_i (in view: work.sr_latch(netlist))
    net        arse.l1.G_44
    input  pin arse.l1.N_23_0_i/I0
    instance   arse.l1.N_23_0_i (cell SB_LUT4)
    output pin arse.l1.N_23_0_i/O
    net        arse.l1.N_23_0_i
@W: BN137 :|Found combinational loop during mapping at net arse.l2.N_8_0
2) instance un1_Q (in view: work.sr_latch_0(netlist)), output net N_8_0 (in view: work.sr_latch_0(netlist))
    net        arse.l2.G_43
    input  pin arse.l2.un1_Q/I0
    instance   arse.l2.un1_Q (cell SB_LUT4)
    output pin arse.l2.un1_Q/O
    net        arse.l2.N_8_0
End of loops
@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.51ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 6.51ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jan 08 22:32:19 2024
#


Top view:               top
Requested Frequency:    153.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.608

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     153.5 MHz     85.2 MHz      6.515         11.731        -2.608     derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                153.5 MHz     130.5 MHz     6.515         7.664         -1.150     inferred                          Autoconstr_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                             top|PACKAGEPIN                             |  6.515       0.544   |  No paths    -      |  No paths    -       |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.515       -1.150  |  No paths    -      |  No paths    -       |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  6.515       -1.101  |  No paths    -      |  3.257       -2.608  |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                           Arrival           
Instance                     Reference                                     Type         Pin     Net             Time        Slack 
                             Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[0]      0.540       -2.608
arse.seqreset_e_0            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seqreset        0.540       -2.587
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[1]      0.540       -2.559
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       -2.538
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seven           0.540       -2.475
arse.arse.clock_out          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       clock_out_i     0.540       -1.101
arse.arse.counter[3]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR     Q       counter[3]      0.540       -1.101
arse.arse.counter[0]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[0]      0.540       -1.079
arse.arse.counter[1]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[1]      0.540       -1.051
arse.arse.counter[4]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[4]      0.540       -1.051
==================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                               Required           
Instance                       Reference                                     Type           Pin     Net               Time         Slack 
                               Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     E       N_65_i_0          3.257        -2.608
arse.ddd.Q_esr                 top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFESR      E       N_24_0            6.515        -1.101
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      R       seqreset_i        3.152        -0.943
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     R       seqreset_i        3.152        -0.943
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      D       counter[2]        3.152        0.044 
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     D       counter[2]        3.152        0.044 
arse.seqcounter[4]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_3      6.410        0.161 
arse.seqcounter[3]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_2      6.410        0.301 
arse.seqcounter[2]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_1      6.410        0.442 
arse.divseven.counter[1]       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       counter_ns[1]     6.410        0.495 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.257
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.257

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.608

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]              SB_DFF         Q        Out     0.540     0.540       -         
counter[0]                            Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.449     2.588       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.959       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.359       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.865       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.257
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.257

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.587

    Number of logic level(s):                2
    Starting point:                          arse.seqreset_e_0 / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.seqreset_e_0                     SB_DFFE        Q        Out     0.540     0.540       -         
seqreset                              Net            -        -       1.599     -           13        
arse.seqreset_e_0_RNIOLK2             SB_LUT4        I0       In      -         2.139       -         
arse.seqreset_e_0_RNIOLK2             SB_LUT4        O        Out     0.449     2.588       -         
seqreset_i                            Net            -        -       1.371     -           10        
arse.divseven.counter_RNI04101[0]     SB_LUT4        I2       In      -         3.959       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.379     4.338       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.845       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.845 is 1.367(23.4%) logic and 4.477(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.257
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.257

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.559

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[1]              SB_DFF         Q        Out     0.540     0.540       -         
counter[1]                            Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I1       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.400     2.539       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.910       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.309       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.816       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.339(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.257
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.257

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.538

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[2]              SB_DFF         Q        Out     0.540     0.540       -         
counter[2]                            Net            -        -       1.599     -           7         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I2       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.379     2.518       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.889       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.288       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.795       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.795 is 1.318(22.7%) logic and 4.477(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.257
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.257

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.475

    Number of logic level(s):                2
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.seven                   SB_DFFE        Q        Out     0.540     0.540       -         
seven                                 Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I3       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.316     2.455       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.826       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.225       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.732       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.732 is 1.255(21.9%) logic and 4.477(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                              Arrival           
Instance                            Reference          Type       Pin     Net             Time        Slack 
                                    Clock                                                                   
------------------------------------------------------------------------------------------------------------
debounceconsolereset.out            top|PACKAGEPIN     SB_DFF     Q       apureset_c      0.540       -1.150
arses.clock_out                     top|PACKAGEPIN     SB_DFF     Q       clock_out_i     0.540       0.544 
debounceconsolereset.counter[0]     top|PACKAGEPIN     SB_DFF     Q       counter[0]      0.540       0.628 
debounceconsolereset.counter[1]     top|PACKAGEPIN     SB_DFF     Q       counter[1]      0.540       0.677 
============================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                           Required           
Instance                            Reference          Type          Pin     Net                       Time         Slack 
                                    Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------
arse.ddd.Q_esr                      top|PACKAGEPIN     SB_DFFESR     E       N_24_0                    6.515        -1.150
arse.ddd.Q_esr                      top|PACKAGEPIN     SB_DFFESR     R       seqreset_e_0_RNIQTP13     6.410        0.495 
debounceconsolereset.out            top|PACKAGEPIN     SB_DFF        D       out                       6.410        0.544 
arses.clock_out                     top|PACKAGEPIN     SB_DFF        D       clock_out_RNI3ADH         6.410        2.315 
debounceconsolereset.counter[0]     top|PACKAGEPIN     SB_DFF        D       counter                   6.410        2.315 
debounceconsolereset.counter[1]     top|PACKAGEPIN     SB_DFF        D       counter_0                 6.410        2.315 
arse.ddd.Q_esr                      top|PACKAGEPIN     SB_DFFESR     D       G_43                      6.410        2.364 
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.515
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.515

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.150

    Number of logic level(s):                3
    Starting point:                          debounceconsolereset.out / Q
    Ending point:                            arse.ddd.Q_esr / E
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
debounceconsolereset.out        SB_DFF        Q        Out     0.540     0.540       -         
apureset_c                      Net           -        -       1.599     -           4         
arse.arse.clock_out_RNIM09F     SB_LUT4       I0       In      -         2.139       -         
arse.arse.clock_out_RNIM09F     SB_LUT4       O        Out     0.449     2.588       -         
G_2_0                           Net           -        -       1.371     -           1         
arse.seqreset_e_0_RNIQTP13      SB_LUT4       I0       In      -         3.959       -         
arse.seqreset_e_0_RNIQTP13      SB_LUT4       O        Out     0.449     4.408       -         
seqreset_e_0_RNIQTP13           Net           -        -       1.371     -           2         
arse.ddd.Q_esr_RNO              SB_LUT4       I2       In      -         5.779       -         
arse.ddd.Q_esr_RNO              SB_LUT4       O        Out     0.379     6.157       -         
N_24_0                          Net           -        -       1.507     -           1         
arse.ddd.Q_esr                  SB_DFFESR     E        In      -         7.664       -         
===============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.515
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.410

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.495

    Number of logic level(s):                2
    Starting point:                          debounceconsolereset.out / Q
    Ending point:                            arse.ddd.Q_esr / R
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
debounceconsolereset.out        SB_DFF        Q        Out     0.540     0.540       -         
apureset_c                      Net           -        -       1.599     -           4         
arse.arse.clock_out_RNIM09F     SB_LUT4       I0       In      -         2.139       -         
arse.arse.clock_out_RNIM09F     SB_LUT4       O        Out     0.449     2.588       -         
G_2_0                           Net           -        -       1.371     -           1         
arse.seqreset_e_0_RNIQTP13      SB_LUT4       I0       In      -         3.959       -         
arse.seqreset_e_0_RNIQTP13      SB_LUT4       O        Out     0.449     4.408       -         
seqreset_e_0_RNIQTP13           Net           -        -       1.507     -           2         
arse.ddd.Q_esr                  SB_DFFESR     R        In      -         5.915       -         
===============================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.515
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.410

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.544

    Number of logic level(s):                2
    Starting point:                          arses.clock_out / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
arses.clock_out                  SB_DFF      Q        Out     0.540     0.540       -         
clock_out_i                      Net         -        -       1.599     -           3         
arses.clock_out_RNI3ADH          SB_LUT4     I0       In      -         2.139       -         
arses.clock_out_RNI3ADH          SB_LUT4     O        Out     0.449     2.588       -         
clock_out_RNI3ADH                Net         -        -       1.371     -           2         
debounceconsolereset.out_RNO     SB_LUT4     I1       In      -         3.959       -         
debounceconsolereset.out_RNO     SB_LUT4     O        Out     0.400     4.359       -         
out                              Net         -        -       1.507     -           1         
debounceconsolereset.out         SB_DFF      D        In      -         5.865       -         
==============================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.515
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.410

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.628

    Number of logic level(s):                2
    Starting point:                          debounceconsolereset.counter[0] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
debounceconsolereset.counter[0]     SB_DFF      Q        Out     0.540     0.540       -         
counter[0]                          Net         -        -       1.599     -           3         
debounceconsolereset.out_RNO_0      SB_LUT4     I0       In      -         2.139       -         
debounceconsolereset.out_RNO_0      SB_LUT4     O        Out     0.449     2.588       -         
counter_1                           Net         -        -       1.371     -           1         
debounceconsolereset.out_RNO        SB_LUT4     I3       In      -         3.959       -         
debounceconsolereset.out_RNO        SB_LUT4     O        Out     0.316     4.274       -         
out                                 Net         -        -       1.507     -           1         
debounceconsolereset.out            SB_DFF      D        In      -         5.781       -         
=================================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.515
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.410

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.677

    Number of logic level(s):                2
    Starting point:                          debounceconsolereset.counter[1] / Q
    Ending point:                            debounceconsolereset.out / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
debounceconsolereset.counter[1]     SB_DFF      Q        Out     0.540     0.540       -         
counter[1]                          Net         -        -       1.599     -           3         
debounceconsolereset.out_RNO_0      SB_LUT4     I1       In      -         2.139       -         
debounceconsolereset.out_RNO_0      SB_LUT4     O        Out     0.400     2.539       -         
counter_1                           Net         -        -       1.371     -           1         
debounceconsolereset.out_RNO        SB_LUT4     I3       In      -         3.910       -         
debounceconsolereset.out_RNO        SB_LUT4     O        Out     0.316     4.225       -         
out                                 Net         -        -       1.507     -           1         
debounceconsolereset.out            SB_DFF      D        In      -         5.732       -         
=================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        7 uses
SB_DFF          16 uses
SB_DFFE         2 uses
SB_DFFESR       2 uses
SB_DFFNESR      1 use
SB_DFFNSR       1 use
SB_DFFSR        3 uses
SB_DFFSS        3 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         41 uses

I/O ports: 20
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 41 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 41 = 41 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:32:19 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	52
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	4
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	53/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_50", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_27/in0" to pin "arse.l2.un1_Q_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_26/in0" to pin "arse.l1.N_23_0_i_LC_26/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	53/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 327.15 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 120.11 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 153.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 53
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 418
used logic cells: 53
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_18_6_7/in0" to pin "arse.l2.un1_Q_LC_18_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_19_5_6/in0" to pin "arse.l1.N_23_0_i_LC_19_5_6/lcout" to break the combinatorial loop
Read device time: 6
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_18_6_7/in2" to pin "arse.l2.un1_Q_LC_18_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_19_5_6/in2" to pin "arse.l1.N_23_0_i_LC_19_5_6/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 22:45:17 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000111101000010010000000
   Generated name = Clock_divider_2000000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":384:7:384:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":343:7:343:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":356:48:356:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":357:49:357:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:52:360:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:40:362:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:41:364:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":274:7:274:14|Synthesizing module sr_latch in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:15|Synthesizing module DFlipFlop in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:14|Synthesizing module oldstyle in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":420:11:420:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":421:11:421:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":422:11:422:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":423:11:423:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":424:11:424:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":425:11:425:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":420:11:420:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":421:11:421:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":422:11:422:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":423:11:423:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":424:11:424:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":425:11:425:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Pruning register bits 7 to 5 of seqcounter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: FX105 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:23:278:35|Found combinational loop at Q
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[7] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[8] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[9] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[10] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[11] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[12] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[13] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[14] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 5 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[7] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Pruning register bit 7 of counter[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 21 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:45:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:45:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:45:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 22:45:18 2024

###########################################################]
Pre-mapping Report

# Mon Jan 08 22:45:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":420:11:420:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":421:11:421:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":422:11:422:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":423:11:423:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":279:23:279:31|Found combinational loop during mapping at net arse.l1.Q_not
1) instance Q_not (in view: work.sr_latch_1(verilog)), output net Q_not (in view: work.sr_latch_1(verilog))
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.l1.Q
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.un1_Q_not
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":279:23:279:31|Found combinational loop during mapping at net arse.l2.Q_not
2) instance Q_not (in view: work.sr_latch_0(verilog)), output net Q_not (in view: work.sr_latch_0(verilog))
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.l2.Q
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.un1_Q_not
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                             Requested     Requested     Clock                                                        Clock                     Clock
Clock                                             Frequency     Period        Type                                                         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_2000000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     8    
Clock_divider|clock_out_derived_clock             8.0 MHz       125.000       derived (from top_pll_nrtthrth|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock         8.0 MHz       125.000       derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                    1.0 MHz       1000.000      inferred                                                     Autoconstr_clkgroup_0     22   
==========================================================================================================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 22 sequential elements including arses.counter[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:45:19 2024

###########################################################]
Map & Optimize Report

# Mon Jan 08 22:45:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":423:11:423:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":422:11:422:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":421:11:421:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":420:11:420:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":278:23:278:34|Found combinational loop during mapping at net arse.l1.un1_Q
1) instance l1.un1_Q (in view: work.oldstyle(verilog)), output net l1.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.apuclockgate
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.N_2
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":278:23:278:34|Found combinational loop during mapping at net arse.l2.un1_Q
2) instance l2.un1_Q (in view: work.oldstyle(verilog)), output net l2.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.apusynclatched
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.N_2
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[20:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arse.arse.counter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":323:4:323:9|User-specified initial value defined for instance arse.seqreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":323:4:323:9|User-specified initial value defined for instance arse.seqcounter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":389:4:389:9|User-specified initial value defined for instance debounceconsolereset.counter[6:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		 116 /        54
   2		0h:00m:00s		    -1.53ns		 116 /        54

   3		0h:00m:00s		    -1.53ns		 116 /        54


   4		0h:00m:00s		    -1.53ns		 116 /        54
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":7:4:7:9|Boundary register arse.ddd.Q (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":410:10:410:19|SB_GB_IO inserted on the port PACKAGEPIN.
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":450:21:450:36|SB_GB inserted on the net PLLOUTCORE_0.
@N: FX1017 :|SB_GB inserted on the net masterreset_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock Clock_divider_2000000|clock_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
8 instances converted, 26 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               30         debounceconsolereset.counter[0]
=============================================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          26         arse.seqcounter[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net arse.l1.N_23_0_i
1) instance N_23_0_i (in view: work.sr_latch(netlist)), output net N_23_0_i (in view: work.sr_latch(netlist))
    net        arse.l1.G_80
    input  pin arse.l1.N_23_0_i/I0
    instance   arse.l1.N_23_0_i (cell SB_LUT4)
    output pin arse.l1.N_23_0_i/O
    net        arse.l1.N_23_0_i
@W: BN137 :|Found combinational loop during mapping at net arse.l2.N_8_0
2) instance un1_Q (in view: work.sr_latch_0(netlist)), output net N_8_0 (in view: work.sr_latch_0(netlist))
    net        arse.l2.G_79
    input  pin arse.l2.un1_Q/I0
    instance   arse.l2.un1_Q (cell SB_LUT4)
    output pin arse.l2.un1_Q/O
    net        arse.l2.N_8_0
End of loops
@W: MT420 |Found inferred clock top|PACKAGEPIN with period 12.50ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jan 08 22:45:20 2024
#


Top view:               top
Requested Frequency:    80.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.206

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     80.0 MHz      85.2 MHz      12.499        11.731        0.384      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                80.0 MHz      68.0 MHz      12.499        14.705        -2.206     inferred                          Autoconstr_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                             top|PACKAGEPIN                             |  12.499      -2.206  |  No paths    -      |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  12.499      4.835   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  12.499      4.884   |  No paths    -      |  6.250       0.384  |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                           Arrival          
Instance                     Reference                                     Type         Pin     Net             Time        Slack
                             Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[0]      0.540       0.384
arse.seqreset_e_0            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seqreset        0.540       0.405
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[1]      0.540       0.433
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       0.454
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seven           0.540       0.517
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       3.037
arse.arse.clock_out          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       clock_out_i     0.540       4.884
arse.arse.counter[3]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR     Q       counter[3]      0.540       4.884
arse.arse.counter[0]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[0]      0.540       4.905
arse.arse.counter[1]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[1]      0.540       4.933
=================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                               Required          
Instance                       Reference                                     Type           Pin     Net               Time         Slack
                               Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     E       N_65_i_0          6.250        0.384
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      R       seqreset_i        6.144        2.050
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     R       seqreset_i        6.144        2.050
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      D       counter[2]        6.144        3.037
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     D       counter[2]        6.144        3.037
arse.ddd.Q_esr                 top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFESR      E       N_33_0            12.499       4.884
arse.seqcounter[4]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_3      12.394       6.146
arse.seqcounter[3]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_2      12.394       6.286
arse.seqcounter[2]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_1      12.394       6.426
arse.divseven.counter[1]       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       counter_ns[1]     12.394       6.480
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.250
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.250

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.384

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]              SB_DFF         Q        Out     0.540     0.540       -         
counter[0]                            Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.449     2.588       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.959       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.359       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.865       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                               Arrival           
Instance             Reference          Type         Pin     Net            Time        Slack 
                     Clock                                                                    
----------------------------------------------------------------------------------------------
arses.counter[3]     top|PACKAGEPIN     SB_DFFSR     Q       counter[3]     0.540       -2.206
arses.counter[4]     top|PACKAGEPIN     SB_DFFSS     Q       counter[4]     0.540       -2.157
arses.counter[5]     top|PACKAGEPIN     SB_DFFSR     Q       counter[5]     0.540       -2.136
arses.counter[6]     top|PACKAGEPIN     SB_DFFSR     Q       counter[6]     0.540       -2.073
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]     0.540       -0.519
arses.counter[1]     top|PACKAGEPIN     SB_DFFSS     Q       counter[1]     0.540       -0.470
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]     0.540       -0.449
arses.counter[7]     top|PACKAGEPIN     SB_DFFSR     Q       counter[7]     0.540       -0.428
arses.counter[8]     top|PACKAGEPIN     SB_DFFSR     Q       counter[8]     0.540       -0.421
arses.counter[9]     top|PACKAGEPIN     SB_DFFSR     Q       counter[9]     0.540       -0.393
==============================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                    Required           
Instance                            Reference          Type         Pin     Net                 Time         Slack 
                                    Clock                                                                          
-------------------------------------------------------------------------------------------------------------------
debounceconsolereset.counter[0]     top|PACKAGEPIN     SB_DFF       D       counter_6           12.394       -2.206
debounceconsolereset.counter[1]     top|PACKAGEPIN     SB_DFF       D       counter_7           12.394       -2.115
debounceconsolereset.counter[2]     top|PACKAGEPIN     SB_DFF       D       counter_8           12.394       -2.115
debounceconsolereset.counter[3]     top|PACKAGEPIN     SB_DFF       D       counter_9           12.394       -2.115
debounceconsolereset.counter[4]     top|PACKAGEPIN     SB_DFF       D       counter_10          12.394       -2.115
debounceconsolereset.counter[5]     top|PACKAGEPIN     SB_DFF       D       counter_11          12.394       -2.115
debounceconsolereset.counter[6]     top|PACKAGEPIN     SB_DFF       D       counter_12          12.394       -2.115
debounceconsolereset.out            top|PACKAGEPIN     SB_DFF       D       out                 12.394       -0.456
arses.clock_out                     top|PACKAGEPIN     SB_DFF       D       clock_out_RNO_0     12.394       1.343 
arses.counter[0]                    top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]        12.394       1.357 
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.499
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.394

    - Propagation time:                      14.600
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.206

    Number of logic level(s):                7
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.counter[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[3]                             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                                   Net          -        -       1.599     -           3         
arses.counter_RNI2T7[3]                      SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI2T7[3]                      SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto6_4                            Net          -        -       1.371     -           1         
arses.counter_RNI1GD[1]                      SB_LUT4      I3       In      -         3.959       -         
arses.counter_RNI1GD[1]                      SB_LUT4      O        Out     0.316     4.274       -         
un1_counterlt9_0                             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[10]                    SB_LUT4      I1       In      -         5.645       -         
arses.counter_RNIOS0A[10]                    SB_LUT4      O        Out     0.379     6.024       -         
un1_counterlt15                              Net          -        -       1.371     -           1         
arses.counter_RNIQ1CL[15]                    SB_LUT4      I2       In      -         7.395       -         
arses.counter_RNIQ1CL[15]                    SB_LUT4      O        Out     0.379     7.774       -         
counter8                                     Net          -        -       1.371     -           23        
arses.clock_out_RNITBP61                     SB_LUT4      I2       In      -         9.145       -         
arses.clock_out_RNITBP61                     SB_LUT4      O        Out     0.379     9.524       -         
clock_out_RNITBP61                           Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      I0       In      -         10.895      -         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      O        Out     0.449     11.343      -         
counter_RNI609T1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[0]          SB_LUT4      I1       In      -         12.714      -         
debounceconsolereset.counter_RNO[0]          SB_LUT4      O        Out     0.379     13.093      -         
counter_6                                    Net          -        -       1.507     -           1         
debounceconsolereset.counter[0]              SB_DFF       D        In      -         14.600      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.705 is 3.373(22.9%) logic and 11.332(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.499
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.394

    - Propagation time:                      14.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.157

    Number of logic level(s):                7
    Starting point:                          arses.counter[4] / Q
    Ending point:                            debounceconsolereset.counter[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[4]                             SB_DFFSS     Q        Out     0.540     0.540       -         
counter[4]                                   Net          -        -       1.599     -           3         
arses.counter_RNI2T7[3]                      SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI2T7[3]                      SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto6_4                            Net          -        -       1.371     -           1         
arses.counter_RNI1GD[1]                      SB_LUT4      I3       In      -         3.910       -         
arses.counter_RNI1GD[1]                      SB_LUT4      O        Out     0.316     4.225       -         
un1_counterlt9_0                             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[10]                    SB_LUT4      I1       In      -         5.596       -         
arses.counter_RNIOS0A[10]                    SB_LUT4      O        Out     0.379     5.975       -         
un1_counterlt15                              Net          -        -       1.371     -           1         
arses.counter_RNIQ1CL[15]                    SB_LUT4      I2       In      -         7.346       -         
arses.counter_RNIQ1CL[15]                    SB_LUT4      O        Out     0.379     7.725       -         
counter8                                     Net          -        -       1.371     -           23        
arses.clock_out_RNITBP61                     SB_LUT4      I2       In      -         9.096       -         
arses.clock_out_RNITBP61                     SB_LUT4      O        Out     0.379     9.474       -         
clock_out_RNITBP61                           Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      I0       In      -         10.845      -         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      O        Out     0.449     11.294      -         
counter_RNI609T1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[0]          SB_LUT4      I1       In      -         12.665      -         
debounceconsolereset.counter_RNO[0]          SB_LUT4      O        Out     0.379     13.044      -         
counter_6                                    Net          -        -       1.507     -           1         
debounceconsolereset.counter[0]              SB_DFF       D        In      -         14.551      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.656 is 3.324(22.7%) logic and 11.332(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.499
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.394

    - Propagation time:                      14.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.136

    Number of logic level(s):                7
    Starting point:                          arses.counter[5] / Q
    Ending point:                            debounceconsolereset.counter[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[5]                             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[5]                                   Net          -        -       1.599     -           3         
arses.counter_RNI2T7[3]                      SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI2T7[3]                      SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto6_4                            Net          -        -       1.371     -           1         
arses.counter_RNI1GD[1]                      SB_LUT4      I3       In      -         3.889       -         
arses.counter_RNI1GD[1]                      SB_LUT4      O        Out     0.316     4.204       -         
un1_counterlt9_0                             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[10]                    SB_LUT4      I1       In      -         5.575       -         
arses.counter_RNIOS0A[10]                    SB_LUT4      O        Out     0.379     5.954       -         
un1_counterlt15                              Net          -        -       1.371     -           1         
arses.counter_RNIQ1CL[15]                    SB_LUT4      I2       In      -         7.325       -         
arses.counter_RNIQ1CL[15]                    SB_LUT4      O        Out     0.379     7.704       -         
counter8                                     Net          -        -       1.371     -           23        
arses.clock_out_RNITBP61                     SB_LUT4      I2       In      -         9.075       -         
arses.clock_out_RNITBP61                     SB_LUT4      O        Out     0.379     9.453       -         
clock_out_RNITBP61                           Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      I0       In      -         10.824      -         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      O        Out     0.449     11.273      -         
counter_RNI609T1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[0]          SB_LUT4      I1       In      -         12.644      -         
debounceconsolereset.counter_RNO[0]          SB_LUT4      O        Out     0.379     13.023      -         
counter_6                                    Net          -        -       1.507     -           1         
debounceconsolereset.counter[0]              SB_DFF       D        In      -         14.530      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.635 is 3.303(22.6%) logic and 11.332(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.499
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.394

    - Propagation time:                      14.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.115

    Number of logic level(s):                7
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.counter[5] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[3]                             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                                   Net          -        -       1.599     -           3         
arses.counter_RNI2T7[3]                      SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI2T7[3]                      SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto6_4                            Net          -        -       1.371     -           1         
arses.counter_RNI1GD[1]                      SB_LUT4      I3       In      -         3.959       -         
arses.counter_RNI1GD[1]                      SB_LUT4      O        Out     0.316     4.274       -         
un1_counterlt9_0                             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[10]                    SB_LUT4      I1       In      -         5.645       -         
arses.counter_RNIOS0A[10]                    SB_LUT4      O        Out     0.379     6.024       -         
un1_counterlt15                              Net          -        -       1.371     -           1         
arses.counter_RNIQ1CL[15]                    SB_LUT4      I2       In      -         7.395       -         
arses.counter_RNIQ1CL[15]                    SB_LUT4      O        Out     0.379     7.774       -         
counter8                                     Net          -        -       1.371     -           23        
arses.clock_out_RNITBP61                     SB_LUT4      I2       In      -         9.145       -         
arses.clock_out_RNITBP61                     SB_LUT4      O        Out     0.379     9.524       -         
clock_out_RNITBP61                           Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      I0       In      -         10.895      -         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      O        Out     0.449     11.343      -         
counter_RNI609T1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[5]          SB_LUT4      I3       In      -         12.714      -         
debounceconsolereset.counter_RNO[5]          SB_LUT4      O        Out     0.287     13.002      -         
counter_11                                   Net          -        -       1.507     -           1         
debounceconsolereset.counter[5]              SB_DFF       D        In      -         14.509      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.614 is 3.282(22.5%) logic and 11.332(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.499
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.394

    - Propagation time:                      14.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.115

    Number of logic level(s):                7
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.counter[4] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[3]                             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                                   Net          -        -       1.599     -           3         
arses.counter_RNI2T7[3]                      SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI2T7[3]                      SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto6_4                            Net          -        -       1.371     -           1         
arses.counter_RNI1GD[1]                      SB_LUT4      I3       In      -         3.959       -         
arses.counter_RNI1GD[1]                      SB_LUT4      O        Out     0.316     4.274       -         
un1_counterlt9_0                             Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[10]                    SB_LUT4      I1       In      -         5.645       -         
arses.counter_RNIOS0A[10]                    SB_LUT4      O        Out     0.379     6.024       -         
un1_counterlt15                              Net          -        -       1.371     -           1         
arses.counter_RNIQ1CL[15]                    SB_LUT4      I2       In      -         7.395       -         
arses.counter_RNIQ1CL[15]                    SB_LUT4      O        Out     0.379     7.774       -         
counter8                                     Net          -        -       1.371     -           23        
arses.clock_out_RNITBP61                     SB_LUT4      I2       In      -         9.145       -         
arses.clock_out_RNITBP61                     SB_LUT4      O        Out     0.379     9.524       -         
clock_out_RNITBP61                           Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      I0       In      -         10.895      -         
debounceconsolereset.counter_RNI609T1[6]     SB_LUT4      O        Out     0.449     11.343      -         
counter_RNI609T1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[4]          SB_LUT4      I3       In      -         12.714      -         
debounceconsolereset.counter_RNO[4]          SB_LUT4      O        Out     0.287     13.002      -         
counter_10                                   Net          -        -       1.507     -           1         
debounceconsolereset.counter[4]              SB_DFF       D        In      -         14.509      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.614 is 3.282(22.5%) logic and 11.332(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        31 uses
SB_DFF          21 uses
SB_DFFE         2 uses
SB_DFFESR       2 uses
SB_DFFNESR      1 use
SB_DFFNSR       1 use
SB_DFFSR        21 uses
SB_DFFSS        6 uses
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         79 uses

I/O ports: 20
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   54 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 79 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 79 = 79 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 22:45:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	93
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	33
        CARRY Only       	:	3
        LUT with CARRY   	:	6
    LogicCells                  :	96/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_91", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_27/in0" to pin "arse.l2.un1_Q_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_26/in0" to pin "arse.l1.N_23_0_i_LC_26/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.2 (sec)

Final Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	96/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 152.86 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 119.93 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 488
used logic cells: 96
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 488
used logic cells: 96
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_28_9_1/in0" to pin "arse.l1.N_23_0_i_LC_28_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_24_9_3/in0" to pin "arse.l2.un1_Q_LC_24_9_3/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 136 
I1212: Iteration  1 :    33 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_24_9_3/in2" to pin "arse.l2.un1_Q_LC_24_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_28_9_1/in0" to pin "arse.l1.N_23_0_i_LC_28_9_1/lcout" to break the combinatorial loop
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Mon Jan 08 23:34:45 2024

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

	DIVISOR=28'b0000000000000100111000100000
   Generated name = Clock_divider_20000

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":384:7:384:14|Synthesizing module debounce in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":343:7:343:22|Synthesizing module top_pll_nrtthrth in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":356:48:356:48|Input EXTFEEDBACK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":357:49:357:49|Input DYNAMICDELAY on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":360:52:360:52|Input LATCHINPUTVALUE on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":362:40:362:40|Input SDI on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":364:41:364:41|Input SCLK on instance top_pll_nrtthrth_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":41:7:41:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":62:13:62:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":15:7:15:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":274:7:274:14|Synthesizing module sr_latch in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:15|Synthesizing module DFlipFlop in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:14|Synthesizing module oldstyle in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Synthesizing module top in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":420:11:420:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":421:11:421:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":422:11:422:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":423:11:423:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":424:11:424:14|Removing wire led7, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":425:11:425:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":420:11:420:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":421:11:421:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":422:11:422:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":423:11:423:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":424:11:424:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":425:11:425:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Register bit seqcounter[7] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:9|Pruning register bits 7 to 5 of seqcounter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: FX105 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:23:278:35|Found combinational loop at Q
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[5] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[6] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[7] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[8] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[9] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[10] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[11] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[12] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[13] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[14] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 5 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":73:4:73:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Register bit counter[7] is always 0.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":389:4:389:9|Pruning register bit 7 of counter[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[15] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[16] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[17] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[18] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[19] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[20] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[21] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[22] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[23] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":25:4:25:9|Pruning register bits 27 to 15 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 23:34:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 23:34:45 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 23:34:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":409:7:409:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 08 23:34:47 2024

###########################################################]
Pre-mapping Report

# Mon Jan 08 23:34:47 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":420:11:420:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":421:11:421:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":422:11:422:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":423:11:423:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":279:23:279:31|Found combinational loop during mapping at net arse.l1.Q_not
1) instance Q_not (in view: work.sr_latch_1(verilog)), output net Q_not (in view: work.sr_latch_1(verilog))
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.l1.Q
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.un1_Q_not
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":279:23:279:31|Found combinational loop during mapping at net arse.l2.Q_not
2) instance Q_not (in view: work.sr_latch_0(verilog)), output net Q_not (in view: work.sr_latch_0(verilog))
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.l2.Q
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.un1_Q_not
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":58:3:58:6|Found illegal pad connections on pad arse.divseven.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                           Requested     Requested     Clock                                                        Clock                     Clock
Clock                                           Frequency     Period        Type                                                         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider_20000|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     8    
Clock_divider|clock_out_derived_clock           8.0 MHz       125.000       derived (from top_pll_nrtthrth|PLLOUTCORE_derived_clock)     Autoconstr_clkgroup_0     1    
top_pll_nrtthrth|PLLOUTCORE_derived_clock       8.0 MHz       125.000       derived (from top|PACKAGEPIN)                                Autoconstr_clkgroup_0     35   
top|PACKAGEPIN                                  1.0 MHz       1000.000      inferred                                                     Autoconstr_clkgroup_0     16   
========================================================================================================================================================================

@W: MT529 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|Found inferred clock top|PACKAGEPIN which controls 16 sequential elements including arses.counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 23:34:47 2024

###########################################################]
Map & Optimize Report

# Mon Jan 08 23:34:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.oldstyle(verilog)) on net essw2 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:15|Tristate driver essw1 (in view: work.oldstyle(verilog)) on net essw1 (in view: work.oldstyle(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":425:11:425:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":424:11:424:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":423:11:423:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":422:11:422:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":421:11:421:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":420:11:420:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

Warning: Found 2 combinational loops!
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":278:23:278:34|Found combinational loop during mapping at net arse.l1.un1_Q
1) instance l1.un1_Q (in view: work.oldstyle(verilog)), output net l1.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l1.un1_Q
    input  pin arse.l1.Q/I[0]
    instance   arse.l1.Q (cell inv)
    output pin arse.l1.Q/OUT[0]
    net        arse.apuclockgate
    input  pin arse.l1.un1_Q_not/I[0]
    instance   arse.l1.un1_Q_not (cell or)
    output pin arse.l1.un1_Q_not/OUT
    net        arse.l1.N_2
    input  pin arse.l1.Q_not/I[0]
    instance   arse.l1.Q_not (cell inv)
    output pin arse.l1.Q_not/OUT[0]
    net        arse.l1.Q_not
    input  pin arse.l1.un1_Q/I[0]
    instance   arse.l1.un1_Q (cell or)
    output pin arse.l1.un1_Q/OUT
    net        arse.l1.un1_Q
@W: BN137 :"c:\code\tas\tas\tastable\fpga\top.v":278:23:278:34|Found combinational loop during mapping at net arse.l2.un1_Q
2) instance l2.un1_Q (in view: work.oldstyle(verilog)), output net l2.un1_Q (in view: work.oldstyle(verilog))
    net        arse.l2.un1_Q
    input  pin arse.l2.Q/I[0]
    instance   arse.l2.Q (cell inv)
    output pin arse.l2.Q/OUT[0]
    net        arse.apusynclatched
    input  pin arse.l2.un1_Q_not/I[0]
    instance   arse.l2.un1_Q_not (cell or)
    output pin arse.l2.un1_Q_not/OUT
    net        arse.l2.N_2
    input  pin arse.l2.Q_not/I[0]
    instance   arse.l2.Q_not (cell inv)
    output pin arse.l2.Q_not/OUT[0]
    net        arse.l2.Q_not
    input  pin arse.l2.un1_Q/I[0]
    instance   arse.l2.un1_Q (cell or)
    output pin arse.l2.un1_Q/OUT
    net        arse.l2.un1_Q
End of loops
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arses.counter[14:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":25:4:25:9|User-specified initial value defined for instance arse.arse.counter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":323:4:323:9|User-specified initial value defined for instance arse.seqreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":323:4:323:9|User-specified initial value defined for instance arse.seqcounter[4:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":389:4:389:9|User-specified initial value defined for instance debounceconsolereset.counter[6:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":73:4:73:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		 102 /        48
   2		0h:00m:00s		    -1.53ns		 102 /        48

   3		0h:00m:00s		    -1.53ns		 102 /        48


   4		0h:00m:00s		    -1.53ns		 102 /        48
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":7:4:7:9|Boundary register arse.ddd.Q (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":450:21:450:36|SB_GB inserted on the net PLLOUTCORE_0.
@N: FX1016 :"c:\code\tas\tas\tastable\fpga\top.v":410:10:410:19|SB_GB_IO inserted on the port PACKAGEPIN.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock Clock_divider_20000|clock_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
8 instances converted, 26 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------------
@K:CKID0002       PACKAGEPIN_ibuf_gb_io     SB_GB_IO               24         debounceconsolereset.counter[0]
=============================================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                            Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_nrtthrth.top_pll_nrtthrth_inst     SB_PLL40_CORE          26         arse.seqcounter[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net arse.l1.N_23_0_i
1) instance N_23_0_i (in view: work.sr_latch(netlist)), output net N_23_0_i (in view: work.sr_latch(netlist))
    net        arse.l1.G_74
    input  pin arse.l1.N_23_0_i/I0
    instance   arse.l1.N_23_0_i (cell SB_LUT4)
    output pin arse.l1.N_23_0_i/O
    net        arse.l1.N_23_0_i
@W: BN137 :|Found combinational loop during mapping at net arse.l2.N_8_0
2) instance un1_Q (in view: work.sr_latch_0(netlist)), output net N_8_0 (in view: work.sr_latch_0(netlist))
    net        arse.l2.G_73
    input  pin arse.l2.un1_Q/I0
    instance   arse.l2.un1_Q (cell SB_LUT4)
    output pin arse.l2.un1_Q/O
    net        arse.l2.N_8_0
End of loops
@W: MT420 |Found inferred clock top|PACKAGEPIN with period 12.42ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll_nrtthrth|PLLOUTCORE_derived_clock with period 12.42ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jan 08 23:34:48 2024
#


Top view:               top
Requested Frequency:    80.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.192

                                              Requested     Estimated     Requested     Estimated                Clock                             Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll_nrtthrth|PLLOUTCORE_derived_clock     80.5 MHz      85.2 MHz      12.422        11.731        0.345      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
top|PACKAGEPIN                                80.5 MHz      68.4 MHz      12.422        14.614        -2.192     inferred                          Autoconstr_clkgroup_0
========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                             top|PACKAGEPIN                             |  12.422      -2.192  |  No paths    -      |  No paths    -      |  No paths    -    
top|PACKAGEPIN                             top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  12.422      4.758   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll_nrtthrth|PLLOUTCORE_derived_clock  top_pll_nrtthrth|PLLOUTCORE_derived_clock  |  12.422      4.807   |  No paths    -      |  6.211       0.345  |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll_nrtthrth|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                           Arrival          
Instance                     Reference                                     Type         Pin     Net             Time        Slack
                             Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[0]      0.540       0.345
arse.seqreset_e_0            top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seqreset        0.540       0.366
arse.divseven.counter[1]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[1]      0.540       0.395
arse.divseven.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       0.415
arse.divseven.seven          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFE      Q       seven           0.540       0.479
arse.diveight.counter[2]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       counter[2]      0.540       2.998
arse.arse.clock_out          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF       Q       clock_out_i     0.540       4.807
arse.arse.counter[3]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSR     Q       counter[3]      0.540       4.807
arse.arse.counter[0]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[0]      0.540       4.828
arse.arse.counter[1]         top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFSS     Q       counter[1]      0.540       4.856
=================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                               Required          
Instance                       Reference                                     Type           Pin     Net               Time         Slack
                               Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     E       N_65_i_0          6.211        0.345
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      R       seqreset_i        6.106        2.011
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     R       seqreset_i        6.106        2.011
arse.diveight.dout[0]          top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNSR      D       counter[2]        6.106        2.998
arse.divseven.dout_nesr[0]     top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFNESR     D       counter[2]        6.106        2.998
arse.ddd.Q_esr                 top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFFESR      E       N_33_0            12.422       4.807
arse.seqcounter[4]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_3      12.317       6.069
arse.seqcounter[3]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_2      12.317       6.209
arse.seqcounter[2]             top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       seqcounter_1      12.317       6.349
arse.divseven.counter[1]       top_pll_nrtthrth|PLLOUTCORE_derived_clock     SB_DFF         D       counter_ns[1]     12.317       6.402
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.211
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.211

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.345

    Number of logic level(s):                2
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.dout_nesr[0] / E
    The start point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll_nrtthrth|PLLOUTCORE_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]              SB_DFF         Q        Out     0.540     0.540       -         
counter[0]                            Net            -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]      SB_LUT4        O        Out     0.449     2.588       -         
N_65_i                                Net            -        -       1.371     -           1         
arse.divseven.counter_RNI04101[0]     SB_LUT4        I1       In      -         3.959       -         
arse.divseven.counter_RNI04101[0]     SB_LUT4        O        Out     0.400     4.359       -         
N_65_i_0                              Net            -        -       1.507     -           2         
arse.divseven.dout_nesr[0]            SB_DFFNESR     E        In      -         5.865       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|PACKAGEPIN
====================================



Starting Points with Worst Slack
********************************

                     Starting                                               Arrival           
Instance             Reference          Type         Pin     Net            Time        Slack 
                     Clock                                                                    
----------------------------------------------------------------------------------------------
arses.counter[0]     top|PACKAGEPIN     SB_DFFSS     Q       counter[0]     0.540       -2.192
arses.counter[2]     top|PACKAGEPIN     SB_DFFSR     Q       counter[2]     0.540       -2.143
arses.counter[3]     top|PACKAGEPIN     SB_DFFSR     Q       counter[3]     0.540       -2.122
arses.counter[5]     top|PACKAGEPIN     SB_DFFSR     Q       counter[5]     0.540       -2.066
arses.counter[6]     top|PACKAGEPIN     SB_DFFSR     Q       counter[6]     0.540       -2.059
arses.counter[7]     top|PACKAGEPIN     SB_DFFSR     Q       counter[7]     0.540       -2.031
arses.counter[8]     top|PACKAGEPIN     SB_DFFSR     Q       counter[8]     0.540       -1.968
arses.counter[1]     top|PACKAGEPIN     SB_DFFSS     Q       counter[1]     0.540       -0.407
arses.counter[4]     top|PACKAGEPIN     SB_DFFSS     Q       counter[4]     0.540       -0.400
arses.counter[9]     top|PACKAGEPIN     SB_DFFSR     Q       counter[9]     0.540       1.216 
==============================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                    Required           
Instance                            Reference          Type         Pin     Net                 Time         Slack 
                                    Clock                                                                          
-------------------------------------------------------------------------------------------------------------------
debounceconsolereset.counter[0]     top|PACKAGEPIN     SB_DFF       D       counter_6           12.317       -2.192
debounceconsolereset.counter[1]     top|PACKAGEPIN     SB_DFF       D       counter_7           12.317       -2.101
debounceconsolereset.counter[2]     top|PACKAGEPIN     SB_DFF       D       counter_8           12.317       -2.101
debounceconsolereset.counter[3]     top|PACKAGEPIN     SB_DFF       D       counter_9           12.317       -2.101
debounceconsolereset.counter[4]     top|PACKAGEPIN     SB_DFF       D       counter_10          12.317       -2.101
debounceconsolereset.counter[5]     top|PACKAGEPIN     SB_DFF       D       counter_11          12.317       -2.101
debounceconsolereset.counter[6]     top|PACKAGEPIN     SB_DFF       D       counter_12          12.317       -2.101
debounceconsolereset.out            top|PACKAGEPIN     SB_DFF       D       out                 12.317       -0.442
arses.clock_out                     top|PACKAGEPIN     SB_DFF       D       clock_out_RNO_0     12.317       1.356 
arses.counter[0]                    top|PACKAGEPIN     SB_DFFSS     D       counter_4[0]        12.317       1.370 
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.422
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.317

    - Propagation time:                      14.509
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.192

    Number of logic level(s):                7
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.counter[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[0]                             SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                                   Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]                      SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]                      SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                            Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]                      SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]                      SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                              Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]                     SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]                     SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                            Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]                    SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]                    SB_LUT4      O        Out     0.316     7.683       -         
counter8                                     Net          -        -       1.371     -           17        
arses.clock_out_RNIR6ER                      SB_LUT4      I2       In      -         9.054       -         
arses.clock_out_RNIR6ER                      SB_LUT4      O        Out     0.379     9.432       -         
clock_out_RNIR6ER                            Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      I0       In      -         10.803      -         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      O        Out     0.449     11.252      -         
counter_RNI4RTH1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[0]          SB_LUT4      I1       In      -         12.623      -         
debounceconsolereset.counter_RNO[0]          SB_LUT4      O        Out     0.379     13.002      -         
counter_6                                    Net          -        -       1.507     -           1         
debounceconsolereset.counter[0]              SB_DFF       D        In      -         14.509      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.614 is 3.282(22.5%) logic and 11.332(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.422
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.317

    - Propagation time:                      14.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.143

    Number of logic level(s):                7
    Starting point:                          arses.counter[2] / Q
    Ending point:                            debounceconsolereset.counter[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[2]                             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                                   Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]                      SB_LUT4      I1       In      -         2.139       -         
arses.counter_RNI1L5[2]                      SB_LUT4      O        Out     0.400     2.539       -         
un1_counterlto4_2                            Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]                      SB_LUT4      I2       In      -         3.910       -         
arses.counter_RNIOKH[1]                      SB_LUT4      O        Out     0.351     4.260       -         
un1_counterlt11                              Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]                     SB_LUT4      I3       In      -         5.631       -         
arses.counter_RNI04C4[9]                     SB_LUT4      O        Out     0.316     5.947       -         
un1_counterlt13_0                            Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]                    SB_LUT4      I3       In      -         7.318       -         
arses.counter_RNIOS0A[14]                    SB_LUT4      O        Out     0.316     7.633       -         
counter8                                     Net          -        -       1.371     -           17        
arses.clock_out_RNIR6ER                      SB_LUT4      I2       In      -         9.005       -         
arses.clock_out_RNIR6ER                      SB_LUT4      O        Out     0.379     9.383       -         
clock_out_RNIR6ER                            Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      I0       In      -         10.754      -         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      O        Out     0.449     11.203      -         
counter_RNI4RTH1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[0]          SB_LUT4      I1       In      -         12.574      -         
debounceconsolereset.counter_RNO[0]          SB_LUT4      O        Out     0.379     12.953      -         
counter_6                                    Net          -        -       1.507     -           1         
debounceconsolereset.counter[0]              SB_DFF       D        In      -         14.460      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.565 is 3.233(22.2%) logic and 11.332(77.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.422
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.317

    - Propagation time:                      14.439
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.122

    Number of logic level(s):                7
    Starting point:                          arses.counter[3] / Q
    Ending point:                            debounceconsolereset.counter[0] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[3]                             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                                   Net          -        -       1.599     -           3         
arses.counter_RNI1L5[2]                      SB_LUT4      I2       In      -         2.139       -         
arses.counter_RNI1L5[2]                      SB_LUT4      O        Out     0.379     2.518       -         
un1_counterlto4_2                            Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]                      SB_LUT4      I2       In      -         3.889       -         
arses.counter_RNIOKH[1]                      SB_LUT4      O        Out     0.351     4.239       -         
un1_counterlt11                              Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]                     SB_LUT4      I3       In      -         5.610       -         
arses.counter_RNI04C4[9]                     SB_LUT4      O        Out     0.316     5.926       -         
un1_counterlt13_0                            Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]                    SB_LUT4      I3       In      -         7.297       -         
arses.counter_RNIOS0A[14]                    SB_LUT4      O        Out     0.316     7.612       -         
counter8                                     Net          -        -       1.371     -           17        
arses.clock_out_RNIR6ER                      SB_LUT4      I2       In      -         8.983       -         
arses.clock_out_RNIR6ER                      SB_LUT4      O        Out     0.379     9.362       -         
clock_out_RNIR6ER                            Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      I0       In      -         10.733      -         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      O        Out     0.449     11.182      -         
counter_RNI4RTH1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[0]          SB_LUT4      I1       In      -         12.553      -         
debounceconsolereset.counter_RNO[0]          SB_LUT4      O        Out     0.379     12.932      -         
counter_6                                    Net          -        -       1.507     -           1         
debounceconsolereset.counter[0]              SB_DFF       D        In      -         14.439      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.544 is 3.212(22.1%) logic and 11.332(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.422
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.317

    - Propagation time:                      14.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.101

    Number of logic level(s):                7
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.counter[5] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[0]                             SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                                   Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]                      SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]                      SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                            Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]                      SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]                      SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                              Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]                     SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]                     SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                            Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]                    SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]                    SB_LUT4      O        Out     0.316     7.683       -         
counter8                                     Net          -        -       1.371     -           17        
arses.clock_out_RNIR6ER                      SB_LUT4      I2       In      -         9.054       -         
arses.clock_out_RNIR6ER                      SB_LUT4      O        Out     0.379     9.432       -         
clock_out_RNIR6ER                            Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      I0       In      -         10.803      -         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      O        Out     0.449     11.252      -         
counter_RNI4RTH1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[5]          SB_LUT4      I3       In      -         12.623      -         
debounceconsolereset.counter_RNO[5]          SB_LUT4      O        Out     0.287     12.911      -         
counter_11                                   Net          -        -       1.507     -           1         
debounceconsolereset.counter[5]              SB_DFF       D        In      -         14.418      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.523 is 3.191(22.0%) logic and 11.332(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.422
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.317

    - Propagation time:                      14.418
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.101

    Number of logic level(s):                7
    Starting point:                          arses.counter[0] / Q
    Ending point:                            debounceconsolereset.counter[4] / D
    The start point is clocked by            top|PACKAGEPIN [rising] on pin C
    The end   point is clocked by            top|PACKAGEPIN [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
arses.counter[0]                             SB_DFFSS     Q        Out     0.540     0.540       -         
counter[0]                                   Net          -        -       1.599     -           4         
arses.counter_RNI1L5[2]                      SB_LUT4      I0       In      -         2.139       -         
arses.counter_RNI1L5[2]                      SB_LUT4      O        Out     0.449     2.588       -         
un1_counterlto4_2                            Net          -        -       1.371     -           1         
arses.counter_RNIOKH[1]                      SB_LUT4      I2       In      -         3.959       -         
arses.counter_RNIOKH[1]                      SB_LUT4      O        Out     0.351     4.309       -         
un1_counterlt11                              Net          -        -       1.371     -           1         
arses.counter_RNI04C4[9]                     SB_LUT4      I3       In      -         5.680       -         
arses.counter_RNI04C4[9]                     SB_LUT4      O        Out     0.316     5.996       -         
un1_counterlt13_0                            Net          -        -       1.371     -           1         
arses.counter_RNIOS0A[14]                    SB_LUT4      I3       In      -         7.367       -         
arses.counter_RNIOS0A[14]                    SB_LUT4      O        Out     0.316     7.683       -         
counter8                                     Net          -        -       1.371     -           17        
arses.clock_out_RNIR6ER                      SB_LUT4      I2       In      -         9.054       -         
arses.clock_out_RNIR6ER                      SB_LUT4      O        Out     0.379     9.432       -         
clock_out_RNIR6ER                            Net          -        -       1.371     -           9         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      I0       In      -         10.803      -         
debounceconsolereset.counter_RNI4RTH1[6]     SB_LUT4      O        Out     0.449     11.252      -         
counter_RNI4RTH1[6]                          Net          -        -       1.371     -           7         
debounceconsolereset.counter_RNO[4]          SB_LUT4      I3       In      -         12.623      -         
debounceconsolereset.counter_RNO[4]          SB_LUT4      O        Out     0.287     12.911      -         
counter_10                                   Net          -        -       1.507     -           1         
debounceconsolereset.counter[4]              SB_DFF       D        In      -         14.418      -         
===========================================================================================================
Total path delay (propagation time + setup) of 14.523 is 3.191(22.0%) logic and 11.332(78.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             10 uses
SB_CARRY        25 uses
SB_DFF          21 uses
SB_DFFE         2 uses
SB_DFFESR       2 uses
SB_DFFNESR      1 use
SB_DFFNSR       1 use
SB_DFFSR        15 uses
SB_DFFSS        6 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             10 uses
SB_LUT4         71 uses

I/O ports: 20
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          20 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top_pll_nrtthrth|PLLOUTCORE_derived_clock: 26

@S |Mapping Summary:
Total  LUTs: 71 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 71 = 71 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 08 23:34:48 2024

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " "-sC:\code\TAS\TAS\TAStable\FPGA\hehe.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
start to read sdc/scf file C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
sdc_reader OK C:\code\TAS\TAS\TAStable\FPGA\hehe.sdc 
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	85
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	32
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	3
        LUT with CARRY   	:	6
    LogicCells                  :	88/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2


Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PACKAGEPIN_0_c_g_THRU_LUT4_0_LC_83", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_27/in0" to pin "arse.l2.un1_Q_LC_27/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_26/in0" to pin "arse.l1.N_23_0_i_LC_26/lcout" to break the combinatorial loop
I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	85
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	20
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	88/7680
    PLBs                        :	33/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	21/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: PACKAGEPIN | Frequency: 137.67 MHz | Target: 166.67 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE | Frequency: 118.53 MHz | Target: 1333.33 MHz
Clock: top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 1333.33 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 80.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 474
used logic cells: 88
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 474
used logic cells: 88
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_20_4_4/in0" to pin "arse.l1.N_23_0_i_LC_20_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_19_6_1/in0" to pin "arse.l2.un1_Q_LC_19_6_1/lcout" to break the combinatorial loop
Read device time: 8
I1209: Started routing
I1223: Total Nets : 119 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_nrtthrth.top_pll_nrtthrth_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "arse.l2.un1_Q_LC_19_6_1/in0" to pin "arse.l2.un1_Q_LC_19_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "arse.l1.N_23_0_i_LC_20_4_4/in0" to pin "arse.l1.N_23_0_i_LC_20_4_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
