// Seed: 1344192088
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7
);
  type_13(
      id_2, 1 - 1, 1'd0
  );
  logic id_8;
  assign id_0 = id_4;
  initial begin
    id_1 <= #1 1;
    id_1 <= {1'b0 - 1'b0{1}};
  end
endmodule
