# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do e_my_recycle_management_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/vipin/Downloads/Recycle Management System/e_hex7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:50 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work C:/Users/vipin/Downloads/Recycle Management System/e_hex7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_hex7seg
# -- Compiling architecture a_hex7seg of e_hex7seg
# End time: 23:25:50 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vipin/Downloads/Recycle Management System/e_modulo_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:50 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work C:/Users/vipin/Downloads/Recycle Management System/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 23:25:50 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vipin/Downloads/Recycle Management System/e_regne.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:50 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work C:/Users/vipin/Downloads/Recycle Management System/e_regne.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_regne
# -- Compiling architecture a_regne of e_regne
# End time: 23:25:50 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vipin/Downloads/Recycle Management System/e_2portRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:50 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work C:/Users/vipin/Downloads/Recycle Management System/e_2portRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity e_2portRAM
# -- Compiling architecture SYN of e_2portram
# End time: 23:25:50 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vipin/Downloads/Recycle Management System/e_my_recycle_management.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:50 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work C:/Users/vipin/Downloads/Recycle Management System/e_my_recycle_management.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_my_recycle_management
# -- Compiling architecture a_my_recycle_management of e_my_recycle_management
# End time: 23:25:50 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/vipin/Downloads/Recycle Management System/e_flipflop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:50 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work C:/Users/vipin/Downloads/Recycle Management System/e_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_flipflop
# -- Compiling architecture a_flipflop of e_flipflop
# End time: 23:25:50 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do run.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/e_2portRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity e_2portRAM
# -- Compiling architecture SYN of e_2portram
# End time: 23:26:24 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/e_flipflop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_flipflop
# -- Compiling architecture a_flipflop of e_flipflop
# End time: 23:26:24 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/e_hex7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_hex7seg
# -- Compiling architecture a_hex7seg of e_hex7seg
# End time: 23:26:24 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/e_modulo_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_modulo_counter
# -- Compiling architecture a_modulo_counter of e_modulo_counter
# End time: 23:26:24 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/e_regne.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity e_regne
# -- Compiling architecture a_regne of e_regne
# End time: 23:26:24 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/e_my_recycle_management.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity e_my_recycle_management
# -- Compiling architecture a_my_recycle_management of e_my_recycle_management
# End time: 23:26:24 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Jul 30,2021
# vcom -reportprogress 300 -work work C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity e_my_recycle_management_vhd_tst
# -- Compiling architecture e_my_recycle_management_arch of e_my_recycle_management_vhd_tst
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(75): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(76): (vcom-1236) Shared variables must be of a protected type.
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(162): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(178): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(180): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(215): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht(217): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 23:26:25 on Jul 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 7
# vsim work.e_my_recycle_management_vhd_tst 
# Start time: 23:26:25 on Jul 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.e_my_recycle_management_vhd_tst(e_my_recycle_management_arch)
# Loading work.e_my_recycle_management(a_my_recycle_management)
# Loading work.e_modulo_counter(a_modulo_counter)
# Loading altera_mf.altera_mf_components
# Loading work.e_2portram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.e_regne(a_regne)
# Loading work.e_flipflop(a_flipflop)
# Loading work.e_hex7seg(a_hex7seg)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: vipin  Hostname: LAPTOP-GEHGQVAP  ProcessID: 4052
#           Attempting to use alternate WLF file "./wlftz6wr1q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz6wr1q
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_5s_bcounter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_3s_bcounter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_5s_gcounter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_3s_gcounter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_5s_mcounter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_3s_mcounter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_5s_counter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_3s_counter
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /e_my_recycle_management_vhd_tst/i1/I_1s_counter
# ** Warning: Output DataOut is correct. Memory Value is 146 and given collected Waste value is, 146
#    Time: 3130 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Warning: Output DataOut is correct. Memory Value is 146 and given collected Waste value is, 146
#    Time: 3250 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Warning: Output DataOut is correct. Memory Value is 146 and given collected Waste value is, 146
#    Time: 3370 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Warning: Output DataOut is NOT correct. Memory Value is 134 and given collected Waste value is, 146
#    Time: 3490 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# 
# *******************************************************************************
# *** FAILURE FAILURE FAILURE FAILURE FAILURE FAILURE FAILURE FAILURE FAILURE ***
# *******************************************************************************
# at time: 3490 ns, the data did NOT match!
# ** Warning: Output DataOut is correct. Memory Value is 146 and given value is, 146
#    Time: 3985 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Warning: Output DataOut is correct. Memory Value is 146 and given value is, 146
#    Time: 4105 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Warning: Output DataOut is correct. Memory Value is 146 and given value is, 146
#    Time: 4225 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Warning: Output DataOut is correct. Memory Value is 134 and given value is, 134
#    Time: 4345 ns  Iteration: 1  Instance: /e_my_recycle_management_vhd_tst
# ** Failure: --- END OF SIMULATION ---
#    Time: 6370 ns  Iteration: 0  Process: /e_my_recycle_management_vhd_tst/p_stimulus File: C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht
# Break in Process p_stimulus at C:/Users/vipin/Downloads/Recycle Management System/simulation/modelsim/e_my_recycle_management.vht line 264
# End time: 23:27:21 on Jul 30,2021, Elapsed time: 0:00:56
# Errors: 0, Warnings: 19
