-- VHDL for IBM SMS ALD page 16.20.06.1
-- Title: ADD OR SUBTRACT CONT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/2/2020 2:08:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_20_06_1_ADD_OR_SUBTRACT_CONT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A_OR_S_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_3RD_SCAN:	 in STD_LOGIC;
		PB_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_3:	 out STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW:	 out STD_LOGIC;
		MB_A_OR_S_DOT_B_DOT_3_DOT_BW:	 out STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_3_DOT_U:	 out STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401:	 out STD_LOGIC);
end ALD_16_20_06_1_ADD_OR_SUBTRACT_CONT_ACC;

architecture behavioral of ALD_16_20_06_1_ADD_OR_SUBTRACT_CONT_ACC is 

	signal OUT_5B_K: STD_LOGIC;
	signal OUT_4B_P: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_2B_Q: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3E_B: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_5B_K <= NOT(PS_A_OR_S_DOT_B_CYCLE AND PS_3RD_SCAN );
	OUT_4B_P <= NOT(OUT_5B_K );
	OUT_3B_C <= NOT(OUT_4B_P );
	OUT_2B_Q <= NOT OUT_3B_C;
	OUT_3C_E <= NOT(OUT_2B_Q AND PB_B_CH_NOT_WM_BIT );
	OUT_3E_B <= NOT(OUT_2B_Q AND PB_B_CH_WM_BIT );
	OUT_3G_P <= NOT(OUT_4B_P AND PS_UNITS_LATCH );
	OUT_4H_C <= NOT(PS_A_OR_S_DOT_B_CYCLE AND PS_UNITS_LATCH AND PS_1ST_SCAN );
	OUT_4I_C <= NOT(MS_1401_MODE_1 );
	OUT_DOT_1H <= OUT_4H_C OR OUT_4I_C;

	MS_A_OR_S_DOT_B_DOT_3 <= OUT_5B_K;
	MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW <= OUT_3C_E;
	MB_A_OR_S_DOT_B_DOT_3_DOT_BW <= OUT_3E_B;
	MS_A_OR_S_DOT_B_DOT_3_DOT_U <= OUT_3G_P;
	MS_A_OR_S_DOT_B_DOT_U_DOT_1_DOT_NOT_1401 <= OUT_DOT_1H;


end;
