INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.gen/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.gen/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/EX_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/ID_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/IF_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/Inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/MEM_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/PC_Selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/WB_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
