$date
	Sat Feb  5 09:37:40 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ns
$end

$scope module fluxo_dados_tb $end
$var wire 1 ! clock_in $end
$var wire 1 " zerac_in $end
$var wire 1 # contac_in $end
$var wire 1 $ escrevem_in $end
$var wire 1 % zerar_in $end
$var wire 1 & registram_in $end
$var wire 1 ' chaves_in [3] $end
$var wire 1 ( chaves_in [2] $end
$var wire 1 ) chaves_in [1] $end
$var wire 1 * chaves_in [0] $end
$var wire 1 + igual_out $end
$var wire 1 , fimc_out $end
$var wire 1 - db_contagem_out [3] $end
$var wire 1 . db_contagem_out [2] $end
$var wire 1 / db_contagem_out [1] $end
$var wire 1 0 db_contagem_out [0] $end
$var wire 1 1 db_memoria_out [3] $end
$var wire 1 2 db_memoria_out [2] $end
$var wire 1 3 db_memoria_out [1] $end
$var wire 1 4 db_memoria_out [0] $end
$var wire 1 5 db_chaves_out [3] $end
$var wire 1 6 db_chaves_out [2] $end
$var wire 1 7 db_chaves_out [1] $end
$var wire 1 8 db_chaves_out [0] $end
$var wire 1 9 keep_simulating $end

$scope module dut $end
$var wire 1 + chavesIgualMemoria $end
$var wire 1 , fimC $end
$var wire 1 - db_contagem [3] $end
$var wire 1 . db_contagem [2] $end
$var wire 1 / db_contagem [1] $end
$var wire 1 0 db_contagem [0] $end
$var wire 1 1 db_memoria [3] $end
$var wire 1 2 db_memoria [2] $end
$var wire 1 3 db_memoria [1] $end
$var wire 1 4 db_memoria [0] $end
$var wire 1 5 db_chaves [3] $end
$var wire 1 6 db_chaves [2] $end
$var wire 1 7 db_chaves [1] $end
$var wire 1 8 db_chaves [0] $end
$var wire 1 : s_endereco [3] $end
$var wire 1 ; s_endereco [2] $end
$var wire 1 < s_endereco [1] $end
$var wire 1 = s_endereco [0] $end
$var wire 1 > s_dado [3] $end
$var wire 1 ? s_dado [2] $end
$var wire 1 @ s_dado [1] $end
$var wire 1 A s_dado [0] $end
$var wire 1 B s_not_zeraC $end
$var wire 1 C s_not_escreveM $end
$var wire 1 D s_chaves [3] $end
$var wire 1 E s_chaves [2] $end
$var wire 1 F s_chaves [1] $end
$var wire 1 G s_chaves [0] $end
$var wire 1 H s_not_registraR $end

$scope module comparador $end
$var wire 1 I o_AGTB $end
$var wire 1 J o_ALTB $end
$var wire 1 K agtb $end
$var wire 1 L aeqb $end
$var wire 1 M altb $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
x+
0,
19
1B
1C
1H
xI
xJ
xK
xL
xM
0>
0?
0@
1A
xD
xE
xF
xG
0:
0;
0<
0=
0'
0(
0)
0*
0-
0.
0/
00
01
02
03
14
x5
x6
x7
x8
$end
#10
1!
#20
0!
#30
1!
#40
0!
1%
1"
0B
0G
0F
0E
0D
1K
0L
08
07
06
05
1I
0M
0+
0J
#50
1!
#60
0!
0%
0"
1B
#70
1!
#80
0!
1*
#90
1!
#100
0!
#110
1!
#120
0!
1&
0H
#130
1!
1G
0K
1L
18
0I
1+
#140
0!
0&
1H
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
#200
0!
1#
#210
1!
1=
10
0A
1@
1K
0L
04
13
1I
0+
#220
0!
0#
#230
1!
#240
0!
1&
0*
1)
0H
#250
1!
0G
1F
0K
1L
08
17
0I
1+
#260
0!
0&
1H
#270
1!
#280
0!
#290
1!
#300
0!
#310
1!
#320
0!
1#
#330
1!
1<
0=
00
1/
0@
1?
1K
0L
03
12
1I
0+
#340
0!
0#
#350
1!
#360
0!
1&
0)
1'
0H
#370
1!
0F
1D
0K
07
15
0I
1M
1J
#380
0!
0&
1H
#390
1!
#400
0!
#410
1!
#420
0!
#430
1!
#440
0!
1#
#450
1!
1=
10
0?
1>
1L
02
11
1+
0M
0J
#460
0!
#470
1!
1;
0<
0=
00
0/
1.
1?
0>
0L
12
01
0+
1M
1J
#480
0!
#490
1!
1=
10
1@
0?
13
02
#500
0!
#510
1!
1<
0=
00
1/
1A
0@
14
03
#520
0!
#530
1!
1=
10
#540
0!
#550
1!
1:
0;
0<
0=
00
0/
0.
1-
0A
1@
04
13
#560
0!
#570
1!
1=
10
#580
0!
#590
1!
1<
0=
00
1/
0@
1?
03
12
#600
0!
#610
1!
1=
10
#620
0!
#630
1!
1;
0<
0=
00
0/
1.
0?
1>
1L
02
11
1+
0M
0J
#640
0!
#650
1!
1=
10
#660
0!
#670
1!
1<
0=
00
1/
1A
0>
0L
14
01
0+
1M
1J
#680
0!
#690
1!
1,
1=
10
0A
1?
04
12
#700
0!
0#
#710
1!
#720
0!
09
