// Seed: 3993138455
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output uwire id_2
);
  logic id_4;
  ;
  supply1 id_5;
  assign id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_4 = 32'd2,
    parameter id_6 = 32'd92
) (
    input tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    output wor _id_4,
    input wire id_5,
    input supply0 _id_6
);
  wire id_8;
  module_0 modCall_1 ();
  logic [id_4 : id_6] id_9;
  logic [-1 : 1] module_2;
endmodule
