

================================================================
== Vitis HLS Report for 'node12'
================================================================
* Date:           Wed Oct  2 17:40:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32775|    32775|  0.109 ms|  0.109 ms|  32775|  32775|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop33_loop34_loop35  |    32773|    32773|         7|          1|          1|  32768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       55|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       94|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      237|      205|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U53  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                              |                               |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_83_p2                |         +|   0|  0|  23|          16|           1|
    |ap_condition_148                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln313_fu_77_p2               |      icmp|   0|  0|  24|          16|          17|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  55|          36|          23|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|   16|         32|
    |indvar_flatten10_fu_40                  |   9|          2|   16|         32|
    |real_start                              |   9|          2|    1|          2|
    |v280_blk_n                              |   9|          2|    1|          2|
    |v281_blk_n                              |   9|          2|    1|          2|
    |v282_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   38|         76|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |indvar_flatten10_fu_40            |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v126_reg_124                      |  32|   0|   32|          0|
    |v282_read_reg_114                 |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  94|   0|   94|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node12|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node12|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|        node12|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|        node12|  return value|
|v282_dout            |   in|   32|     ap_fifo|          v282|       pointer|
|v282_num_data_valid  |   in|   16|     ap_fifo|          v282|       pointer|
|v282_fifo_cap        |   in|   16|     ap_fifo|          v282|       pointer|
|v282_empty_n         |   in|    1|     ap_fifo|          v282|       pointer|
|v282_read            |  out|    1|     ap_fifo|          v282|       pointer|
|v281_din             |  out|   32|     ap_fifo|          v281|       pointer|
|v281_num_data_valid  |   in|   16|     ap_fifo|          v281|       pointer|
|v281_fifo_cap        |   in|   16|     ap_fifo|          v281|       pointer|
|v281_full_n          |   in|    1|     ap_fifo|          v281|       pointer|
|v281_write           |  out|    1|     ap_fifo|          v281|       pointer|
|v280_din             |  out|   32|     ap_fifo|          v280|       pointer|
|v280_num_data_valid  |   in|   16|     ap_fifo|          v280|       pointer|
|v280_fifo_cap        |   in|   16|     ap_fifo|          v280|       pointer|
|v280_full_n          |   in|    1|     ap_fifo|          v280|       pointer|
|v280_write           |  out|    1|     ap_fifo|          v280|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

