INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
WARNING:coreutil - WARNING: it is not supported as a language.  Using usenglish.
   Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
   Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <vio_prodotto> already exists in the output
   directory. Output products for this core may be overwritten.
Configuring files for vio_prodotto root...
Gathering HDL files for vio_prodotto root...
Creating XST project for vio_prodotto...
Creating XST script file for vio_prodotto...
Creating XST instantiation file for vio_prodotto...
Running XST for vio_prodotto...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for vio_prodotto...
Skipping Verilog instantiation template for vio_prodotto...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'vio_prodotto'...
Generating metadata file...
Generating ISE project...
XCO file found: vio_prodotto.xco
XMDF file found: vio_prodotto_xmdf.tcl
Adding
/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/vio_p
rodotto.asy -view all -origin_type imported
Adding
/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/vio_p
rodotto.ngc -view all -origin_type created
WARNING: it is not supported as a language.  Using usenglish.
Checking file
"/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/vio_
prodotto.ngc" for project device match ...
File
"/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/vio_
prodotto.ngc" device information matches project device.
Adding
/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/vio_p
rodotto.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/v
   io_prodotto.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/pietro/Scrivania/ISE_PROJECT/Chipscope_Multiplier/ipcore_dir/tmp/_cg/vio_p
rodotto.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vio_prodotto"
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Generating README file...
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'vio_prodotto'.
