// Seed: 2504364549
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4
    , id_14,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    input supply0 id_12
);
  module_0 modCall_1 ();
  always @(1 or !id_7)
    if (1 < id_11) begin : LABEL_0
      disable id_15;
      id_0 = id_7;
      if ({"", id_5 - id_7 && {1{id_10}}}) id_0 = id_12;
      else id_14 = id_1;
    end
  wire id_16;
endmodule
