==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 86.617 MB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.109 seconds; current allocated memory: 91.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-387] Ignore depth setting for top argument 'full_in' (decode.cpp:134:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'full_out' (decode.cpp:134:0)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv4(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:96:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv5(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv6(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:110:5)
INFO: [HLS 214-131] Inlining function 'void sp_conv<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'conv7(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:117:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (decode.cpp:17:19)
INFO: [HLS 214-291] Loop 'CFilters' is marked as complete unroll implied by the pipeline pragma (decode.cpp:20:22)
INFO: [HLS 214-291] Loop 'CUpdateWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:31:26)
INFO: [HLS 214-291] Loop 'CUpdateWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:32:30)
INFO: [HLS 214-291] Loop 'CFilter' is marked as complete unroll implied by the pipeline pragma (decode.cpp:42:21)
INFO: [HLS 214-291] Loop 'CWinH' is marked as complete unroll implied by the pipeline pragma (decode.cpp:44:27)
INFO: [HLS 214-291] Loop 'CWinW' is marked as complete unroll implied by the pipeline pragma (decode.cpp:45:31)
INFO: [HLS 214-291] Loop 'ShiftLineBuf' is marked as complete unroll implied by the pipeline pragma (decode.cpp:54:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_2' is marked as complete unroll implied by the pipeline pragma (decode.cpp:61:30)
INFO: [HLS 214-291] Loop 'UFils' is marked as complete unroll implied by the pipeline pragma (decode.cpp:79:8)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv7' completely with a factor of 1 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv7' completely with a factor of 16 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv7' completely with a factor of 2 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv7' completely with a factor of 1 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv7' completely with a factor of 3 (decode.cpp:112:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv7' has been removed because the loop is unrolled completely (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv7' completely with a factor of 1 (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv6' completely with a factor of 16 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv6' completely with a factor of 8 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv6' completely with a factor of 2 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv6' completely with a factor of 16 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv6' completely with a factor of 3 (decode.cpp:105:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv6' has been removed because the loop is unrolled completely (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv6' completely with a factor of 16 (decode.cpp:105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv5' completely with a factor of 2 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv5' completely with a factor of 3 (decode.cpp:98:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv5' has been removed because the loop is unrolled completely (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv5' completely with a factor of 8 (decode.cpp:98:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (decode.cpp:17:19) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CFilters' (decode.cpp:20:22) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CFilters' (decode.cpp:20:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv4' completely with a factor of 2 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ShiftLineBuf' (decode.cpp:54:22) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CFilter' (decode.cpp:42:21) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CWinH' (decode.cpp:44:27) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CWinW' (decode.cpp:45:31) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CWinW' (decode.cpp:45:31) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinH' (decode.cpp:31:26) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv4' completely with a factor of 3 (decode.cpp:91:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'CUpdateWinW' (decode.cpp:32:30) in function 'conv4' has been removed because the loop is unrolled completely (decode.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_2' (decode.cpp:61:30) in function 'conv4' completely with a factor of 8 (decode.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv4(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp4(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv5(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:98:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp5(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'void sp_upsamp<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >(int, int, int, ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'upsamp6(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:128:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv7(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:112:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:79:8) in function 'upsamp6' completely with a factor of 16 (decode.cpp:128:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:79:8) in function 'upsamp5' completely with a factor of 8 (decode.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'UFils' (decode.cpp:79:8) in function 'upsamp4' completely with a factor of 8 (decode.cpp:120:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf4': Complete partitioning on dimension 1. (decode.cpp:93:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf5': Complete partitioning on dimension 1. (decode.cpp:100:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf6': Complete partitioning on dimension 1. (decode.cpp:107:12)
INFO: [HLS 214-248] Applying array_partition to 'linebuf7': Complete partitioning on dimension 1. (decode.cpp:114:12)
INFO: [HLS 214-364] Automatically inlining function 'relu(ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'conv6(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:63:28)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:140:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:142:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:144:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:146:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:148:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'decode(hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<40, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (decode.cpp:150:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 49.027 seconds; current allocated memory: 114.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 114.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.454 seconds; current allocated memory: 167.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./activation.h:12: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.465 seconds; current allocated memory: 181.973 MB.
WARNING: [HLS 200-805] An internal stream 'conv4_out' (decode.cpp:139) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp4_out' (decode.cpp:141) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv5_out' (decode.cpp:143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp5_out' (decode.cpp:145) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'conv6_out' (decode.cpp:147) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'upsamp6_out' (decode.cpp:149) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'decode' (decode.cpp:134:1), detected/extracted 7 process function(s): 
	 'conv4'
	 'upsamp4'
	 'conv5'
	 'upsamp5'
	 'conv6'
	 'upsamp6'
	 'conv7'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:57:65) in function 'conv7'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:65:40) to (decode.cpp:68:13) in function 'conv7'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:60:42) in function 'conv5'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:22:4) to (decode.cpp:60:42) in function 'conv4'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv5' (decode.cpp:7:16)...15 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv4' (decode.cpp:7:16)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 16.357 seconds; current allocated memory: 294.203 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:76:13) in function 'upsamp6'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:76:13) in function 'upsamp5'.
INFO: [XFORM 203-541] Flattening a loop nest 'UHeight' (decode.cpp:76:13) in function 'upsamp4'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv7'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv6'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CHeight' (decode.cpp:14:14) in function 'conv4'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.371 seconds; current allocated memory: 482.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'conv4' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96) and axis read operation ('in_val', decode.cpp:26->decode.cpp:96) on port 'full_in' (decode.cpp:26->decode.cpp:96).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 81, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.194 seconds; current allocated memory: 543.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.764 seconds; current allocated memory: 545.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_25_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read_1', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_26_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read_2', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_29_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read_5', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:122) of variable 'conv4_out_read', decode.cpp:81->decode.cpp:122 on array 'upsam_buf4', decode.cpp:121.
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('conv4_out_read_4', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122) and fifo read operation ('conv4_out_read', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122).
WARNING: [HLS 200-880] The II Violation in module 'upsamp4' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('conv4_out_read_7', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122) and fifo read operation ('conv4_out_read', decode.cpp:81->decode.cpp:122) on port 'conv4_out' (decode.cpp:81->decode.cpp:122).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 16, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.875 seconds; current allocated memory: 545.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 545.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'conv5' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:103) on port 'upsamp4_out' (decode.cpp:26->decode.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 81, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 30.447 seconds; current allocated memory: 581.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.994 seconds; current allocated memory: 581.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_17_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_1', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_18_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_2', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_21_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read_5', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:126) of variable 'conv5_out_read', decode.cpp:81->decode.cpp:126 on array 'upsam_buf5', decode.cpp:125.
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('conv5_out_read_4', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) and fifo read operation ('conv5_out_read', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'upsamp5' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo read operation ('conv5_out_read_7', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126) and fifo read operation ('conv5_out_read', decode.cpp:81->decode.cpp:126) on port 'conv5_out' (decode.cpp:81->decode.cpp:126).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 16, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 581.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 581.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:110) on port 'upsamp5_out' (decode.cpp:26->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110) and fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'conv6' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110) and fifo write operation ('conv6_out_write_ln63', decode.cpp:63->decode.cpp:110) on port 'conv6_out' (decode.cpp:63->decode.cpp:110).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 90, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 54 seconds. CPU system time: 0 seconds. Elapsed time: 54.554 seconds; current allocated memory: 657.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.746 seconds; current allocated memory: 657.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UHeight_UWidth'.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_2_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_2', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_7_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_7', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_14_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_14', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('upsam_buf_addr_9_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_9', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129 and 'store' operation ('upsam_buf_addr_1_write_ln82', decode.cpp:82->decode.cpp:130) of variable 'conv6_out_read_1', decode.cpp:81->decode.cpp:130 on array 'upsam_buf6', decode.cpp:129.
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('conv6_out_read_11', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) and fifo read operation ('conv6_out_read', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130).
WARNING: [HLS 200-880] The II Violation in module 'upsamp6' (loop 'UHeight_UWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('conv6_out_read_15', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130) and fifo read operation ('conv6_out_read', decode.cpp:81->decode.cpp:130) on port 'conv6_out' (decode.cpp:81->decode.cpp:130).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 32, loop 'UHeight_UWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 657.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 657.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CHeight_CWidth'.
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'conv7' (loop 'CHeight_CWidth'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117) and fifo read operation ('in_val', decode.cpp:26->decode.cpp:117) on port 'upsamp6_out' (decode.cpp:26->decode.cpp:117).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 233, loop 'CHeight_CWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22 seconds. CPU system time: 1 seconds. Elapsed time: 22.449 seconds; current allocated memory: 671.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.898 seconds; current allocated memory: 671.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.945 seconds; current allocated memory: 671.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 671.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv4' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv4', because the estimated Stream Port Number is 41, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv4' is 32298 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_19ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20s_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32ns_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_33s_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_6_3_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.434 seconds; current allocated memory: 701.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp4' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp4'.
INFO: [RTMG 210-278] Implementing memory 'decode_upsamp4_upsam_buf4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 4 seconds. Elapsed time: 17.909 seconds; current allocated memory: 776.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv5' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv5', because the estimated Stream Port Number is 51, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv5' is 31893 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_10_4_40_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.923 seconds; current allocated memory: 802.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp5' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp5'.
INFO: [RTMG 210-278] Implementing memory 'decode_upsamp5_upsam_buf5_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13 seconds. CPU system time: 4 seconds. Elapsed time: 18.08 seconds; current allocated memory: 884.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv6' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'CHeight_CWidth' in module 'conv6', because the estimated Stream Port Number is 46, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv6' is 14657 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_40s_18ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_20ns_59_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21ns_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_21s_60_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22s_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_23s_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24ns_63_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25ns_64_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_25s_64_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32ns_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_32s_70_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_40_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.546 seconds; current allocated memory: 938.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upsamp6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'upsamp6' pipeline 'UHeight_UWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'upsamp6'.
INFO: [RTMG 210-278] Implementing memory 'decode_upsamp6_upsam_buf6_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20 seconds. CPU system time: 8 seconds. Elapsed time: 28.245 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv7' pipeline 'CHeight_CWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_22ns_61_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_24s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_26s_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27ns_66_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_27s_66_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28ns_67_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_28s_67_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29ns_68_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_29s_68_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30ns_69_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_30s_69_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31ns_70_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40s_31s_70_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_30_5_40_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode/full_in' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'decode/full_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'decode' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [RTMG 210-285] Implementing FIFO 'conv4_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'upsamp4_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv5_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'upsamp5_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv6_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'upsamp6_out_U(decode_fifo_w40_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_upsamp4_U0_U(decode_start_for_upsamp4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv5_U0_U(decode_start_for_conv5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_upsamp5_U0_U(decode_start_for_upsamp5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv6_U0_U(decode_start_for_conv6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_upsamp6_U0_U(decode_start_for_upsamp6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv7_U0_U(decode_start_for_conv7_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 11.391 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 23.075 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.078 seconds; current allocated memory: 1.183 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for decode.
INFO: [VLOG 209-307] Generating Verilog RTL for decode.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 322 seconds. CPU system time: 24 seconds. Elapsed time: 419.134 seconds; current allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
