static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nunsigned int V_6 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_7 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_5 = V_1 ;\r\nif ( V_5 >= V_8 ) {\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_8 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nF_3 ( L_1 ,\r\nV_1 ,\r\nV_2 >> 16 ,\r\nV_2 & 0xFFFF ,\r\nV_3 ,\r\nV_4 >> 24 ,\r\nV_4 & 0xFFFFFF ) ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_4 ( T_1 V_9 , void * V_10 , void * V_11 )\r\n{\r\n#ifdef F_5\r\nT_1 V_12 = 0 ;\r\nT_1 V_13 = ( V_10 ) ? F_6 ( V_10 ) : 0 ;\r\nT_1 V_14 = ( V_11 ) ? F_6 ( V_11 ) : 0 ;\r\nvoid * V_15 = V_16 . V_15 ;\r\n__asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");\r\n__asm__ __volatile__("call *%3" : "=a" (hv_status) :\r\n"c" (control), "d" (input_address),\r\n"m" (hypercall_page));\r\nreturn V_12 ;\r\n#else\r\nT_2 V_17 = V_9 >> 32 ;\r\nT_2 V_18 = V_9 & 0xFFFFFFFF ;\r\nT_2 V_19 = 1 ;\r\nT_2 V_20 = 1 ;\r\nT_1 V_13 = ( V_10 ) ? F_6 ( V_10 ) : 0 ;\r\nT_2 V_21 = V_13 >> 32 ;\r\nT_2 V_22 = V_13 & 0xFFFFFFFF ;\r\nT_1 V_14 = ( V_11 ) ? F_6 ( V_11 ) : 0 ;\r\nT_2 V_23 = V_14 >> 32 ;\r\nT_2 V_24 = V_14 & 0xFFFFFFFF ;\r\nvoid * V_15 = V_16 . V_15 ;\r\n__asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),\r\n"=a"(hv_status_lo) : "d" (control_hi),\r\n"a" (control_lo), "b" (input_address_hi),\r\n"c" (input_address_lo), "D"(output_address_hi),\r\n"S"(output_address_lo), "m" (hypercall_page));\r\nreturn V_20 | ( ( T_1 ) V_19 << 32 ) ;\r\n#endif\r\n}\r\nint F_7 ( void )\r\n{\r\nint V_5 ;\r\nunion V_25 V_26 ;\r\nvoid * V_27 = NULL ;\r\nmemset ( V_16 . V_28 , 0 , sizeof( void * ) * V_29 ) ;\r\nmemset ( V_16 . V_30 , 0 ,\r\nsizeof( void * ) * V_29 ) ;\r\nV_5 = F_1 () ;\r\nV_16 . V_31 = F_8 ( 0 , V_32 , 0 ) ;\r\nF_9 ( V_33 , V_16 . V_31 ) ;\r\nF_10 ( V_34 , V_26 . V_35 ) ;\r\nV_27 = F_11 ( V_36 , V_37 , V_38 ) ;\r\nif ( ! V_27 )\r\ngoto V_39;\r\nV_26 . V_40 = 1 ;\r\nV_26 . V_41 = F_12 ( V_27 ) ;\r\nF_9 ( V_34 , V_26 . V_35 ) ;\r\nV_26 . V_35 = 0 ;\r\nF_10 ( V_34 , V_26 . V_35 ) ;\r\nif ( ! V_26 . V_40 )\r\ngoto V_39;\r\nV_16 . V_15 = V_27 ;\r\nV_16 . V_42 =\r\nF_13 ( sizeof( struct V_43 ) ,\r\nV_37 ) ;\r\nif ( ! V_16 . V_42 )\r\ngoto V_39;\r\nV_16 . V_44 =\r\n(struct V_45 * )\r\n( F_14 ( ( unsigned long )\r\nV_16 . V_42 ,\r\nV_46 ) ) ;\r\nV_16 . V_44 -> V_47 . V_48 = 0 ;\r\nV_16 . V_44 -> V_47 . V_49 . V_50 =\r\nV_51 ;\r\nV_16 . V_44 -> V_52 = 0 ;\r\nV_16 . V_44 -> V_53 = 0 ;\r\nreturn 0 ;\r\nV_39:\r\nif ( V_27 ) {\r\nif ( V_26 . V_40 ) {\r\nV_26 . V_35 = 0 ;\r\nF_9 ( V_34 , V_26 . V_35 ) ;\r\n}\r\nF_15 ( V_27 ) ;\r\n}\r\nreturn - V_54 ;\r\n}\r\nvoid F_16 ( void )\r\n{\r\nunion V_25 V_26 ;\r\nF_9 ( V_33 , 0 ) ;\r\nF_17 ( V_16 . V_42 ) ;\r\nV_16 . V_42 = NULL ;\r\nV_16 . V_44 = NULL ;\r\nif ( V_16 . V_15 ) {\r\nV_26 . V_35 = 0 ;\r\nF_9 ( V_34 , V_26 . V_35 ) ;\r\nF_15 ( V_16 . V_15 ) ;\r\nV_16 . V_15 = NULL ;\r\n}\r\n}\r\nint F_18 ( union V_55 V_56 ,\r\nenum V_57 V_58 ,\r\nvoid * V_59 , T_3 V_60 )\r\n{\r\nstruct V_61 {\r\nT_1 V_62 ;\r\nstruct V_63 V_64 ;\r\n};\r\nstruct V_63 * V_65 ;\r\nT_4 V_66 ;\r\nunsigned long V_67 ;\r\nif ( V_60 > V_68 )\r\nreturn - V_69 ;\r\nV_67 = ( unsigned long ) F_13 ( sizeof( struct V_61 ) , V_70 ) ;\r\nif ( ! V_67 )\r\nreturn - V_71 ;\r\nV_65 = (struct V_63 * )\r\n( F_14 ( V_67 , V_46 ) ) ;\r\nV_65 -> V_47 = V_56 ;\r\nV_65 -> V_58 = V_58 ;\r\nV_65 -> V_60 = V_60 ;\r\nmemcpy ( ( void * ) V_65 -> V_59 , V_59 , V_60 ) ;\r\nV_66 = F_4 ( V_72 , V_65 , NULL )\r\n& 0xFFFF ;\r\nF_17 ( ( void * ) V_67 ) ;\r\nreturn V_66 ;\r\n}\r\nT_4 F_19 ( void )\r\n{\r\nT_4 V_66 ;\r\nV_66 = F_4 ( V_73 ,\r\nV_16 . V_44 ,\r\nNULL ) & 0xFFFF ;\r\nreturn V_66 ;\r\n}\r\nvoid F_20 ( void * V_74 )\r\n{\r\nT_1 V_75 ;\r\nunion V_76 V_77 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nunion V_82 V_83 ;\r\nT_2 V_84 = * ( ( T_2 * ) ( V_74 ) ) ;\r\nint V_85 = F_21 () ;\r\nif ( ! V_16 . V_15 )\r\nreturn;\r\nF_10 ( V_86 , V_75 ) ;\r\nV_16 . V_30 [ V_85 ] =\r\n( void * ) F_22 ( V_70 ) ;\r\nif ( V_16 . V_30 [ V_85 ] == NULL ) {\r\nF_23 ( L_2 ) ;\r\ngoto V_39;\r\n}\r\nV_16 . V_28 [ V_85 ] =\r\n( void * ) F_22 ( V_70 ) ;\r\nif ( V_16 . V_28 [ V_85 ] == NULL ) {\r\nF_23 ( L_3 ) ;\r\ngoto V_39;\r\n}\r\nF_10 ( V_87 , V_77 . V_35 ) ;\r\nV_77 . V_88 = 1 ;\r\nV_77 . V_89 = F_6 ( V_16 . V_30 [ V_85 ] )\r\n>> V_90 ;\r\nF_9 ( V_87 , V_77 . V_35 ) ;\r\nF_10 ( V_91 , V_79 . V_35 ) ;\r\nV_79 . V_92 = 1 ;\r\nV_79 . V_93 = F_6 ( V_16 . V_28 [ V_85 ] )\r\n>> V_90 ;\r\nF_9 ( V_91 , V_79 . V_35 ) ;\r\nF_10 ( V_94 + V_95 , V_81 . V_35 ) ;\r\nV_81 . V_35 = 0 ;\r\nV_81 . V_96 = V_84 ;\r\nV_81 . V_97 = false ;\r\nV_81 . V_98 = false ;\r\nF_9 ( V_94 + V_95 , V_81 . V_35 ) ;\r\nF_10 ( V_99 , V_83 . V_35 ) ;\r\nV_83 . V_40 = 1 ;\r\nF_9 ( V_99 , V_83 . V_35 ) ;\r\nV_16 . V_100 = true ;\r\nreturn;\r\nV_39:\r\nif ( V_16 . V_28 [ V_85 ] )\r\nF_24 ( ( unsigned long ) V_16 . V_28 [ V_85 ] ) ;\r\nif ( V_16 . V_30 [ V_85 ] )\r\nF_24 ( ( unsigned long ) V_16 . V_30 [ V_85 ] ) ;\r\nreturn;\r\n}\r\nvoid F_25 ( void * V_101 )\r\n{\r\nunion V_80 V_81 ;\r\nunion V_76 V_77 ;\r\nunion V_78 V_79 ;\r\nint V_85 = F_21 () ;\r\nif ( ! V_16 . V_100 )\r\nreturn;\r\nF_10 ( V_94 + V_95 , V_81 . V_35 ) ;\r\nV_81 . V_97 = 1 ;\r\nF_9 ( V_94 + V_95 , V_81 . V_35 ) ;\r\nF_10 ( V_87 , V_77 . V_35 ) ;\r\nV_77 . V_88 = 0 ;\r\nV_77 . V_89 = 0 ;\r\nF_9 ( V_87 , V_77 . V_35 ) ;\r\nF_10 ( V_91 , V_79 . V_35 ) ;\r\nV_79 . V_92 = 0 ;\r\nV_79 . V_93 = 0 ;\r\nF_9 ( V_91 , V_79 . V_35 ) ;\r\nF_24 ( ( unsigned long ) V_16 . V_30 [ V_85 ] ) ;\r\nF_24 ( ( unsigned long ) V_16 . V_28 [ V_85 ] ) ;\r\n}
