// Seed: 1349264370
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = (-1 && -1 == -1);
  module_0 modCall_1 (
      id_8,
      id_1,
      id_4,
      id_1
  );
  wire ["" : 1  ==  -1] id_9;
  wire id_10;
  always @(negedge -1) begin : LABEL_0
    $unsigned(64);
    ;
  end
endmodule
