m255
K3
13
cModel Technology
Z0 dE:\HE_THONG_SO_HDL\THUC_HANH\LAB3_DMA\DMAFinal\software\DMA_TEST\obj\default\runtime\sim\mentor
valtera_reset_controller
I1D`zMYSKzXfzUgnN][Ik[1
VBWWT<i0A@QcN4KE]hBS<V0
Z1 dE:\HE_THONG_SO_HDL\THUC_HANH\LAB3_DMA\DMAFinal\software\DMA_TEST\obj\default\runtime\sim\mentor
Z2 w1766478845
8E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_controller.v
FE:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_controller.v
L0 29
Z3 OV;L;10.1d;51
r1
31
Z4 o-work rst_controller -O0
!i10b 1
!s100 jL7Q9@Nm4W;enWM9_;]ZA3
!s85 0
!s108 1767348238.990000
!s107 E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!s101 -O0
valtera_reset_synchronizer
!i10b 1
!s100 hF48DSAR8f^36`YGU@iJQ3
I=i]hUa0@jV=e7aai:6jY70
V3CjoOZCIEdzCJgPn8]D7`2
R1
R2
8E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_synchronizer.v
FE:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
!s108 1767348239.049000
!s107 E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!s101 -O0
R4
