$date
	Thu Aug 21 09:17:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module codificador_tb $end
$var wire 1 ! s1 $end
$var wire 1 " s0 $end
$var reg 1 # e1 $end
$var reg 1 $ e2 $end
$var reg 1 % e3 $end
$scope module uut $end
$var wire 1 # e1 $end
$var wire 1 $ e2 $end
$var wire 1 % e3 $end
$var wire 1 " s0 $end
$var wire 1 ! s1 $end
$var wire 1 & xor123 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#100
1"
1!
1&
1%
#200
0!
0%
1$
#300
0"
0&
1%
#400
1!
1&
0%
0$
1#
#500
0!
0&
1%
#600
0%
1$
#700
1"
1!
1&
1%
#800
