

================================================================
== Vitis HLS Report for 'argmax'
================================================================
* Date:           Sun Nov 10 15:47:09 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_argmax_Pipeline_digit_loop_fu_26  |argmax_Pipeline_digit_loop  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_id_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 'max_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i10 %input_r, i64 0, i64 0" [./layer.h:185]   --->   Operation 7 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.68ns)   --->   "%max_V = load i4 %input_addr" [./layer.h:187]   --->   Operation 8 'load' 'max_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 9 [1/2] (0.68ns)   --->   "%max_V = load i4 %input_addr" [./layer.h:187]   --->   Operation 9 'load' 'max_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 10 [2/2] (0.38ns)   --->   "%call_ln187 = call void @argmax_Pipeline_digit_loop, i10 %max_V, i10 %input_r, i4 %max_id_V_loc" [./layer.h:187]   --->   Operation 10 'call' 'call_ln187' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.04>
ST_4 : Operation 11 [1/2] (1.04ns)   --->   "%call_ln187 = call void @argmax_Pipeline_digit_loop, i10 %max_V, i10 %input_r, i4 %max_id_V_loc" [./layer.h:187]   --->   Operation 11 'call' 'call_ln187' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%max_id_V_loc_load = load i4 %max_id_V_loc"   --->   Operation 12 'load' 'max_id_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln196 = ret i4 %max_id_V_loc_load" [./layer.h:196]   --->   Operation 13 'ret' 'ret_ln196' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_id_V_loc      (alloca       ) [ 001111]
input_addr        (getelementptr) [ 001000]
max_V             (load         ) [ 000110]
call_ln187        (call         ) [ 000000]
max_id_V_loc_load (load         ) [ 000000]
ret_ln196         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="argmax_Pipeline_digit_loop"/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="max_id_V_loc_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="1" slack="0"/>
<pin id="10" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_id_V_loc/1 "/>
</bind>
</comp>

<comp id="12" class="1004" name="input_addr_gep_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="10" slack="0"/>
<pin id="14" dir="0" index="1" bw="1" slack="0"/>
<pin id="15" dir="0" index="2" bw="1" slack="0"/>
<pin id="16" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_access_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="4" slack="0"/>
<pin id="22" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="23" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="24" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="grp_argmax_Pipeline_digit_loop_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="0" slack="0"/>
<pin id="28" dir="0" index="1" bw="10" slack="1"/>
<pin id="29" dir="0" index="2" bw="10" slack="0"/>
<pin id="30" dir="0" index="3" bw="4" slack="2"/>
<pin id="31" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln187/3 "/>
</bind>
</comp>

<comp id="34" class="1004" name="max_id_V_loc_load_load_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="4"/>
<pin id="36" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_id_V_loc_load/5 "/>
</bind>
</comp>

<comp id="37" class="1005" name="max_id_V_loc_reg_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="4" slack="2"/>
<pin id="39" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="max_id_V_loc "/>
</bind>
</comp>

<comp id="43" class="1005" name="input_addr_reg_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="1"/>
<pin id="45" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="48" class="1005" name="max_V_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="10" slack="1"/>
<pin id="50" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="11"><net_src comp="2" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="19"><net_src comp="4" pin="0"/><net_sink comp="12" pin=2"/></net>

<net id="25"><net_src comp="12" pin="3"/><net_sink comp="20" pin=0"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="40"><net_src comp="8" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="41"><net_src comp="37" pin="1"/><net_sink comp="26" pin=3"/></net>

<net id="42"><net_src comp="37" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="46"><net_src comp="12" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="47"><net_src comp="43" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="51"><net_src comp="20" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="52"><net_src comp="48" pin="1"/><net_sink comp="26" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: argmax : input_r | {1 2 3 4 }
  - Chain level:
	State 1
		max_V : 1
	State 2
	State 3
	State 4
	State 5
		ret_ln196 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   call   | grp_argmax_Pipeline_digit_loop_fu_26 |  0.387  |    32   |    63   |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |  0.387  |    32   |    63   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| input_addr_reg_43 |    4   |
|    max_V_reg_48   |   10   |
|max_id_V_loc_reg_37|    4   |
+-------------------+--------+
|       Total       |   18   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_20 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   32   |   63   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   50   |   72   |
+-----------+--------+--------+--------+
