<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3898" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3898{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3898{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3898{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3898{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_3898{left:675px;bottom:1094px;}
#t6_3898{left:690px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_3898{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t8_3898{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3898{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ta_3898{left:338px;bottom:1036px;}
#tb_3898{left:353px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_3898{left:69px;bottom:1003px;}
#td_3898{left:95px;bottom:1007px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#te_3898{left:248px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tf_3898{left:95px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3898{left:95px;bottom:973px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#th_3898{left:95px;bottom:956px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ti_3898{left:69px;bottom:930px;}
#tj_3898{left:95px;bottom:933px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tk_3898{left:221px;bottom:933px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#tl_3898{left:95px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3898{left:95px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3898{left:69px;bottom:873px;}
#to_3898{left:95px;bottom:877px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tp_3898{left:231px;bottom:877px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tq_3898{left:95px;bottom:860px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tr_3898{left:95px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_3898{left:69px;bottom:817px;}
#tt_3898{left:95px;bottom:820px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tu_3898{left:208px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_3898{left:95px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tw_3898{left:816px;bottom:810px;}
#tx_3898{left:831px;bottom:804px;letter-spacing:-0.05px;}
#ty_3898{left:95px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_3898{left:95px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_3898{left:95px;bottom:753px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3898{left:95px;bottom:736px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t12_3898{left:69px;bottom:710px;}
#t13_3898{left:95px;bottom:713px;letter-spacing:-0.18px;word-spacing:-0.64px;}
#t14_3898{left:197px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t15_3898{left:95px;bottom:697px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t16_3898{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t17_3898{left:69px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_3898{left:430px;bottom:662px;}
#t19_3898{left:446px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3898{left:69px;bottom:639px;letter-spacing:-0.21px;word-spacing:-0.31px;}
#t1b_3898{left:69px;bottom:612px;}
#t1c_3898{left:95px;bottom:616px;letter-spacing:-0.2px;}
#t1d_3898{left:132px;bottom:616px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t1e_3898{left:95px;bottom:599px;letter-spacing:-0.18px;}
#t1f_3898{left:69px;bottom:572px;}
#t1g_3898{left:95px;bottom:576px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t1h_3898{left:197px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1i_3898{left:95px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1j_3898{left:69px;bottom:491px;letter-spacing:0.17px;}
#t1k_3898{left:150px;bottom:491px;letter-spacing:0.19px;word-spacing:-0.01px;}
#t1l_3898{left:69px;bottom:466px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1m_3898{left:704px;bottom:473px;}
#t1n_3898{left:718px;bottom:466px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1o_3898{left:69px;bottom:449px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1p_3898{left:69px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_3898{left:69px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3898{left:69px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1s_3898{left:69px;bottom:365px;}
#t1t_3898{left:95px;bottom:368px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1u_3898{left:69px;bottom:342px;}
#t1v_3898{left:95px;bottom:345px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1w_3898{left:69px;bottom:319px;}
#t1x_3898{left:95px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1y_3898{left:69px;bottom:298px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1z_3898{left:69px;bottom:239px;letter-spacing:0.14px;}
#t20_3898{left:151px;bottom:239px;letter-spacing:0.15px;word-spacing:0.01px;}
#t21_3898{left:69px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t22_3898{left:69px;bottom:189px;}
#t23_3898{left:95px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t24_3898{left:95px;bottom:176px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t25_3898{left:69px;bottom:149px;}
#t26_3898{left:95px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t27_3898{left:95px;bottom:136px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t28_3898{left:95px;bottom:119px;letter-spacing:-0.2px;word-spacing:-0.41px;}

.s1_3898{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3898{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3898{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3898{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3898{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3898{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3898{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3898{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3898" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3898Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3898" style="-webkit-user-select: none;"><object width="935" height="1210" data="3898/3898.svg" type="image/svg+xml" id="pdf3898" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3898" class="t s1_3898">23-6 </span><span id="t2_3898" class="t s1_3898">Vol. 3B </span>
<span id="t3_3898" class="t s2_3898">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3898" class="t s3_3898">that software not use the opcodes given below but instead use those defined in the Intel </span>
<span id="t5_3898" class="t s4_3898">® </span>
<span id="t6_3898" class="t s3_3898">64 and IA-32 Architec- </span>
<span id="t7_3898" class="t s3_3898">tures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="t8_3898" class="t s3_3898">The following items enumerate those reserved opcodes (referring in some cases to opcode groups as defined in </span>
<span id="t9_3898" class="t s3_3898">Appendix A, “Opcode Map,” of the Intel </span>
<span id="ta_3898" class="t s4_3898">® </span>
<span id="tb_3898" class="t s3_3898">64 and IA-32 Architectures Software Developer’s Manual, Volume 2D). </span>
<span id="tc_3898" class="t s5_3898">• </span><span id="td_3898" class="t s6_3898">Immediate Group 1 </span><span id="te_3898" class="t s3_3898">- When not in 64-bit mode, instructions encoded with opcode 82H result in the behavior </span>
<span id="tf_3898" class="t s3_3898">of the corresponding instructions encoded with opcode 80H. Depending on the Op/Reg field of the ModR/M </span>
<span id="tg_3898" class="t s3_3898">Byte, these opcodes are the byte forms of ADD, OR, ADC, SBB, AND, SUB, XOR, CMP. (In 64-bit mode, these </span>
<span id="th_3898" class="t s3_3898">opcodes cause a #UD.) </span>
<span id="ti_3898" class="t s5_3898">• </span><span id="tj_3898" class="t s6_3898">Shift Group 2 /6 </span><span id="tk_3898" class="t s3_3898">- Instructions encoded with opcodes C0H, C1H, D0H, D1H, D2H, and D3H with value 110B in </span>
<span id="tl_3898" class="t s3_3898">the Op/Reg field (/6) of the ModR/M Byte result in the behavior of the corresponding instructions with value </span>
<span id="tm_3898" class="t s3_3898">100B in the Op/Reg field (/4). These are various forms of the SAL/SHL instruction. </span>
<span id="tn_3898" class="t s5_3898">• </span><span id="to_3898" class="t s6_3898">Unary Group 3 /1 </span><span id="tp_3898" class="t s3_3898">- Instructions encoded with opcodes F6H and F7H with value 001B in the Op/Reg field (/01) </span>
<span id="tq_3898" class="t s3_3898">of the ModR/M Byte result in the behavior of the corresponding instructions with value 000B in the Op/Reg field </span>
<span id="tr_3898" class="t s3_3898">(/0). These are various forms of the TEST instruction. </span>
<span id="ts_3898" class="t s5_3898">• </span><span id="tt_3898" class="t s6_3898">Reserved NOP </span><span id="tu_3898" class="t s3_3898">- Instructions encoded with the opcode 0F0DH or with the opcodes 0F18H through 0F1FH </span>
<span id="tv_3898" class="t s3_3898">result in the behavior of the NOP (No Operation) instruction, except for those opcodes defined in the Intel </span>
<span id="tw_3898" class="t s4_3898">® </span>
<span id="tx_3898" class="t s3_3898">64 </span>
<span id="ty_3898" class="t s3_3898">and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D. The opcodes not so defined </span>
<span id="tz_3898" class="t s3_3898">are considered “Reserved NOP” and may be used for future instructions which have no defined impact on </span>
<span id="t10_3898" class="t s3_3898">existing architectural state. These reserved NOP opcodes are decoded with a ModR/M byte and typical </span>
<span id="t11_3898" class="t s3_3898">instruction prefix options but still result in the behavior of the NOP instruction. </span>
<span id="t12_3898" class="t s5_3898">• </span><span id="t13_3898" class="t s6_3898">x87 Opcodes </span><span id="t14_3898" class="t s3_3898">- There are several groups of x87 opcodes which provide the same behavior as other x87 </span>
<span id="t15_3898" class="t s3_3898">instructions. See Section 23.18.9 for the complete list. </span>
<span id="t16_3898" class="t s3_3898">There are a few reserved opcodes that provide unique behavior but do not provide capabilities that are not already </span>
<span id="t17_3898" class="t s3_3898">available in the main instructions defined in the Intel </span>
<span id="t18_3898" class="t s4_3898">® </span>
<span id="t19_3898" class="t s3_3898">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t1a_3898" class="t s3_3898">Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="t1b_3898" class="t s5_3898">• </span><span id="t1c_3898" class="t s6_3898">D6H </span><span id="t1d_3898" class="t s3_3898">- When not in 64-bit mode SALC - Set AL to Cary flag. IF (CF=1), AL=FF, ELSE, AL=0 (#UD in 64-bit </span>
<span id="t1e_3898" class="t s3_3898">mode) </span>
<span id="t1f_3898" class="t s5_3898">• </span><span id="t1g_3898" class="t s6_3898">x87 Opcodes </span><span id="t1h_3898" class="t s3_3898">- There are a few x87 opcodes with subtly different behavior from existing x87 instructions. See </span>
<span id="t1i_3898" class="t s3_3898">Section 23.18.9 for details. </span>
<span id="t1j_3898" class="t s7_3898">23.16 </span><span id="t1k_3898" class="t s7_3898">NEW FLAGS IN THE EFLAGS REGISTER </span>
<span id="t1l_3898" class="t s3_3898">The section titled “EFLAGS Register” in Chapter 3, “Basic Execution Environment,” of the Intel </span>
<span id="t1m_3898" class="t s4_3898">® </span>
<span id="t1n_3898" class="t s3_3898">64 and IA-32 Archi- </span>
<span id="t1o_3898" class="t s3_3898">tectures Software Developer’s Manual, Volume 1, shows the configuration of flags in the EFLAGS register for the P6 </span>
<span id="t1p_3898" class="t s3_3898">family processors. No new flags have been added to this register in the P6 family processors. The flags added to </span>
<span id="t1q_3898" class="t s3_3898">this register in the Pentium and Intel486 processors are described in the following sections. </span>
<span id="t1r_3898" class="t s3_3898">The following flags were added to the EFLAGS register in the Pentium processor: </span>
<span id="t1s_3898" class="t s5_3898">• </span><span id="t1t_3898" class="t s3_3898">VIF (virtual interrupt flag), bit 19. </span>
<span id="t1u_3898" class="t s5_3898">• </span><span id="t1v_3898" class="t s3_3898">VIP (virtual interrupt pending), bit 20. </span>
<span id="t1w_3898" class="t s5_3898">• </span><span id="t1x_3898" class="t s3_3898">ID (identification flag), bit 21. </span>
<span id="t1y_3898" class="t s3_3898">The AC flag (bit 18) was added to the EFLAGS register in the Intel486 processor. </span>
<span id="t1z_3898" class="t s8_3898">23.16.1 </span><span id="t20_3898" class="t s8_3898">Using EFLAGS Flags to Distinguish Between 32-Bit IA-32 Processors </span>
<span id="t21_3898" class="t s3_3898">The following bits in the EFLAGS register that can be used to differentiate between the 32-bit IA-32 processors: </span>
<span id="t22_3898" class="t s5_3898">• </span><span id="t23_3898" class="t s3_3898">Bit 18 (the AC flag) can be used to distinguish an Intel386 processor from the P6 family, Pentium, and Intel486 </span>
<span id="t24_3898" class="t s3_3898">processors. Since it is not implemented on the Intel386 processor, it will always be clear. </span>
<span id="t25_3898" class="t s5_3898">• </span><span id="t26_3898" class="t s3_3898">Bit 21 (the ID flag) indicates whether an application can execute the CPUID instruction. The ability to set and </span>
<span id="t27_3898" class="t s3_3898">clear this bit indicates that the processor is a P6 family or Pentium processor. The CPUID instruction can then </span>
<span id="t28_3898" class="t s3_3898">be used to determine which processor. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
