---
structs:
  mua:
    description: MUA
    instances:
      - name: MUA
        address: '0x40C48000'
    fields:
      - name: TR0
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Processor A Transmit Register 0
        fields:
          - name: DATA
            description: TR0
            index: 0
            width: 32
            read: true
            write: true
      - name: TR1
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) Processor A Transmit Register 1
        fields:
          - name: DATA
            description: TR1
            index: 0
            width: 32
            read: true
            write: true
      - name: TR2
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) Processor A Transmit Register 2
        fields:
          - name: DATA
            description: TR2
            index: 0
            width: 32
            read: true
            write: true
      - name: TR3
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) Processor A Transmit Register 3
        fields:
          - name: DATA
            description: TR3
            index: 0
            width: 32
            read: true
            write: true
      - name: RR0
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) Processor A Receive Register 0
        fields:
          - name: DATA
            description: RR0
            index: 0
            width: 32
            read: true
            write: false
      - name: RR1
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) Processor A Receive Register 1
        fields:
          - name: DATA
            description: RR1
            index: 0
            width: 32
            read: true
            write: false
      - name: RR2
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) Processor A Receive Register 2
        fields:
          - name: DATA
            description: RR2
            index: 0
            width: 32
            read: true
            write: false
      - name: RR3
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) Processor A Receive Register 3
        fields:
          - name: DATA
            description: RR3
            index: 0
            width: 32
            read: true
            write: false
      - name: SR
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) Processor A Status Register
        fields:
          - name: GIPn
            description: GIPn
            index: 28
            width: 4
            read: true
            write: true
            type: MUA_SR_GIPn
          - name: RFn
            description: RFn
            index: 24
            width: 4
            read: true
            write: false
            type: MUA_SR_RFn
          - name: TEn
            description: TEn
            index: 20
            width: 4
            read: true
            write: false
            type: MUA_SR_TEn
          - name: FUP
            description: FUP
            index: 8
            width: 1
            read: true
            write: false
          - name: RS
            description: RS
            index: 7
            width: 1
            read: true
            write: false
          - name: EP
            description: EP
            index: 4
            width: 1
            read: true
            write: false
          - name: Fn
            description: Fn
            index: 0
            width: 3
            read: true
            write: false
            type: MUA_SR_Fn
      - name: CR
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) Processor A Control Register
        fields:
          - name: GIEn
            description: GIEn
            index: 28
            width: 4
            read: true
            write: true
            type: MUA_CR_GIEn
          - name: RIEn
            description: RIEn
            index: 24
            width: 4
            read: true
            write: true
            type: MUA_CR_RIEn
          - name: TIEn
            description: TIEn
            index: 20
            width: 4
            read: true
            write: true
            type: MUA_CR_TIEn
          - name: GIRn
            description: GIRn
            index: 16
            width: 4
            read: true
            write: true
            type: MUA_CR_GIRn
          - name: MUR
            description: MUR
            index: 5
            width: 1
            read: true
            write: true
          - name: Fn
            description: Fn
            index: 0
            width: 3
            read: true
            write: true
            type: MUA_CR_Fn
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  MUA_SR_GIPn:
    enum:
      not_pending:
        description: Processor A general purpose interrupt n is not pending. (default)
        value: 0
      pending:
        description: Processor A general purpose interrupt n is pending.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_SR_RFn:
    enum:
      not_full:
        description: MUA.RRn register is not full (default).
        value: 0
      full:
        description: MUA.RRn register has received data from MUB.TRn register and
          is ready to be read by the Processor A.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_SR_TEn:
    enum:
      not_empty:
        description: MUA.TRn register is not empty.
        value: 0
      empty:
        description: MUA.TRn register is empty (default).
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_SR_Fn:
    enum:
      zero:
        description: BAFn bit in MUB.CR register is written 0 (default).
        value: 0
      one:
        description: BAFn bit in MUB.CR register is written 1.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_CR_GIEn:
    enum:
      disable:
        description: Disables Processor A General Interrupt n. (default)
        value: 0
      enable:
        description: Enables Processor A General Interrupt n.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_CR_RIEn:
    enum:
      disable:
        description: Disables Processor A Receive Interrupt n. (default)
        value: 0
      enable:
        description: Enables Processor A Receive Interrupt n.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_CR_TIEn:
    enum:
      disable:
        description: Disables Processor A Transmit Interrupt n. (default)
        value: 0
      enable:
        description: Enables Processor A Transmit Interrupt n.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_CR_GIRn:
    enum:
      not_requested:
        description: Processor A General Interrupt n is not requested to the Processor
          B (default).
        value: 0
      requested:
        description: Processor A General Interrupt n is requested to the Processor
          B.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  MUA_CR_Fn:
    enum:
      not_appl:
        description: N/A. Self clearing bit (default).
        value: 0
      assert_reset:
        description: Asserts the Processor A MU reset.
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
