# 1 "../arch/arm/boot/dts/qcom/msm8909w-swoctp-768mb.dts"
# 1 "<command-line>"
# 1 "../arch/arm/boot/dts/qcom/msm8909w-swoctp-768mb.dts"
# 14 "../arch/arm/boot/dts/qcom/msm8909w-swoctp-768mb.dts"
/dts-v1/;

# 1 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi"
# 1 "../arch/arm/boot/dts/qcom/msm8909-mtp.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-mtp.dtsi"
# 1 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909.dtsi"
# 1 "../arch/arm/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8909.h" 1
# 15 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-a7.h" 1
# 16 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8909";
 compatible = "qcom,msm8909";
 qcom,msm-id = <245 0>,
   <258 0>,
   <265 0>,
   <275 0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1";
 };

 aliases {

  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;

  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  spi0 = &spi_0;
   i2c5 = &i2c_5;
  i2c3 = &i2c_3;
  i2c1 = &i2c_1;
  i2c2 = &i2c_2;
  i2c4 = &i2c_4;


  serial0 = &blsp1_uart1;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x0>;
   qcom,sleep-status = <&cpu0_slp_sts>;
   qcom,limits-info = <&mitigation_profile0>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x1>;
   qcom,sleep-status = <&cpu1_slp_sts>;
   qcom,limits-info = <&mitigation_profile2>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x2>;
   qcom,sleep-status = <&cpu2_slp_sts>;
   qcom,limits-info = <&mitigation_profile1>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x3>;
   qcom,sleep-status = <&cpu3_slp_sts>;
   qcom,limits-info = <&mitigation_profile2>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  external_image_mem: external_image__region@0 {
   reg = <0x0 0x87a00000 0x0 0x0600000>;
   compatible = "removed-dma-pool";
   no-map;
  };

  modem_adsp_mem: modem_adsp_region@0 {
   reg = <0x0 0x88000000 0x0 0x05500000>;
   compatible = "removed-dma-pool";
   no-map;
  };

  peripheral_mem: pheripheral_region@0 {
   reg = <0x0 0x8d500000 0x0 0x0500000>;
   compatible = "removed-dma-pool";
   no-map;
  };

  pstore_reserve_mem: pstore_reserve_mem_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x0 0x9ff00000 0x0 0x00100000>;
   label = "pstore_reserve_mem";
  };

  venus_qseecom_mem: venus_qseecom_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x0800000>;
  };

  audio_mem: audio_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  cont_splash_mem: splash_region@83000000 {
   reg = <0x0 0x83000000 0x0 0xc00000>;
  };
 };

 soc: soc { };
};

# 1 "../arch/arm/boot/dts/qcom/msm8909-ion.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&venus_qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@28 {
   reg = <28>;
   memory-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };

  modem_heap: qcom,ion-heap@26 {
   reg = <26>;
   memory-region = <&modem_adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 165 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-smp2p.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0x0b011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 166 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-ipcrouter.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };
};
# 167 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@183f078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x183f078 0x4>;
  status = "disabled";
 };
};
# 168 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-iommu.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-iommu.dtsi"
# 1 "../arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm-iommu-v2.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "disabled";

  qcom,iommu-ctx@1f09000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f09000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@1f0a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f0a000 0x1000>;
   interrupts = <0 242 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000
   0x1ef0000 0x3000>;
  reg-names = "iommu_base", "smmu_local_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "disabled";

  qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x400>;
   label = "vfe";
  };

  qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x800 0x801 0x802 0x803
      0x804 0x805 0x807>;
   label = "venus_ns";
   qcom,report-error-on-fault;
  };

  qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x402>;
   label = "cpp";
  };

  qcom,iommu-ctx@1e27000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e27000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   label = "mDSP";
  };

  qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1400>;
   label = "gss";
  };

  qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   label = "a2";
  };

  qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e32000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0xc01>;
   label = "mdp_1";
  };

  venus_sec_pixel: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e33000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x885>;
   label = "venus_sec_pixel";
   qcom,report-error-on-fault;
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e34000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x880 0x881 0x882 0x883 0x884>;
   label = "venus_sec_bitstream";
   qcom,report-error-on-fault;
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e35000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x887 0x8a0>;
   label = "venus_sec_non_pixel";
   qcom,report-error-on-fault;
  };

  venus_fw: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e36000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x8c0 0x8c6>;
   label = "venus_fw";
   qcom,report-error-on-fault;
  };

  periph_rpm: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   qcom,secure-context;
   reg = <0x1e37000 0x1000>;
   interrupts = <0 70 0>, <0 70 0>;
   qcom,iommu-ctx-sids = <0x40>;
   label = "periph_rpm";
  };

  qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0xC0 0xC4 0xC8 0xCC 0xD0 0xD3
      0xD4 0xD7 0xD8 0xDB 0xDC 0xDF
      0xF0 0xF3 0xF4 0xF7 0xF8 0xFB
      0xFC 0xFF>;
   label = "periph_CE";
  };

  qcom,iommu-ctx@1e39000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e39000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x280 0x283 0x284 0x287 0x288
      0x28B 0x28C 0x28F 0x290 0x293
      0x294 0x297 0x298 0x29B 0x29C
      0x29F>;
   label = "periph_BLSP";
  };

  qcom,iommu-ctx@1e3a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3a000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x100>;
   label = "periph_SDC1";
  };

  qcom,iommu-ctx@1e3b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3b000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x140>;
   label = "periph_SDC2";
  };

  qcom,iommu-ctx@1e3c000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x1c0>;
   label = "periph_audio";
  };

  qcom,iommu-ctx@1e3d000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e3d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0x2c0>;
   label = "periph_USB_HS1";
  };
 };
};
# 14 "../arch/arm/boot/dts/qcom/msm8909-iommu.dtsi" 2

&gfx_iommu {
 status = "ok";
 interrupts = <0 43 0>, <0 42 0>;
};

&apps_iommu {
 status = "ok";
 reg = <0x1e00000 0x40000>;
 reg-names = "iommu_base";
 interrupts = <0 41 0>, <0 38 0>;

 qcom,iommu-ctx@1e22000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  qcom,secure-context;
  reg = <0x1e22000 0x1000>;
  interrupts = <0 103 0>, <0 103 0>;
  qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1004>;
  qcom,iommu-sid-mask = <0x1 0x1 0x2>;
  label = "MSA0_Audio";
 };

 vfe: qcom,iommu-ctx@1e23000 {
  interrupts = <0 104 0>;
 };

 mdp_0: qcom,iommu-ctx@1e24000 {
  interrupts = <0 105 0>;
  qcom,iommu-ctx-sids = <0xc00>;
 };

 venus_ns: qcom,iommu-ctx@1e25000 {
  interrupts = <0 106 0>;
  qcom,iommu-ctx-sids = <0x800 0x807 0x808
     0x811>;
  qcom,iommu-sid-mask = <0x0 0x0 0x27
     0x220>;
  qcom,report-error-on-fault;
 };

 cpp: qcom,iommu-ctx@1e26000 {
  status = "disabled";
 };

 mDSP: qcom,iommu-ctx@1e27000 {
  interrupts = <0 110 0>;
 };

 gss: qcom,iommu-ctx@1e28000 {
  interrupts = <0 111 0>;
 };

 a2: qcom,iommu-ctx@1e29000 {
  interrupts = <0 112 0>;
 };

 qcom,iommu-ctx@1e2a000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  reg = <0x1e2a000 0x1000>;
  interrupts = <0 113 0>;
  qcom,iommu-ctx-sids = <0x300>;
  label = "qpic";
 };

 qcom,iommu-ctx@1e31000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  qcom,secure-context;
  reg = <0x1e31000 0x1000>;
  interrupts = <0 120 0>, <0 120 0>;
  qcom,iommu-ctx-sids = <0x1c01 0x1c02 0x1c03 0x1c04
     0x1c06 0x1c07 0x1c08 0x1c09
     0x1c0a 0x1c0b 0x1c0c 0x1c0d>;
  label = "wlan";
 };

 mdp_1: qcom,iommu-ctx@1e32000 {
  interrupts = <0 121 0>, <0 121 0>;
  qcom,iommu-ctx-sids = <0xc01>;
 };

 venus_sec_pixel: qcom,iommu-ctx@1e33000 {
  interrupts = <0 122 0>, <0 122 0>;
  qcom,iommu-ctx-sids = <0x900 0x909 0x90a 0x90b
     0x90e>;
  qcom,iommu-sid-mask = <0x0 0x20 0x0 0x20
     0x0>;
  qcom,report-error-on-fault;
 };

 venus_sec_bitstream: qcom,iommu-ctx@1e34000 {
  interrupts = <0 223 0>, <0 223 0>;
  qcom,iommu-ctx-sids = <0x90c>;
  qcom,report-error-on-fault;
 };

 venus_sec_non_pixel: qcom,iommu-ctx@1e35000 {
  interrupts = <0 224 0>, <0 224 0>;
  qcom,iommu-ctx-sids = <0x9c0 0x907 0x908
     0x90d 0x90f>;
  qcom,report-error-on-fault;
 };

 venus_fw: qcom,iommu-ctx@1e36000 {
  interrupts = <0 225 0>, <0 225 0>;
  qcom,iommu-ctx-sids = <0x980 0x986>;
  qcom,report-error-on-fault;
 };

 periph_rpm: qcom,iommu-ctx@1e37000 {
  interrupts = <0 228 0>, <0 228 0>;
  qcom,iommu-ctx-sids = <0x40>;
  qcom,iommu-sid-mask = <0x3f>;
 };

 periph_CE: qcom,iommu-ctx@1e38000 {
  interrupts = <0 229 0>;
  qcom,iommu-ctx-sids = <0xC4 0xC8 0xD4 0xD8
     0xF4 0xF8>;
  qcom,iommu-sid-mask = <0x23 0x27 0x3 0x7
     0x3 0x7>;
 };

 periph_BLSP: qcom,iommu-ctx@1e39000 {
  interrupts = <0 230 0>;
  qcom,iommu-ctx-sids = <0x280 0x288 0x28C 0x290>;
  qcom,iommu-sid-mask = <0x7 0x3 0x3 0x7>;
 };

 periph_SDC1: qcom,iommu-ctx@1e3a000 {
  interrupts = <0 231 0>;
 };

 periph_SDC2: qcom,iommu-ctx@1e3b000 {
  interrupts = <0 232 0>;
 };

 periph_audio: qcom,iommu-ctx@1e3c000 {
  qcom,iommu-ctx-sids = <0x1c2 0x1c4 0x1c8
     0x1cc 0x1cf>;
  qcom,iommu-sid-mask = <0x1 0x3 0x0
     0x3 0x0>;
  interrupts = <0 233 0>;
 };

 periph_USB_HS1: qcom,iommu-ctx@1e3d000 {
  interrupts = <0 150 0>;
 };

 qcom,iommu-ctx@1e3f000 {
  compatible = "qcom,msm-smmu-v2-ctx";
  qcom,secure-context;
  reg = <0x1e3f000 0x1000>;
  interrupts = <0 152 0>;
  qcom,iommu-ctx-sids = <0xc0 0xd0 0xd3 0xf0
     0xf3>;
  qcom,iommu-sid-mask = <0x23 0x0 0x0 0x0
     0x0>;
  label = "periph_CE_secure";
 };
};
# 169 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-iommu-domains.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";





  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };


  venus_domain_sec_bitstream: qcom,iommu-domain2 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };


  venus_domain_sec_pixel: qcom,iommu-domain3 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };


  venus_domain_sec_non_pixel: qcom,iommu-domain4 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };

 };
};
# 170 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-gpu.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-gpu.dtsi"
&soc {
 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };


 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_hwmon";
  qcom,src-dst-ports = <26 512>;
  qcom,bw-tbl =
   < 0 >,
   < 381 >,
   < 762 >,
   < 1525 >,
   < 3051 >,
   < 4066 >;
 };

 qcom,gpu-bwmon@410000 {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x00410000 0x300>, <0x00401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <2>;
  qcom,target-dev = <&gpubw>;
 };

 msm_gpu: qcom,kgsl-3d0@01c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x01c00000 0x10000
         0x01c10000 0x10000
         0x0005c000 0x204>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory" ,
       "qfprom_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,gpu-speed-config = <0>;

  qcom,chipid = <0x03000400>;

  qcom,initial-pwrlevel = <1>;

  qcom,idle-timeout = <80>;
  qcom,strtstp-sleepwake;





  qcom,clk-map = <0x00000056>;
  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0xb432168e>;
  clock-names = "core_clk", "iface_clk",
    "mem_iface_clk", "alt_mem_iface_clk",
    "gtcu_iface_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 0 1600000>,
   <26 512 0 3200000>,
   <26 512 0 4264000>;


  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&gfx_iommu>;


  qcom,pm-qos-active-latency = <701>;
  qcom,pm-qos-wakeup-latency = <701>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <409600000>;
    qcom,bus-freq = <3>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <307200000>;
    qcom,bus-freq = <2>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <200000000>;
    qcom,bus-freq = <1>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
   };
  };

  qcom,gpu-speed-config@0 {
   compatible = "gpu-speed-config@0";

   qcom,gpu-pwrlevels {
    #address-cells = <1>;
    #size-cells = <0>;

    compatible = "qcom,gpu-pwrlevels";

    qcom,gpu-pwrlevel@0 {
     reg = <0>;
     qcom,gpu-freq = <456000000>;
     qcom,bus-freq = <3>;
    };

    qcom,gpu-pwrlevel@1 {
     reg = <1>;
     qcom,gpu-freq = <307200000>;
     qcom,bus-freq = <2>;
    };

    qcom,gpu-pwrlevel@2 {
     reg = <2>;
     qcom,gpu-freq = <200000000>;
     qcom,bus-freq = <1>;
    };

    qcom,gpu-pwrlevel@3 {
     reg = <3>;
     qcom,gpu-freq = <19200000>;
     qcom,bus-freq = <0>;
    };
   };
  };
  };
 kgsl_msm_iommu: qcom,kgsl-iommu@1f00000 {
 compatible = "qcom,kgsl-smmu-v2";
 reg = <0x1f00000 0x10000>;




 qcom,protect = <0xa000 0x1000>;
 clocks = <&clock_gcc 0x75eaefa5>,
  <&clock_gcc 0x59505e55>,
  <&clock_gcc 0xb432168e>,
  <&clock_gcc 0x18bb9a90>;
 clock-names = "scfg_clk", "gtcu_clk", "gtcu_iface_clk",
   "gtbu_clk";
 gfx3d_user: gfx3d_user {
  compatible = "qcom,smmu-kgsl-cb";
  qcom,gpu-offset = <0xa000>;
 };
};
};
# 171 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-coresight.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-coresight.dtsi"
&soc {
 tmc_etr: tmc@826000 {
  compatible = "arm,coresight-tmc";
  reg = <0x826000 0x1000>,
        <0x884000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;
  qcom,sg-enable;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@820000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x820000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <38>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8909_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8909_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@824000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x824000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@825000 {
  compatible = "arm,coresight-tmc";
  reg = <0x825000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@821000 {
  compatible = "arm,coresight-funnel";
  reg = <0x821000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@869000 {
  compatible = "arm,coresight-funnel";
  reg = <0x869000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in3: funnel@868000 {
  compatible = "arm,coresight-funnel";
  reg = <0x868000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in3";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti0: cti@810000 {
  compatible = "arm,coresight-cti";
  reg = <0x810000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <7>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@811000 {
  compatible = "arm,coresight-cti";
  reg = <0x811000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <8>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@812000 {
  compatible = "arm,coresight-cti";
  reg = <0x812000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <9>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@813000 {
  compatible = "arm,coresight-cti";
  reg = <0x813000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <10>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@814000 {
  compatible = "arm,coresight-cti";
  reg = <0x814000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <11>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@815000 {
  compatible = "arm,coresight-cti";
  reg = <0x815000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <12>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@816000 {
  compatible = "arm,coresight-cti";
  reg = <0x816000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <13>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <2>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a0>;
 };

 cti7: cti@817000 {
  compatible = "arm,coresight-cti";
  reg = <0x817000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <14>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@818000 {
  compatible = "arm,coresight-cti";
  reg = <0x818000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <15>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@851000 {
  compatible = "arm,coresight-cti";
  reg = <0x851000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <16>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@852000 {
  compatible = "arm,coresight-cti";
  reg = <0x852000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <17>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@853000 {
  compatible = "arm,coresight-cti";
  reg = <0x853000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@854000 {
  compatible = "arm,coresight-cti";
  reg = <0x854000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  qcom,cti-save;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@83c000 {
  compatible = "arm,coresight-cti";
  reg = <0x83c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@838000 {
  compatible = "arm,coresight-cti";
  reg = <0x838000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_wcn_cpu0: cti@835000 {
  compatible = "arm,coresight-cti";
  reg = <0x835000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_video_cpu0: cti@830000 {
  compatible = "arm,coresight-cti";
  reg = <0x830000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@802000 {
  compatible = "arm,coresight-stm";
  reg = <0x802000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <24>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@801000 {
  compatible = "qcom,coresight-csr";
  reg = <0x801000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <25>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@855000 {
  compatible = "arm,coresight-funnel";
  reg = <0x855000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <26>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  clocks = <&clock_rpm 0x1492202a>,
   <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@84c000 {
  compatible = "arm,coresight-etm";
  reg = <0x84c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <27>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@84d000 {
  compatible = "arm,coresight-etm";
  reg = <0x84d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <28>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@84e000 {
  compatible = "arm,coresight-etm";
  reg = <0x84e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <29>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@84f000 {
  compatible = "arm,coresight-etm";
  reg = <0x84f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <30>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@86c000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x86c000 0x108>,
        <0x86cfb0 0x4>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "wrapper-mux", "wrapper-lockaccess", "usbbam-mux",
    "blsp-mux";
  coresight-id = <31>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <32>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;

  qcom,inst-id = <4>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <33>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in3>;
  coresight-child-ports = <0>;

  qcom,inst-id = <3>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <34>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;

  qcom,inst-id = <2>;
 };

 fuse: fuse@5e01c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0x5e01c 0x8>,
        <0x58040 0x4>,
        <0x5e00c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <35>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <36>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8909_l11>;
  qcom,vdd-voltage-level = <2800000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8909_l12>;
  qcom,vdd-io-voltage-level = <1800000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };

 dbgui: dbgui@86d000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x86d000 0x1000>;
  reg-names = "dbgui-base";

  coresight-id = <37>;
  coresight-name = "coresight-dbgui";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <2>;

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0xB0>;
  qcom,dbgui-size = <32>;

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };
};
# 172 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-bus.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-bus.dtsi"
# 1 "../arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909-bus.dtsi" 2
# 1 "../arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-rule-ops.h" 1
# 15 "../arch/arm/boot/dts/qcom/msm8909-bus.dtsi" 2

&soc {
 static-rules {
  compatible = "qcom,msm-bus-static-bw-rules";

  rule0 {
   qcom,src-nodes = <&mas_apps_proc>;
   qcom,src-field = <2>;
   qcom,src-op = <0>;
   qcom,thresh = <200000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apps_proc>;
   qcom,dest-bw = <600000>;
  };

  rule1 {
   qcom,src-nodes = <&mas_apps_proc>;
   qcom,src-field = <2>;
   qcom,src-op = <0>;
   qcom,thresh = <400000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_apps_proc>;
   qcom,dest-bw = <1200000>;
  };

  rule2 {
   qcom,src-nodes = <&mas_apps_proc>;
   qcom,src-field = <2>;
   qcom,src-op = <3>;
   qcom,thresh = <400000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_apps_proc>;
  };

  rule3 {
   qcom,src-nodes = <&mas_oxili>;
   qcom,src-field = <2>;
   qcom,src-op = <0>;
   qcom,thresh = <200000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_oxili>;
   qcom,dest-bw = <600000>;
  };

  rule4 {
   qcom,src-nodes = <&mas_oxili>;
   qcom,src-field = <2>;
   qcom,src-op = <0>;
   qcom,thresh = <400000>;
   qcom,mode = <0>;
   qcom,dest-node = <&mas_oxili>;
   qcom,dest-bw = <1200000>;
  };

  rule5 {
   qcom,src-nodes = <&mas_oxili>;
   qcom,src-field = <2>;
   qcom,src-op = <3>;
   qcom,thresh = <400000>;
   qcom,mode = <1>;
   qcom,dest-node = <&mas_oxili>;
  };
 };


 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x13000>,
   <0x580000 0x13000>,
   <0x400000 0x62000>,
   <0x500000 0x11000>;
  reg-names = "snoc-base", "snoc-mm-base", "bimc-base", "pcnoc-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0xd212feea>,
    <&clock_rpm 0x71d1a499>;

   coresight-id = <55>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <3>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-delta = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x2b53b688>,
    <&clock_rpm 0x9753a54f>;

   coresight-id = <54>;
   coresight-name = "coresight-pcnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <6>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk", "bus_qos_clk";
   clocks = <&clock_rpm 0xe6900bb6>,
    <&clock_rpm 0x5d4683bd>,
    <&clock_gcc 0x37d40ce2>;

   coresight-id = <50>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in2>;
   coresight-child-ports = <5>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <167>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpm 0x5e221ca4>,
    <&clock_rpm 0x5950f9ea>;
  };


  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ws = <10000>;
   qcom,gp = <5000>;
   qcom,thmp = <50>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,ws = <10000>;
   qcom,gp = <5000>;
   qcom,thmp = <50>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_tcu_1: mas-tcu-1 {
   cell-id = <105>;
   label = "mas-tcu-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_bimc_snoc &slv_ebi>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <103>;
  };

  mas_audio: mas-audio {
   cell-id = <107>;
   label = "mas-audio";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <78>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_dehr: mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <48>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_qpic: mas-qpic {
   cell-id = <91>;
   label = "mas-qpic";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <58>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,buswidth = <4>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <42>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,prio1 = <0>;
   qcom,prio0 = <0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
   qcom,blacklist = <&slv_blsp_1 &slv_message_ram &slv_usb_hs
     &slv_venus_cfg &slv_gpu_cfg &slv_camera_ss_cfg
     &slv_crypto_0_cfg &slv_tlmm &slv_tcu
     &slv_pdm &slv_snoc_cfg &slv_qpic
     &slv_tcsr &slv_prng &slv_sdcc_2
     &slv_pmic_arb &slv_disp_ss_cfg &slv_usb_phy
     &slv_sdcc_1 &slv_audio>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };

  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
   qcom,blacklist = <&slv_kpss_ahb &slv_cats_1 &slv_qdss_stm
     &slv_cats_0>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,connections = <&snoc_int_0 &snoc_int_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
   qcom,blacklist = <&slv_kpss_ahb &slv_imem &slv_cats_1
     &slv_qdss_stm &slv_cats_0>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0 &snoc_int_1 &snoc_int_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_cats_1 &slv_cats_0>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_0 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
   qcom,blacklist = <&slv_kpss_ahb &slv_imem &slv_cats_1
     &slv_qdss_stm &slv_cats_0>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&mm_int_1 &mm_int_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
   qcom,blacklist = <&slv_kpss_ahb &slv_imem &slv_cats_1
     &slv_qdss_stm &slv_cats_0>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
   qcom,blacklist = <&slv_kpss_ahb &slv_cats_1 &slv_qdss_stm
     &slv_cats_0>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <8>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <8>;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_0: pcnoc-int-0 {
   cell-id = <10012>;
   label = "pcnoc-int-0";
   qcom,buswidth = <8>;
   qcom,connections = <&pcnoc_s_3 &pcnoc_s_2 &pcnoc_s_1 &pcnoc_s_0 &pcnoc_s_7 &pcnoc_s_5 &pcnoc_s_4 &slv_tcu>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <85>;
   qcom,slv-rpm-id = <114>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,connections = <&slv_pcnoc_snoc>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_sdcc_1 &slv_tcsr &slv_blsp_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_message_ram &slv_crypto_0_cfg &slv_usb_hs &slv_pdm &slv_prng &slv_qpic>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_spdm &slv_sdcc_2 &slv_audio &slv_dehr_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_qdss_cfg &slv_usb_phy &slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_5: pcnoc-s-5 {
   cell-id = <10047>;
   label = "pcnoc-s-5";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_tlmm>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <129>;
   qcom,slv-rpm-id = <189>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,connections = <&slv_gpu_cfg &slv_imem_cfg &slv_bimc_cfg &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  mm_int_0: mm-int-0 {
   cell-id = <10000>;
   label = "mm-int-0";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&mm_int_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <79>;
   qcom,slv-rpm-id = <108>;
  };

  mm_int_1: mm-int-1 {
   cell-id = <10001>;
   label = "mm-int-1";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&mm_int_bimc>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <80>;
   qcom,slv-rpm-id = <109>;
  };

  mm_int_2: mm-int-2 {
   cell-id = <10002>;
   label = "mm-int-2";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <81>;
   qcom,slv-rpm-id = <110>;
  };

  mm_int_bimc: mm-int-bimc {
   cell-id = <10003>;
   label = "mm-int-bimc";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,connections = <&slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <82>;
   qcom,slv-rpm-id = <111>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_0 &snoc_int_bimc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,connections = <&slv_imem &slv_qdss_stm &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_kpss_ahb &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_bimc: snoc-int-bimc {
   cell-id = <10006>;
   label = "snoc-int-bimc";
   qcom,buswidth = <8>;
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <101>;
   qcom,slv-rpm-id = <132>;
  };


  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_qpic:slv-qpic {
   cell-id = <648>;
   label = "slv-qpic";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <80>;
  };

  slv_spdm: slv-spdm {
   cell-id = <533>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_audio:slv-audio {
   cell-id = <671>;
   label = "slv-audio";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <105>;
  };

  slv_dehr_cfg: slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <61>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_usb_phy:slv-usb-phy {
   cell-id = <654>;
   label = "slv-usb-phy";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <95>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <54>;
  };

   slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_imem:slv-imem {
   cell-id = <519>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x3ea882af>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <400>;
  qcom,max-vote = <4000>;
  qcom,up-step-multp = <3>;
  qcom,spdm-interval = <100>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <390000000 410000000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <5000 5000 5000 5000 3000 3000>;

  qcom,cci-response-time-us = <5000 5000 5000 5000 1000 1000>;
  qcom,max-cci-freq = <1090000000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 173 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-mdss.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp3";
  reg = <0x1a00000 0x100000>,
   <0x1ab0000 0x3000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;

  vdd-supply = <&gdsc_mdss>;
  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
   linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
  };
  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "single_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8909_l2>;
  vddio-supply = <&pm8909_l6>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  ranges = <0x1ac8000 0x1ac8000 0x25c
   0x1ac8500 0x1ac8500 0x280
   0x1ac8780 0x1ac8780 0x30
   0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc 0x22f3521f>,
    <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
    qcom,supply-ulp-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <5>;
    qcom,supply-ulp-load = <1000>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-ulp-load = <100>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1ac8000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1ac8000 0x25c>,
         <0x1ac8500 0x280>,
         <0x1ac8780 0x30>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
    "dsi_phy_regulator", "mmss_misc_phys";

   qcom,dsi-irq-line;
   interrupts = <0 80 0>;

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8909_l17>;
   vddio-supply = <&pm8909_l6>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
     <&clock_gcc_mdss 0xcc5c5c77>,
     <&clock_gcc 0xaec5cb25>;
   clock-names = "byte_clk", "pixel_clk", "core_clk";

   qcom,regulator-ldo-mode;

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [00 01 01 00 20 07 00];
   qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
    00 00 00 00 05 00 00 01 97
    00 00 00 00 0a 00 00 01 97
    00 00 00 00 0f 00 00 01 97
    00 c0 00 00 00 00 00 01 bb];
  };
 };
};

# 1 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi"
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 14 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 15 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-hx8394d-720p-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-hx8394d-720p-video.dtsi"
&mdss_mdp {
 dsi_hx8394d_720_vid: qcom,mdss_dsi_hx8394d_720p_video {
  qcom,mdss-dsi-panel-name = "hx8394d 720p video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1280>;
  qcom,mdss-dsi-h-front-porch = <52>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94
    39 01 00 00 00 00 03 ba 33 83
    39 01 00 00 00 00 10 b1 6c 12 12 37 04 11 f1 80 ec 94 23 80 c0 d2 18
    39 01 00 00 00 00 0c b2 00 64 0e 0d 32 23 08 08 1c 4d 00
    39 01 00 00 00 00 0d b4 00 ff 03 50 03 50 03 50 01 6a 01 6a
    39 01 00 00 00 00 02 bc 07
    39 01 00 00 00 00 04 bf 41 0e 01
    39 01 00 00 00 00 1f d3 00 07 00 00 00 10 00 32 10 05 00 00 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37
    39 01 00 00 00 00 2d d5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
    39 01 00 00 00 00 2d d6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 58 58 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
    39 01 00 00 00 00 02 cc 09
    39 01 00 00 00 00 03 c0 30 14
    39 01 00 00 00 00 05 c7 00 c0 40 c0
    39 01 00 00 00 00 03 b6 43 43
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [79 1a 12 00 3e 42 16 1e 15 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <59>;
  qcom,mdss-pan-physical-height-dimension = <104>;

 };
};
# 16 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-sharp-qhd-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-sharp-qhd-video.dtsi"
&mdss_mdp {
 dsi_sharp_qhd_vid: qcom,mdss_dsi_sharp_qhd_video {
  qcom,mdss-dsi-panel-name = "sharp QHD LS043T1LE01 video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <960>;
  qcom,mdss-dsi-h-front-porch = <48>;
  qcom,mdss-dsi-h-back-porch = <80>;
  qcom,mdss-dsi-h-pulse-width = <32>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <15>;
  qcom,mdss-dsi-v-front-porch = <3>;
  qcom,mdss-dsi-v-pulse-width = <10>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [05 01 00 00 32 00 02 01 00
     05 01 00 00 0a 00 02 11 00
     15 01 00 00 0a 00 02 53 0c
     05 01 00 00 0a 00 02 29 00
     15 01 00 00 0a 00 02 ae 03
     15 01 00 00 0a 00 02 3a 77];
  qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings = [46 1d 20 00 39 3a 21 21 32 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "trigger_sw";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;

 };
};
# 17 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-truly-wvga-cmd.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-truly-wvga-cmd.dtsi"
&mdss_mdp {
 dsi_truly_wvga_cmd: qcom,mdss_dsi_truly_wvga_cmd {
  qcom,mdss-dsi-panel-name = "Truly WVGA command mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-mode-sel-gpio-state = "low";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <800>;
  qcom,mdss-dsi-h-front-porch = <160>;
  qcom,mdss-dsi-h-back-porch = <40>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <10>;
  qcom,mdss-dsi-v-front-porch = <12>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
     05 01 00 00 00 00 02
      01 00
     23 01 00 00 00 00 02
      b0 04
     29 01 00 00 00 00 03
      b3 02 00
     29 01 00 00 00 00 03
      b6 51 83
     29 01 00 00 00 00 05
      b7 00 80 15 25
     29 01 00 00 00 00 14
      b8 00 07 07 ff c8 c8 01 18 10 10
      37 5a 87 de ff 00 00 00 00
     29 01 00 00 00 00 05
      b9 00 00 00 00
     23 01 00 00 00 00 02
      bd 00
     29 01 00 00 00 00 03
      c0 02 43
     29 01 00 00 00 00 10
      c1 43 31 99 21 20 00 10 28 0c 0c
      00 00 00 21 01
     29 01 00 00 00 00 07
      c2 28 06 06 01 03 00
     29 01 00 00 00 00 04
      c3 40 00 03
     29 01 00 00 00 00 03
      6f 03 00
     29 01 00 00 00 00 03
      c4 00 01
     29 01 00 00 00 00 03
      c6 00 00
     29 01 00 00 00 00 06
      c7 11 8d a0 f5 27
     29 01 00 00 00 00 19
      c8 01 0a 12 1c 2b 45 3f 29 17 13
      0f 04 01 0a 12 1c 2b 45 3f 29 17 13 0f 04
     29 01 00 00 00 00 19
      c9 01 0a 12 1c 2b 45 3f 29 17 13
      0f 04 01 0a 12 1c 2b 45 3f 29 17 13 0f 04
     29 01 00 00 00 00 19
      ca 01 0a 12 1c 2b 45 3f 29 17 13
      0f 04 01 0a 12 1c 2b 45 3f 29 17 13 0f 04
     29 01 00 00 00 00 11
      d0 99 03 ce a6 00 43 20 10 01 00
      01 01 00 03 01 00
     29 01 00 00 00 00 08
      d1 18 0C 23 03 75 02 50
     23 01 00 00 00 00 02
      d3 33
     29 01 00 00 00 00 03
      d5 2a 2a
     29 01 00 00 00 00 02
      d6 28
     29 01 00 00 00 00 10
      d7 01 00 aa c0 2a 2c 22 12 71 0a 12 00 a0
      00 03
     29 01 00 00 00 00 09
      d8 44 44 22 44 21 46 42 40
     29 01 00 00 00 00 04
      d9 cf 2d 51
     29 01 00 00 00 00 02
      da 01
     29 01 00 00 00 00 03
      de 01 4f
     29 01 00 00 00 00 07
      e1 00 00 00 00 00 00
     23 01 00 00 00 00 02
      e6 4f
     29 01 00 00 00 00 06
      f3 06 00 00 24 00
     29 01 00 00 00 00 02
      f8 00
     23 01 00 00 00 00 02
      fa 03
     29 01 00 00 00 00 04
      fb 00 00 00
     29 01 00 00 00 00 06
      fc 00 00 00 00 00
     29 01 00 00 00 00 05
      fd 00 00 70 00
     39 01 00 00 00 00 05
      2a 00 00 01 df
     39 01 00 00 00 00 05
      2b 00 00 03 1f
     15 01 00 00 00 00 02
      35 00
     39 01 00 00 00 00 03
      44 00 50
     15 01 00 00 00 00 02
      36 41
     15 01 00 00 00 00 02
      3a 77
     05 01 00 00 7D 00 02
      11 00
     05 01 00 00 3c 00 02
      29 00
     ];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
    05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-panel-timings = [7B 1A 10 00 3C 42 14 1C 15 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1a>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "trigger_te";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <52>;
  qcom,mdss-pan-physical-height-dimension = <86>;
  qcom,mdss-tear-check-rd-ptr-trigger-intr = <0x5>;
  qcom,mdss-tear-check-sync-threshold-start = <0x2>;
  qcom,mdss-tear-check-sync-threshold-continue = <0x4>;
  qcom,mdss-tear-check-start-pos = <0x18>;
  qcom,partial-update-enabled;
  qcom,panel-roi-alignment = <32 32 32 32 0 0>;
 };
};
# 18 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-hx8394d-qhd-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-hx8394d-qhd-video.dtsi"
&mdss_mdp {
 dsi_hx8394d_qhd_vid: qcom,mdss_dsi_hx8394d_qhd_video {
  qcom,mdss-dsi-panel-name = "hx8394d qhd video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <960>;
  qcom,mdss-dsi-h-front-porch = <52>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94
    39 01 00 00 00 00 03 ba 33 83
    39 01 00 00 00 00 10 b1 6c 12 12 37 04 11 f1 80 ec 94 23 80 c0 d2 18
    39 01 00 00 00 00 0c b2 00 64 0e 0d 32 23 08 08 1c 4d 00
    39 01 00 00 00 00 0d b4 00 ff 03 50 03 50 03 50 01 6a 01 6a
    39 01 00 00 00 00 02 bc 07
    39 01 00 00 00 00 04 bf 41 0e 01
    39 01 00 00 00 00 1f d3 00 07 00 00 00 10 00 32 10 05 00 00 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37
    39 01 00 00 00 00 2d d5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
    39 01 00 00 00 00 2d d6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 58 58 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
    39 01 00 00 00 00 02 cc 09
    39 01 00 00 00 00 03 c0 30 14
    39 01 00 00 00 00 05 c7 00 c0 40 c0
    39 01 00 00 00 00 03 b6 43 43
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [79 1a 12 00 3e 42 16 1e 15 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <59>;
  qcom,mdss-pan-physical-height-dimension = <104>;

 };
};
# 19 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-hx8379a-fwvga-skua-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-hx8379a-fwvga-skua-video.dtsi"
&mdss_mdp {
 dsi_hx8379a_fwvga_skua_vid: qcom,mdss_dsi_hx8379a_fwvga_skua_video {
  qcom,mdss-dsi-panel-name = "hx8379a fwvga skua video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <854>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <94>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <6>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 04
    B9 FF 83 79
   39 01 00 00 00 00 03
    BA 51 93
   39 01 00 00 00 00 14
    B1 00 50 24
    EA 51 08 11
    10 F0 27 2F
    9A 1A 42 0B
    7A F1 00 E6
   39 01 00 00 00 00 0E
    B2 00 00 FE
    06 06 19 44
    00 FF 07 03
    19 20
   39 01 00 00 00 00 20
    B4 80 08 00
    32 10 03 32
    13 70 32 10
    08 37 01 28
    07 37 08 2D
    08 35 46 06
    00 40 08 28
    08 30 30 04
   23 01 00 00 00 00 02
    cc 02
   39 01 00 00 00 00 30
    D5 00 00 0A
    00 01 05 00
    03 00 88 88
    88 88 23 01
    67 45 02 13
    88 88 88 88
    88 88 88 88
    88 88 54 76
    10 32 31 20
    88 88 88 88
    88 88 00 00
    00 00 00 00
   39 01 00 00 00 00 24
    E0 79 00 0F
    14 22 22 39
    2F 43 04 0A
    12 14 17 15
    16 12 16 00
    0F 14 22 22
    39 2F 43 04
    0A 12 14 17
    15 16 12 16
   39 01 00 00 00 00 05
    B6 00 A5 00
    A5
   05 01 00 00 96 00 02
    11 00
   05 01 00 00 78 00 02
    29 00
   ];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
   05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings = [70 23 1C 00 36 36 10 25 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1f>;
  qcom,mdss-dsi-t-clk-pre = <0x2c>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
  qcom,mdss-dsi-bl-pmic-bank-select = <0>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
 };
};
# 20 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-ili9806e-fwvga-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-ili9806e-fwvga-video.dtsi"
&mdss_mdp {
 dsi_ili9806e_fwvga_video: qcom,mdss_dsi_ili9806e_fwvga_video {
  qcom,mdss-dsi-panel-name = "ili9806e fwvga video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <854>;
  qcom,mdss-dsi-h-front-porch = <54>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <36>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 06 FF FF 98 06 04 01
    39 01 00 00 00 00 02 08 10
    39 01 00 00 00 00 02 21 01
    39 01 00 00 00 00 02 30 01
    39 01 00 00 00 00 02 31 00
    39 01 00 00 00 00 02 40 1A
    39 01 00 00 00 00 02 41 33
    39 01 00 00 00 00 02 42 03
    39 01 00 00 00 00 02 43 09
    39 01 00 00 00 00 02 44 09
    39 01 00 00 00 00 02 50 78
    39 01 00 00 00 00 02 51 78
    39 01 00 00 00 00 02 52 00
    39 01 00 00 00 00 02 53 2B
    39 01 00 00 00 00 02 57 50
    39 01 00 00 00 00 02 60 07
    39 01 00 00 00 00 02 61 00
    39 01 00 00 00 00 02 62 08
    39 01 00 00 00 00 02 63 00
    39 01 00 00 00 00 02 A0 00
    39 01 00 00 00 00 02 A1 06
    39 01 00 00 00 00 02 A2 10
    39 01 00 00 00 00 02 A3 11
    39 01 00 00 00 00 02 A4 08
    39 01 00 00 00 00 02 A5 1A
    39 01 00 00 00 00 02 A6 09
    39 01 00 00 00 00 02 A7 08
    39 01 00 00 00 00 02 A8 05
    39 01 00 00 00 00 02 A9 0A
    39 01 00 00 00 00 02 AA 04
    39 01 00 00 00 00 02 AB 08
    39 01 00 00 00 00 02 AC 10
    39 01 00 00 00 00 02 AD 38
    39 01 00 00 00 00 02 AE 34
    39 01 00 00 00 00 02 AF 00
    39 01 00 00 00 00 02 C0 00
    39 01 00 00 00 00 02 C1 07
    39 01 00 00 00 00 02 C2 15
    39 01 00 00 00 00 02 C3 11
    39 01 00 00 00 00 02 C4 0A
    39 01 00 00 00 00 02 C5 18
    39 01 00 00 00 00 02 C6 08
    39 01 00 00 00 00 02 C7 07
    39 01 00 00 00 00 02 C8 03
    39 01 00 00 00 00 02 C9 08
    39 01 00 00 00 00 02 CA 07
    39 01 00 00 00 00 02 CB 05
    39 01 00 00 00 00 02 CC 0C
    39 01 00 00 00 00 02 CD 1E
    39 01 00 00 00 00 02 CE 1A
    39 01 00 00 00 00 02 CF 00
    39 01 00 00 00 00 06 FF FF 98 06 04 02
    39 01 00 00 00 00 02 40 01
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 02 01 00
    39 01 00 00 00 00 02 02 00
    39 01 00 00 00 00 02 03 00
    39 01 00 00 00 00 02 04 00
    39 01 00 00 00 00 02 05 00
    39 01 00 00 00 00 02 06 09
    39 01 00 00 00 00 02 07 19
    39 01 00 00 00 00 02 08 19
    39 01 00 00 00 00 02 09 19
    39 01 00 00 00 00 02 0A 19
    39 01 00 00 00 00 02 0B 19
    39 01 00 00 00 00 02 0C 1C
    39 01 00 00 00 00 02 0D 1C
    39 01 00 00 00 00 02 0E 1C
    39 01 00 00 00 00 02 0F 1C
    39 01 00 00 00 00 02 10 1D
    39 01 00 00 00 00 02 11 1D
    39 01 00 00 00 00 02 12 1D
    39 01 00 00 00 00 02 13 1D
    39 01 00 00 00 00 02 14 1D
    39 01 00 00 00 00 02 15 3E
    39 01 00 00 00 00 02 16 3E
    39 01 00 00 00 00 02 17 3E
    39 01 00 00 00 00 02 18 3E
    39 01 00 00 00 00 02 19 4E
    39 01 00 00 00 00 02 1A 4E
    39 01 00 00 00 00 02 1B 4E
    39 01 00 00 00 00 02 1C 4E
    39 01 00 00 00 00 02 1D 4E
    39 01 00 00 00 00 02 1E 4E
    39 01 00 00 00 00 02 1F 4E
    39 01 00 00 00 00 02 20 4E
    39 01 00 00 00 00 02 21 4E
    39 01 00 00 00 00 02 22 4E
    39 01 00 00 00 00 02 23 4E
    39 01 00 00 00 00 02 24 4E
    39 01 00 00 00 00 02 25 4E
    39 01 00 00 00 00 02 26 5E
    39 01 00 00 00 00 02 27 5E
    39 01 00 00 00 00 02 28 5E
    39 01 00 00 00 00 02 29 5E
    39 01 00 00 00 00 02 2A 5E
    39 01 00 00 00 00 02 2B 5E
    39 01 00 00 00 00 02 2C 5E
    39 01 00 00 00 00 02 2D 5E
    39 01 00 00 00 00 02 2E 5E
    39 01 00 00 00 00 02 2F 5E
    39 01 00 00 00 00 02 30 5E
    39 01 00 00 00 00 02 31 5E
    39 01 00 00 00 00 02 32 5E
    39 01 00 00 00 00 02 33 5E
    39 01 00 00 00 00 02 34 5E
    39 01 00 00 00 00 02 35 5E
    39 01 00 00 00 00 02 36 5E
    39 01 00 00 00 00 02 37 5E
    39 01 00 00 00 00 02 38 5C
    39 01 00 00 00 00 02 39 4C
    39 01 00 00 00 00 02 3A 4C
    39 01 00 00 00 00 02 3B 3B
    39 01 00 00 00 00 02 3C 3B
    39 01 00 00 00 00 02 3D 2A
    39 01 00 00 00 00 02 3E 10
    39 01 00 00 00 00 02 3F 00
    39 01 00 00 00 00 06 FF FF 98 06 04 03
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 02 01 00
    39 01 00 00 00 00 02 02 00
    39 01 00 00 00 00 02 03 00
    39 01 00 00 00 00 02 04 00
    39 01 00 00 00 00 02 05 00
    39 01 00 00 00 00 02 06 00
    39 01 00 00 00 00 02 07 00
    39 01 00 00 00 00 02 08 00
    39 01 00 00 00 00 02 09 00
    39 01 00 00 00 00 02 0A 00
    39 01 00 00 00 00 02 0B 00
    39 01 00 00 00 00 02 0C 00
    39 01 00 00 00 00 02 0D 00
    39 01 00 00 00 00 02 0E 00
    39 01 00 00 00 00 02 0F 00
    39 01 00 00 00 00 02 10 00
    39 01 00 00 00 00 02 11 00
    39 01 00 00 00 00 02 12 00
    39 01 00 00 00 00 02 13 00
    39 01 00 00 00 00 02 14 00
    39 01 00 00 00 00 02 15 00
    39 01 00 00 00 00 02 16 00
    39 01 00 00 00 00 02 17 00
    39 01 00 00 00 00 02 18 00
    39 01 00 00 00 00 02 19 00
    39 01 00 00 00 00 02 1A 00
    39 01 00 00 00 00 02 1B 00
    39 01 00 00 00 00 02 1C 00
    39 01 00 00 00 00 02 1D 00
    39 01 00 00 00 00 02 1E 00
    39 01 00 00 00 00 02 1F 00
    39 01 00 00 00 00 02 20 00
    39 01 00 00 00 00 02 21 00
    39 01 00 00 00 00 02 22 00
    39 01 00 00 00 00 02 23 00
    39 01 00 00 00 00 02 24 00
    39 01 00 00 00 00 02 25 00
    39 01 00 00 00 00 02 26 00
    39 01 00 00 00 00 02 27 00
    39 01 00 00 00 00 02 28 00
    39 01 00 00 00 00 02 29 00
    39 01 00 00 00 00 02 2A 00
    39 01 00 00 00 00 02 2B 00
    39 01 00 00 00 00 02 2C 00
    39 01 00 00 00 00 02 2D 00
    39 01 00 00 00 00 02 2E 00
    39 01 00 00 00 00 02 2F 00
    39 01 00 00 00 00 02 30 00
    39 01 00 00 00 00 02 31 00
    39 01 00 00 00 00 02 32 00
    39 01 00 00 00 00 02 33 00
    39 01 00 00 00 00 02 34 00
    39 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 02 36 00
    39 01 00 00 00 00 02 37 00
    39 01 00 00 00 00 02 38 00
    39 01 00 00 00 00 02 39 00
    39 01 00 00 00 00 02 3A 00
    39 01 00 00 00 00 02 3B 00
    39 01 00 00 00 00 02 3C 00
    39 01 00 00 00 00 02 3D 00
    39 01 00 00 00 00 02 3E 00
    39 01 00 00 00 00 02 3F 00
    39 01 00 00 00 00 02 40 00
    39 01 00 00 00 00 02 41 00
    39 01 00 00 00 00 02 42 00
    39 01 00 00 00 00 02 43 00
    39 01 00 00 00 00 02 44 00
    39 01 00 00 00 00 02 45 00
    39 01 00 00 00 00 02 46 00
    39 01 00 00 00 00 02 47 00
    39 01 00 00 00 00 02 48 00
    39 01 00 00 00 00 02 49 00
    39 01 00 00 00 00 02 4A 00
    39 01 00 00 00 00 02 4B 00
    39 01 00 00 00 00 02 4C 00
    39 01 00 00 00 00 02 4D 00
    39 01 00 00 00 00 02 4E 00
    39 01 00 00 00 00 02 4F 00
    39 01 00 00 00 00 02 50 00
    39 01 00 00 00 00 02 51 00
    39 01 00 00 00 00 02 52 00
    39 01 00 00 00 00 02 53 00
    39 01 00 00 00 00 02 54 00
    39 01 00 00 00 00 02 55 00
    39 01 00 00 00 00 02 56 00
    39 01 00 00 00 00 02 57 00
    39 01 00 00 00 00 02 58 00
    39 01 00 00 00 00 02 59 00
    39 01 00 00 00 00 02 5A 00
    39 01 00 00 00 00 02 5B 00
    39 01 00 00 00 00 02 5C 00
    39 01 00 00 00 00 02 5D 00
    39 01 00 00 00 00 02 5E 00
    39 01 00 00 00 00 02 5F 00
    39 01 00 00 00 00 02 60 00
    39 01 00 00 00 00 02 61 00
    39 01 00 00 00 00 02 62 00
    39 01 00 00 00 00 02 63 00
    39 01 00 00 00 00 02 64 00
    39 01 00 00 00 00 02 65 00
    39 01 00 00 00 00 02 66 00
    39 01 00 00 00 00 02 67 00
    39 01 00 00 00 00 02 68 00
    39 01 00 00 00 00 02 69 00
    39 01 00 00 00 00 02 6A 00
    39 01 00 00 00 00 02 6B 00
    39 01 00 00 00 00 02 6C 00
    39 01 00 00 00 00 02 6D 00
    39 01 00 00 00 00 02 6E 00
    39 01 00 00 00 00 02 6F 00
    39 01 00 00 00 00 02 70 00
    39 01 00 00 00 00 02 71 00
    39 01 00 00 00 00 02 72 00
    39 01 00 00 00 00 02 73 00
    39 01 00 00 00 00 02 74 00
    39 01 00 00 00 00 02 75 00
    39 01 00 00 00 00 02 76 00
    39 01 00 00 00 00 02 77 00
    39 01 00 00 00 00 02 78 00
    39 01 00 00 00 00 02 79 00
    39 01 00 00 00 00 02 7A 00
    39 01 00 00 00 00 02 7B 00
    39 01 00 00 00 00 02 7C 00
    39 01 00 00 00 00 02 7D 00
    39 01 00 00 00 00 02 7E 00
    39 01 00 00 00 00 02 7F 00
    39 01 00 00 00 00 06 FF FF 98 06 04 04
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 02 01 00
    39 01 00 00 00 00 02 02 00
    39 01 00 00 00 00 02 03 00
    39 01 00 00 00 00 02 04 00
    39 01 00 00 00 00 02 05 00
    39 01 00 00 00 00 02 06 00
    39 01 00 00 00 00 02 07 00
    39 01 00 00 00 00 02 08 00
    39 01 00 00 00 00 02 09 00
    39 01 00 00 00 00 02 0A 00
    39 01 00 00 00 00 02 0B 00
    39 01 00 00 00 00 02 0C 00
    39 01 00 00 00 00 02 0D 00
    39 01 00 00 00 00 02 0E 00
    39 01 00 00 00 00 02 0F 00
    39 01 00 00 00 00 02 10 00
    39 01 00 00 00 00 02 11 00
    39 01 00 00 00 00 02 12 00
    39 01 00 00 00 00 02 13 00
    39 01 00 00 00 00 02 14 00
    39 01 00 00 00 00 02 15 00
    39 01 00 00 00 00 02 16 00
    39 01 00 00 00 00 02 17 00
    39 01 00 00 00 00 02 18 00
    39 01 00 00 00 00 02 19 00
    39 01 00 00 00 00 02 1A 00
    39 01 00 00 00 00 02 1B 00
    39 01 00 00 00 00 02 1C 00
    39 01 00 00 00 00 02 1D 00
    39 01 00 00 00 00 02 1E 00
    39 01 00 00 00 00 02 1F 00
    39 01 00 00 00 00 02 20 00
    39 01 00 00 00 00 02 21 00
    39 01 00 00 00 00 02 22 00
    39 01 00 00 00 00 02 23 00
    39 01 00 00 00 00 02 24 00
    39 01 00 00 00 00 02 25 00
    39 01 00 00 00 00 02 26 00
    39 01 00 00 00 00 02 27 00
    39 01 00 00 00 00 02 28 00
    39 01 00 00 00 00 02 29 00
    39 01 00 00 00 00 02 2A 00
    39 01 00 00 00 00 02 2B 00
    39 01 00 00 00 00 02 2C 00
    39 01 00 00 00 00 02 2D 00
    39 01 00 00 00 00 02 2E 00
    39 01 00 00 00 00 02 2F 00
    39 01 00 00 00 00 02 30 00
    39 01 00 00 00 00 02 31 00
    39 01 00 00 00 00 02 32 00
    39 01 00 00 00 00 02 33 00
    39 01 00 00 00 00 02 34 00
    39 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 02 36 00
    39 01 00 00 00 00 02 37 00
    39 01 00 00 00 00 02 38 00
    39 01 00 00 00 00 02 39 00
    39 01 00 00 00 00 02 3A 00
    39 01 00 00 00 00 02 3B 00
    39 01 00 00 00 00 02 3C 00
    39 01 00 00 00 00 02 3D 00
    39 01 00 00 00 00 02 3E 00
    39 01 00 00 00 00 02 3F 00
    39 01 00 00 00 00 02 40 00
    39 01 00 00 00 00 02 41 00
    39 01 00 00 00 00 02 42 00
    39 01 00 00 00 00 02 43 00
    39 01 00 00 00 00 02 44 00
    39 01 00 00 00 00 02 45 00
    39 01 00 00 00 00 02 46 00
    39 01 00 00 00 00 02 47 00
    39 01 00 00 00 00 02 48 00
    39 01 00 00 00 00 02 49 00
    39 01 00 00 00 00 02 4A 00
    39 01 00 00 00 00 02 4B 00
    39 01 00 00 00 00 02 4C 00
    39 01 00 00 00 00 02 4D 00
    39 01 00 00 00 00 02 4E 00
    39 01 00 00 00 00 02 4F 00
    39 01 00 00 00 00 02 50 00
    39 01 00 00 00 00 02 51 00
    39 01 00 00 00 00 02 52 00
    39 01 00 00 00 00 02 53 00
    39 01 00 00 00 00 02 54 00
    39 01 00 00 00 00 02 55 00
    39 01 00 00 00 00 02 56 00
    39 01 00 00 00 00 02 57 00
    39 01 00 00 00 00 02 58 00
    39 01 00 00 00 00 02 59 00
    39 01 00 00 00 00 02 5A 00
    39 01 00 00 00 00 02 5B 00
    39 01 00 00 00 00 02 5C 00
    39 01 00 00 00 00 02 5D 00
    39 01 00 00 00 00 02 5E 00
    39 01 00 00 00 00 02 5F 00
    39 01 00 00 00 00 02 60 00
    39 01 00 00 00 00 02 61 00
    39 01 00 00 00 00 02 62 00
    39 01 00 00 00 00 02 63 10
    39 01 00 00 00 00 02 64 10
    39 01 00 00 00 00 02 65 20
    39 01 00 00 00 00 02 66 10
    39 01 00 00 00 00 02 67 10
    39 01 00 00 00 00 02 68 00
    39 01 00 00 00 00 02 69 00
    39 01 00 00 00 00 02 6A 00
    39 01 00 00 00 00 02 6B 00
    39 01 00 00 00 00 02 6C 00
    39 01 00 00 00 00 02 6D 00
    39 01 00 00 00 00 02 6E 00
    39 01 00 00 00 00 02 6F 00
    39 01 00 00 00 00 02 70 00
    39 01 00 00 00 00 02 71 00
    39 01 00 00 00 00 02 72 00
    39 01 00 00 00 00 02 73 00
    39 01 00 00 00 00 02 74 00
    39 01 00 00 00 00 02 75 00
    39 01 00 00 00 00 02 76 00
    39 01 00 00 00 00 02 77 00
    39 01 00 00 00 00 02 78 00
    39 01 00 00 00 00 02 79 00
    39 01 00 00 00 00 02 7A 00
    39 01 00 00 00 00 02 7B 00
    39 01 00 00 00 00 02 7C 00
    39 01 00 00 00 00 02 7D 00
    39 01 00 00 00 00 02 7E 00
    39 01 00 00 00 00 02 7F 00
    39 01 00 00 00 00 06 FF FF 98 06 04 04
    39 01 00 00 00 00 02 00 00
    39 01 00 00 00 00 02 01 00
    39 01 00 00 00 00 02 02 00
    39 01 00 00 00 00 02 03 00
    39 01 00 00 00 00 02 04 00
    39 01 00 00 00 00 02 05 00
    39 01 00 00 00 00 02 06 00
    39 01 00 00 00 00 02 07 00
    39 01 00 00 00 00 02 08 00
    39 01 00 00 00 00 02 09 00
    39 01 00 00 00 00 02 0A 00
    39 01 00 00 00 00 02 0B 00
    39 01 00 00 00 00 02 0C 00
    39 01 00 00 00 00 02 0D 00
    39 01 00 00 00 00 02 0E 00
    39 01 00 00 00 00 02 0F 00
    39 01 00 00 00 00 02 10 00
    39 01 00 00 00 00 02 11 00
    39 01 00 00 00 00 02 12 00
    39 01 00 00 00 00 02 13 00
    39 01 00 00 00 00 02 14 00
    39 01 00 00 00 00 02 15 00
    39 01 00 00 00 00 02 16 00
    39 01 00 00 00 00 02 17 00
    39 01 00 00 00 00 02 18 00
    39 01 00 00 00 00 02 19 00
    39 01 00 00 00 00 02 1A 00
    39 01 00 00 00 00 02 1B 00
    39 01 00 00 00 00 02 1C 00
    39 01 00 00 00 00 02 1D 00
    39 01 00 00 00 00 02 1E 00
    39 01 00 00 00 00 02 1F 00
    39 01 00 00 00 00 02 20 00
    39 01 00 00 00 00 02 21 00
    39 01 00 00 00 00 02 22 00
    39 01 00 00 00 00 02 23 00
    39 01 00 00 00 00 02 24 00
    39 01 00 00 00 00 02 25 00
    39 01 00 00 00 00 02 26 00
    39 01 00 00 00 00 02 27 00
    39 01 00 00 00 00 02 28 00
    39 01 00 00 00 00 02 29 00
    39 01 00 00 00 00 02 2A 00
    39 01 00 00 00 00 02 2B 00
    39 01 00 00 00 00 02 2C 00
    39 01 00 00 00 00 02 2D 00
    39 01 00 00 00 00 02 2E 00
    39 01 00 00 00 00 02 2F 00
    39 01 00 00 00 00 02 30 00
    39 01 00 00 00 00 02 31 00
    39 01 00 00 00 00 02 32 00
    39 01 00 00 00 00 02 33 00
    39 01 00 00 00 00 02 34 00
    39 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 02 36 00
    39 01 00 00 00 00 02 37 00
    39 01 00 00 00 00 02 38 00
    39 01 00 00 00 00 02 39 00
    39 01 00 00 00 00 02 3A 00
    39 01 00 00 00 00 02 3B 00
    39 01 00 00 00 00 02 3C 00
    39 01 00 00 00 00 02 3D 00
    39 01 00 00 00 00 02 3E 00
    39 01 00 00 00 00 02 3F 00
    39 01 00 00 00 00 02 40 00
    39 01 00 00 00 00 02 41 00
    39 01 00 00 00 00 02 42 00
    39 01 00 00 00 00 02 43 00
    39 01 00 00 00 00 02 44 00
    39 01 00 00 00 00 02 45 00
    39 01 00 00 00 00 02 46 00
    39 01 00 00 00 00 02 47 00
    39 01 00 00 00 00 02 48 00
    39 01 00 00 00 00 02 49 00
    39 01 00 00 00 00 02 4A 00
    39 01 00 00 00 00 02 4B 00
    39 01 00 00 00 00 02 4C 00
    39 01 00 00 00 00 02 4D 00
    39 01 00 00 00 00 02 4E 00
    39 01 00 00 00 00 02 4F 00
    39 01 00 00 00 00 02 50 00
    39 01 00 00 00 00 02 51 00
    39 01 00 00 00 00 02 52 00
    39 01 00 00 00 00 02 53 00
    39 01 00 00 00 00 02 54 00
    39 01 00 00 00 00 02 55 00
    39 01 00 00 00 00 02 56 00
    39 01 00 00 00 00 02 57 00
    39 01 00 00 00 00 02 58 00
    39 01 00 00 00 00 02 59 00
    39 01 00 00 00 00 02 5A 00
    39 01 00 00 00 00 02 5B 00
    39 01 00 00 00 00 02 5C 00
    39 01 00 00 00 00 02 5D 00
    39 01 00 00 00 00 02 5E 00
    39 01 00 00 00 00 02 5F 00
    39 01 00 00 00 00 02 60 00
    39 01 00 00 00 00 02 61 00
    39 01 00 00 00 00 02 62 00
    39 01 00 00 00 00 02 63 00
    39 01 00 00 00 00 02 64 00
    39 01 00 00 00 00 02 65 00
    39 01 00 00 00 00 02 66 00
    39 01 00 00 00 00 02 67 00
    39 01 00 00 00 00 02 68 00
    39 01 00 00 00 00 02 69 00
    39 01 00 00 00 00 02 6A 00
    39 01 00 00 00 00 02 6B 00
    39 01 00 00 00 00 02 6C 00
    39 01 00 00 00 00 02 6D 00
    39 01 00 00 00 00 02 6E 00
    39 01 00 00 00 00 02 6F 00
    39 01 00 00 00 00 02 70 00
    39 01 00 00 00 00 02 71 00
    39 01 00 00 00 00 02 72 00
    39 01 00 00 00 00 02 73 00
    39 01 00 00 00 00 02 74 00
    39 01 00 00 00 00 02 75 00
    39 01 00 00 00 00 02 76 00
    39 01 00 00 00 00 02 77 00
    39 01 00 00 00 00 02 78 00
    39 01 00 00 00 00 02 79 00
    39 01 00 00 00 00 02 7A 00
    39 01 00 00 00 00 02 7B 00
    39 01 00 00 00 00 02 7C 00
    39 01 00 00 00 00 02 7D 00
    39 01 00 00 00 00 02 7E 00
    39 01 00 00 00 00 02 7F 00
    39 01 00 00 00 00 06 FF FF 98 06 04 06
    39 01 00 00 00 00 02 00 21
    39 01 00 00 00 00 02 01 0A
    39 01 00 00 00 00 02 02 00
    39 01 00 00 00 00 02 03 00
    39 01 00 00 00 00 02 04 01
    39 01 00 00 00 00 02 05 01
    39 01 00 00 00 00 02 06 80
    39 01 00 00 00 00 02 07 06
    39 01 00 00 00 00 02 08 01
    39 01 00 00 00 00 02 09 80
    39 01 00 00 00 00 02 0A 00
    39 01 00 00 00 00 02 0B 00
    39 01 00 00 00 00 02 0C 0A
    39 01 00 00 00 00 02 0D 0A
    39 01 00 00 00 00 02 0E 00
    39 01 00 00 00 00 02 0F 00
    39 01 00 00 00 00 02 10 F0
    39 01 00 00 00 00 02 11 F4
    39 01 00 00 00 00 02 12 04
    39 01 00 00 00 00 02 13 00
    39 01 00 00 00 00 02 14 00
    39 01 00 00 00 00 02 15 C0
    39 01 00 00 00 00 02 16 08
    39 01 00 00 00 00 02 17 00
    39 01 00 00 00 00 02 18 00
    39 01 00 00 00 00 02 19 00
    39 01 00 00 00 00 02 1A 00
    39 01 00 00 00 00 02 1B 00
    39 01 00 00 00 00 02 1C 00
    39 01 00 00 00 00 02 1D 00
    39 01 00 00 00 00 02 20 01
    39 01 00 00 00 00 02 21 23
    39 01 00 00 00 00 02 22 45
    39 01 00 00 00 00 02 23 67
    39 01 00 00 00 00 02 24 01
    39 01 00 00 00 00 02 25 23
    39 01 00 00 00 00 02 26 45
    39 01 00 00 00 00 02 27 67
    39 01 00 00 00 00 02 30 01
    39 01 00 00 00 00 02 31 11
    39 01 00 00 00 00 02 32 00
    39 01 00 00 00 00 02 33 EE
    39 01 00 00 00 00 02 34 FF
    39 01 00 00 00 00 02 35 BB
    39 01 00 00 00 00 02 36 CA
    39 01 00 00 00 00 02 37 DD
    39 01 00 00 00 00 02 38 AC
    39 01 00 00 00 00 02 39 76
    39 01 00 00 00 00 02 3A 67
    39 01 00 00 00 00 02 3B 22
    39 01 00 00 00 00 02 3C 22
    39 01 00 00 00 00 02 3D 22
    39 01 00 00 00 00 02 3E 22
    39 01 00 00 00 00 02 3F 22
    39 01 00 00 00 00 02 40 22
    39 01 00 00 00 00 02 52 10
    39 01 00 00 00 00 02 53 10
    39 01 00 00 00 00 06 FF FF 98 06 04 07
    39 01 00 00 00 00 02 17 22
    39 01 00 00 00 00 02 02 77
    39 01 00 00 00 00 02 E1 79
    39 01 00 00 00 00 02 06 01
    39 01 00 00 00 00 06 FF FF 98 06 04 00
   05 01 00 00 78 00 02 11 00
   05 01 00 00 0A 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings = [7D 24 19 00 34 31 1D 26 2A 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x1F>;
  qcom,mdss-dsi-t-clk-pre = <0x2C>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
  qcom,mdss-dsi-bl-pmic-bank-select = <0>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-post-init-delay = <4>;
 };
};
# 21 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-hx8379c-fwvga-video.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-hx8379c-fwvga-video.dtsi"
&mdss_mdp {
 dsi_hx8379c_fwvga_video: qcom,mdss_dsi_hx8379c_fwvga_video {
  qcom,mdss-dsi-panel-name = "hx8379c fwvga video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <854>;
  qcom,mdss-dsi-h-front-porch = <60>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <60>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 B9 FF 83 79
    39 01 00 00 00 00 11 B1 44 1C 1C 31 31 50 D0 EE 54 80 38 38 F8 32 22 22
    39 01 00 00 00 00 0A B2 80 FE 0B 04 00 50 11 42 15
    39 01 00 00 00 00 0B B4 69 6A 69 6A 69 6A 22 70 23 70
    39 01 00 00 00 00 0B BA 41 83 A8 4D B2 24 00 00 50 90
    39 01 00 00 00 00 05 C7 00 00 00 C0
    39 01 00 00 00 00 02 CC 02
    39 01 00 00 00 00 02 D2 77
    39 01 00 00 00 00 1E D3 00 07 00 00 00 00 00 32 10 03 00 03 03 60 03 60 00 08 00 08 45 44 08 08 37 08 08 37 09
    39 01 00 00 00 00 23 D5 18 18 19 19 18 18 20 21 24 25 18 18 18 18 00 01 04 05 02 03 06 07 18 18 18 18 18 18 18 18 18 18 00 00
    39 01 00 00 00 00 21 D6 18 18 18 18 19 19 25 24 21 20 18 18 18 18 05 04 01 00 03 02 07 06 18 18 18 18 18 18 18 18 18 18
    39 01 00 00 00 00 2B E0 00 04 0B 2F 39 3F 21 46 07 0A 0C 17 0F 13 16 14 15 07 11 13 30 00 04 0B 2F 3A 3F 21 46 07 0A 0C 17 0F 14 16 14 15 07 11 13 16
    39 01 00 00 00 00 03 B6 4E 4E
    05 01 00 00 78 00 02 11 00
    05 01 00 00 14 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings = [7B 21 1A 00 31 2D 1E 23 2B 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x20>;
  qcom,mdss-dsi-t-clk-pre = <0x2C>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
  qcom,mdss-dsi-bl-pmic-bank-select = <0>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-init-delay-us = <7000>;
 };
};
# 22 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-hx8394d-480p-video.dtsi" 1
# 18 "../arch/arm/boot/dts/qcom/dsi-panel-hx8394d-480p-video.dtsi"
&mdss_mdp {
 dsi_hx8394d_480_vid: qcom,mdss_dsi_hx8394d_480p_video {
  qcom,mdss-dsi-panel-name = "hx8394d 480p video mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <52>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <24>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 94
    39 01 00 00 00 00 03 ba 33 83
    39 01 00 00 00 00 10 b1 6c 12 12 37 04 11 f1 80 ec 94 23 80 c0 d2 18
    39 01 00 00 00 00 0c b2 00 64 0e 0d 32 23 08 08 1c 4d 00
    39 01 00 00 00 00 0d b4 00 ff 03 50 03 50 03 50 01 6a 01 6a
    39 01 00 00 00 00 02 bc 07
    39 01 00 00 00 00 04 bf 41 0e 01
    39 01 00 00 00 00 1f d3 00 07 00 00 00 10 00 32 10 05 00 00 32 10 00 00 00 32 10 00 00 00 36 03 09 09 37 00 00 37
    39 01 00 00 00 00 2d d5 02 03 00 01 06 07 04 05 20 21 22 23 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 24 25 18 18 19 19
    39 01 00 00 00 00 2d d6 05 04 07 06 01 00 03 02 23 22 21 20 18 18 18 18 18 18 58 58 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 25 24 19 19 18 18
    39 01 00 00 00 00 02 cc 09
    39 01 00 00 00 00 03 c0 30 14
    39 01 00 00 00 00 05 c7 00 c0 40 c0
    39 01 00 00 00 00 03 b6 43 43
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [79 1a 12 00 3e 42 16 1e 15 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <59>;
  qcom,mdss-pan-physical-height-dimension = <104>;

 };
};
# 23 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-auo-qvga-cmd.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-auo-qvga-cmd.dtsi"
&mdss_mdp {
 dsi_auo_qvga_cmd: qcom,mdss_dsi_auo_qvga_cmd {
  qcom,mdss-dsi-panel-name = "AUO qvga command mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <320>;
  qcom,mdss-dsi-panel-height = <320>;
  qcom,mdss-pan-physical-height-dimension = <29>;
  qcom,mdss-pan-physical-width-dimension = <29>;
  qcom,mdss-dsi-h-front-porch = <4>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   39 01 00 00 00 00 06 BD 01 90 14 14 00
   39 01 00 00 00 00 06 BE 01 90 14 14 01
   39 01 00 00 00 00 06 BF 01 90 14 14 00
   39 01 00 00 00 00 04 BB 07 07 07
   39 01 00 00 00 00 02 C7 40
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 00 00 03 FE 08 50
   39 01 00 00 00 00 04 C3 F2 95 04
   15 01 00 00 00 00 02 00 04
   39 01 00 00 00 00 06 F0 55 AA 52 08 01
   39 01 00 00 00 00 04 B0 03 03 03
   39 01 00 00 00 00 04 B1 05 05 05
   39 01 00 00 00 00 04 B2 01 01 01
   39 01 00 00 00 00 04 B4 07 07 07
   39 01 00 00 00 00 04 B5 03 03 03
   39 01 00 00 00 00 04 B6 53 53 53
   39 01 00 00 00 00 04 B7 33 33 33
   39 01 00 00 00 00 04 B8 23 23 23
   39 01 00 00 00 00 04 B9 03 03 03
   39 01 00 00 00 00 04 BA 03 03 03
   39 01 00 00 00 00 04 BE 32 30 70
   39 01 00 00 00 00 08 CF FF D4 95 EF 4F 00 04
   15 01 00 00 00 00 02 35 01
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 C0 20
   39 01 00 00 00 00 07 C2 17 17 17 17 17 0B
   32 01 00 00 00 00 02 00 00
   05 01 00 00 FF 00 02 11 00
   05 01 00 00 00 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-panel-timings = [5F 12 0A 00 32 34 10 16 0F 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x05>;
  qcom,mdss-dsi-t-clk-pre = <0x11>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
 };
};
# 24 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-auo-cx-qvga-cmd.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-auo-cx-qvga-cmd.dtsi"
&mdss_mdp {
 dsi_auo_cx_qvga_cmd: qcom,mdss_dsi_auo_cx_qvga_cmd {
  qcom,mdss-dsi-panel-name = "AUO qvga cx command mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,ulps-enabled;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <320>;
  qcom,mdss-dsi-panel-height = <320>;
  qcom,mdss-pan-physical-height-dimension = <29>;
  qcom,mdss-pan-physical-width-dimension = <29>;
  qcom,mdss-dsi-h-front-porch = <4>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-panel-status-check-mode ="te_signal_check";
  qcom,esd-check-enabled;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   39 01 00 00 00 00 06 BD 03 20 14 4B 00
   39 01 00 00 00 00 06 BE 03 20 14 4B 01
   39 01 00 00 00 00 06 BF 03 20 14 4B 00
   39 01 00 00 00 00 04 BB 07 07 07
   39 01 00 00 00 00 02 C7 40
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   15 01 00 00 00 00 02 EB 02
   39 01 00 00 00 00 03 FE 08 50
   39 01 00 00 00 00 04 C3 F2 95 04
   39 01 00 00 00 00 04 E9 00 36 38
   15 01 00 00 00 00 02 CA 04
   39 01 00 00 00 00 06 F0 55 AA 52 08 01
   39 01 00 00 00 00 04 B0 03 03 03
   39 01 00 00 00 00 04 B1 05 05 05
   39 01 00 00 00 00 04 B2 01 01 01
   39 01 00 00 00 00 04 B4 07 07 07
   39 01 00 00 00 00 04 B5 03 03 03
   39 01 00 00 00 00 04 B6 55 55 55
   39 01 00 00 00 00 04 B7 36 36 36
   39 01 00 00 00 00 04 B8 23 23 23
   39 01 00 00 00 00 04 B9 03 03 03
   39 01 00 00 00 00 04 BA 03 03 03
   39 01 00 00 00 00 04 BE 32 30 70
   39 01 00 00 00 00 08 CF FF D4 95 E8 4F 00 04
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 C0 20
   39 01 00 00 00 00 07 C2 17 17 17 17 17 0B
   32 01 00 00 00 00 02 00 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 14 00 09 ED 48 00 FF 13 08 30 0C 00
   05 01 00 00 20 00 02 11 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 14 00 09 ED 48 00 FE 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E6 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E2 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E0 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E0 13 08 00 0C 00
   ];
  qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   ];
  qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-idle-on-command = [
   05 01 00 00 00 00 01 39
   ];
  qcom,mdss-dsi-idle-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-idle-off-command = [
   05 01 00 00 00 00 01 38
   ];
  qcom,mdss-dsi-idle-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-idle-fps = <30>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-using-te-pin;

  qcom,mdss-dsi-panel-timings = [5F 12 0A 00 32 34 10 16 0F 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x05>;
  qcom,mdss-dsi-t-clk-pre = <0x11>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;

  qcom,mdss-dsi-panel-clockrate = <230243328>;
 };
};
# 25 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-auo-400p-cmd.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/dsi-panel-auo-400p-cmd.dtsi"
&mdss_mdp {
 dsi_auo_400p_cmd: qcom,mdss_dsi_auo_400p_cmd {
  qcom,mdss-dsi-panel-name = "AUO 400p command mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <400>;
  qcom,mdss-dsi-panel-height = <400>;
  qcom,mdss-pan-physical-height-dimension = <29>;
  qcom,mdss-pan-physical-width-dimension = <29>;
  qcom,mdss-dsi-h-front-porch = <4>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   15 01 00 00 00 00 02 FE 05
   15 01 00 00 00 00 02 05 00
   15 01 00 00 00 00 02 FE 07
   15 01 00 00 00 00 02 07 6D
   15 01 00 00 00 00 02 FE 0A
   15 01 00 00 00 00 02 1C 1B
   15 01 00 00 00 00 02 FE 00
   15 01 00 00 00 00 02 35 00
   05 01 00 00 00 00 02 11 00
   32 01 00 00 FF 00 02 00 00
   05 01 00 00 00 00 02 29 00
   ];
  qcom,mdss-dsi-off-command = [
     05 01 00 00 00 00 02 28 00
     05 01 00 00 78 00 02 10 00
     ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-idle-on-command = [
   05 01 00 00 00 00 01 39
   ];
  qcom,mdss-dsi-idle-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-idle-off-command = [
   05 01 00 00 00 00 01 38
   ];
  qcom,mdss-dsi-idle-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-idle-fps = <15>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-panel-timings = [5F 12 0A 00 32 34 10 16 0F 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x05>;
  qcom,mdss-dsi-t-clk-pre = <0x11>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;

  qcom,mdss-dsi-panel-clockrate = <352171008>;
 };
};
# 26 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/dsi-panel-everdisplay-rm67160-400p-cmd.dtsi" 1
# 22 "../arch/arm/boot/dts/qcom/dsi-panel-everdisplay-rm67160-400p-cmd.dtsi"
&mdss_mdp {
 dsi_everdisp_rm67160_400_cmd: qcom,mdss_dsi_everdisp_rm67160_400p_cmd {
  qcom,mdss-dsi-panel-name = "EverDisplay rm67160 400p command mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <400>;
  qcom,mdss-dsi-panel-height = <400>;
  qcom,mdss-dsi-h-front-porch = <20>;
  qcom,mdss-dsi-h-back-porch = <40>;
  qcom,mdss-dsi-h-pulse-width = <20>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <20>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 FE 04
     15 01 00 00 00 00 02 00 dc
     15 01 00 00 00 00 02 01 00
     15 01 00 00 00 00 02 02 02
     15 01 00 00 00 00 02 03 00
     15 01 00 00 00 00 02 04 00
     15 01 00 00 00 00 02 05 03
     15 01 00 00 00 00 02 06 16
     15 01 00 00 00 00 02 07 13
     15 01 00 00 00 00 02 08 08
     15 01 00 00 00 00 02 09 dc
     15 01 00 00 00 00 02 0a 00
     15 01 00 00 00 00 02 0b 02
     15 01 00 00 00 00 02 0c 00
     15 01 00 00 00 00 02 0d 00
     15 01 00 00 00 00 02 0e 02
     15 01 00 00 00 00 02 0f 16
     15 01 00 00 00 00 02 10 18
     15 01 00 00 00 00 02 11 08
     15 01 00 00 00 00 02 12 92
     15 01 00 00 00 00 02 13 00
     15 01 00 00 00 00 02 14 02
     15 01 00 00 00 00 02 15 05
     15 01 00 00 00 00 02 16 40
     15 01 00 00 00 00 02 17 03
     15 01 00 00 00 00 02 18 16
     15 01 00 00 00 00 02 19 d7
     15 01 00 00 00 00 02 1a 01
     15 01 00 00 00 00 02 1b dc
     15 01 00 00 00 00 02 1c 00
     15 01 00 00 00 00 02 1d 04
     15 01 00 00 00 00 02 1e 00
     15 01 00 00 00 00 02 1f 00
     15 01 00 00 00 00 02 20 03
     15 01 00 00 00 00 02 21 16
     15 01 00 00 00 00 02 22 18
     15 01 00 00 00 00 02 23 08
     15 01 00 00 00 00 02 24 dc
     15 01 00 00 00 00 02 25 00
     15 01 00 00 00 00 02 26 04
     15 01 00 00 00 00 02 27 00
     15 01 00 00 00 00 02 28 00
     15 01 00 00 00 00 02 29 01
     15 01 00 00 00 00 02 2a 16
     15 01 00 00 00 00 02 2b 18
     15 01 00 00 00 00 02 2d 08
     15 01 00 00 00 00 02 4c 99
     15 01 00 00 00 00 02 4d 00
     15 01 00 00 00 00 02 4e 00
     15 01 00 00 00 00 02 4f 00
     15 01 00 00 00 00 02 50 01
     15 01 00 00 00 00 02 51 0A
     15 01 00 00 00 00 02 52 00
     15 01 00 00 00 00 02 5a e4
     15 01 00 00 00 00 02 5e 77
     15 01 00 00 00 00 02 5f 77
     15 01 00 00 00 00 02 60 34
     15 01 00 00 00 00 02 61 02
     15 01 00 00 00 00 02 62 81
     15 01 00 00 00 00 02 FE 07
     15 01 00 00 00 00 02 07 4F
     15 01 00 00 00 00 02 FE 01
     15 01 00 00 00 00 02 05 15
     15 01 00 00 00 00 02 0E 8B
     15 01 00 00 00 00 02 0F 8B
     15 01 00 00 00 00 02 10 11
     15 01 00 00 00 00 02 11 A2
     15 01 00 00 00 00 02 12 A0
     15 01 00 00 00 00 02 14 A1
     15 01 00 00 00 00 02 15 82
     15 01 00 00 00 00 02 18 47
     15 01 00 00 00 00 02 19 36
     15 01 00 00 00 00 02 1A 10
     15 01 00 00 00 00 02 1C 57
     15 01 00 00 00 00 02 1D 02
     15 01 00 00 00 00 02 21 F8
     15 01 00 00 00 00 02 22 90
     15 01 00 00 00 00 02 23 00
     15 01 00 00 00 00 02 25 03
     15 01 00 00 00 00 02 26 4a
     15 01 00 00 00 00 02 2A 03
     15 01 00 00 00 00 02 2B 4A
     15 01 00 00 00 00 02 2D 12
     15 01 00 00 00 00 02 2F 12
                                        15 01 00 00 00 00 02 30 45
     15 01 00 00 00 00 02 37 0C
     15 01 00 00 00 00 02 3a 00
     15 01 00 00 00 00 02 3b 20
     15 01 00 00 00 00 02 3d 0B
     15 01 00 00 00 00 02 3f 38
     15 01 00 00 00 00 02 40 0B
     15 01 00 00 00 00 02 41 0B
     15 01 00 00 00 00 02 42 33
     15 01 00 00 00 00 02 43 66
     15 01 00 00 00 00 02 44 11
     15 01 00 00 00 00 02 45 44
     15 01 00 00 00 00 02 46 22
     15 01 00 00 00 00 02 47 55
     15 01 00 00 00 00 02 4c 33
     15 01 00 00 00 00 02 4d 66
     15 01 00 00 00 00 02 4e 11
     15 01 00 00 00 00 02 4f 44
     15 01 00 00 00 00 02 50 22
     15 01 00 00 00 00 02 51 55
     15 01 00 00 00 00 02 56 11
     15 01 00 00 00 00 02 58 44
     15 01 00 00 00 00 02 59 22
     15 01 00 00 00 00 02 5a 55
     15 01 00 00 00 00 02 5b 33
     15 01 00 00 00 00 02 5c 66
     15 01 00 00 00 00 02 61 11
     15 01 00 00 00 00 02 62 44
     15 01 00 00 00 00 02 63 22
     15 01 00 00 00 00 02 64 55
     15 01 00 00 00 00 02 65 33
     15 01 00 00 00 00 02 66 66
     15 01 00 00 00 00 02 6d 90
     15 01 00 00 00 00 02 6e 40
     15 01 00 00 00 00 02 70 A5
     15 01 00 00 00 00 02 72 04
     15 01 00 00 00 00 02 73 15
     15 01 00 00 00 00 02 FE 0A
     15 01 00 00 00 00 02 29 10
     15 01 00 00 00 00 02 FE 05
     15 01 00 00 00 00 02 05 01
     15 01 00 00 00 00 02 FE 00
     15 01 00 00 00 00 02 35 00
     15 01 00 00 78 00 02 11 00
     15 01 00 00 00 00 02 29 00];
  qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-panel-idle-in-command = [ 15 01 00 00 00 00 02 FE 05
                                                        15 01 00 00 00 00 02 8F 00
                                                        15 01 00 00 00 00 02 91 00
                                                        15 01 00 00 00 00 02 FE 00
                                                        15 01 00 00 00 00 02 39 00];
  qcom,mdss-dsi-panel-idle-out-command = [15 01 00 00 00 00 02 FE 05
                                                        15 01 00 00 00 00 02 8F 00
                                                        15 01 00 00 00 00 02 91 00
                                                        15 01 00 00 00 00 02 FE 00
                                                        15 01 00 00 00 00 02 38 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
                qcom,mdss-dsi-idle-in-command-state = "dsi_lp_mode";
                qcom,mdss-dsi-idle-out-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-te-dcs-command = <1>;

  qcom,mdss-dsi-te-using-te-pin;



  qcom,mdss-dsi-panel-timings = [3d 12 0c 00 34 36 10 16 0f 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x05>;
  qcom,mdss-dsi-t-clk-pre = <0x18>;
  qcom,mdss-dsi-bl-min-level = <1>;


  qcom,mdss-dsi-bl-max-level = <255>;

  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";

  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

  qcom,mdss-dsi-reset-sequence = <0 20>, <1 10>;
  qcom,mdss-pan-physical-width-dimension = <36>;
  qcom,mdss-pan-physical-height-dimension = <36>;

 };
};
# 27 "../arch/arm/boot/dts/qcom/msm8909-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

   qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <2850000>;
   qcom,supply-max-voltage = <2850000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-ulp-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-ulp-load = <100>;
  };
 };
};
# 161 "../arch/arm/boot/dts/qcom/msm8909-mdss.dtsi" 2
# 174 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-mdss-pll.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1ac8300 {
  compatible = "qcom,mdss_dsi_pll_8909";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x1ac8300 0xd4>, <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8909_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
    qcom,supply-ulp-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-ulp-load = <100>;
   };
  };
 };
};
# 175 "../arch/arm/boot/dts/qcom/msm8909.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
  <0x0b002000 0x1000>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@b020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb020000 0x1000>;
  clock-frequency = <19200000>;

  frame@b021000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb021000 0x1000>,
         <0xb022000 0x1000>;
  };
  frame@b023000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb023000 0x1000>;
   status = "disabled";
  };
  frame@b024000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb024000 0x1000>;
   status = "disabled";
  };
  frame@b025000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb025000 0x1000>;
   status = "disabled";
  };
  frame@b026000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb026000 0x1000>;
   status = "disabled";
  };
  frame@b027000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb027000 0x1000>;
   status = "disabled";
  };
  frame@b028000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb028000 0x1000>;
   status = "disabled";
  };
 };

 clock_rpm: qcom,rpmcc@1800000 {
  compatible = "qcom,rpmcc-8909";
  reg = <0x1800000 0x80000>;
  reg-names = "cc_base";
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8909";
  reg = <0x1800000 0x80000>,
        <0xb016000 0x00040>;
  reg-names = "cc_base", "apcs_base";
  vdd_dig-supply = <&pm8909_s1_corner>;
  vdd_sr2_dig-supply = <&pm8909_s1_corner_ao>;
  vdd_sr2_pll-supply = <&pm8909_l7_ao>;
  clocks = <&clock_rpm 0x23f5649f>,
   <&clock_rpm 0x2fdd2c7c>;
  clock-names = "xo", "xo_a";
  #clock-cells = <1>;
  qcom,dev-opp-list = <&msm_gpu>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1ac8300 {
  compatible = "qcom,gcc-mdss-8909";
  clocks = <&mdss_dsi0_pll 0x5767c287>,
    <&mdss_dsi0_pll 0x44539836>;
  clock-names = "pixel_src", "byte_src";
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8909";
  reg = <0x1874000 0x4>,
   <0xb01101c 0x8>;
  reg-names = "cc_base", "meas";
  clocks = <&clock_rpm 0x25cd1f3a>;
  clock-names = "rpm_debug_mux";
  #clock-cells = <1>;
 };

 clock_cpu: qcom,clock-a7@0b011050 {
  compatible = "qcom,clock-a53-8916";
  reg = <0x0b011050 0x8>,
        <0x0005c00c 0x8>;
  reg-names = "rcg-base", "efuse";
  qcom,safe-freq = < 400000000 >;
  cpu-vdd-supply = <&pm8909_s1_corner_ao>;
  qcom,a7ssmux-opp-store-vcorner = <&CPU0>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>;
  clock-names = "clk-4", "clk-5";
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 400000000 4>,
   < 800000000 5>,
   < 1267200000 7>;
  qcom,speed2-bin-v0 =
   < 0 0>,
   < 400000000 4>,
   < 800000000 5>,
   < 1094400000 7>;
  #clock-cells = <1>;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1525 >,
   < 3051 >,
   < 4066 >;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map =
     < 400000 762>,
     < 800000 1525>,
     < 998400 3051>,
     < 1094400 4066>;
  };
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 qcom,msm-cpufreq {
  reg = <0 4>;
  compatible = "qcom,msm-cpufreq";
  clocks = <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>;
  clock-names = "cpu0_clk", "cpu1_clk",
    "cpu2_clk", "cpu3_clk";
  qcom,cpufreq-table =
    < 200000 >,
    < 400000 >,
    < 533330 >,
    < 800000 >,
    < 998400 >,
    < 1094400 >,
    < 1190400 >,
    < 1248000 >,
    < 1267200 >;
 };


 blsp1_uart1: serial@78af000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78af000 0x200>;
  interrupts = <0 107 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xc7c62f90>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8909-tsens";
  reg = <0x4a8000 0x2000>,
        <0x5c000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <5>;
  qcom,slope = <3000 3000 3000 3000 3000>;
  qcom,sensor-id = <0 1 2 3 4>;
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
   qcom,alias-name = "pop_mem";
  };

  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
  };

  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
  };

  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
  };

  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "case_therm";
  };

  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8909_tz";
   qcom,scaling-factor = <1000>;
  };

  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };

  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm_buf";
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information3>;
  qcom,boot-frequency-mitigate;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information3>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information4>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <3>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <97>;
  qcom,hotplug-temp-hysteresis = <12>;
  qcom,freq-mitigation-temp = <97>;
  qcom,freq-mitigation-temp-hysteresis = <12>;
  qcom,freq-mitigation-value = <400000>;
  qcom,online-hotplug-core;
  qcom,therm-reset-temp = <115>;
  qcom,disable-cx-phase-ctrl;
  qcom,disable-gfx-phase-ctrl;
  qcom,disable-vdd-mx;
  qcom,disable-psm;
  qcom,disable-ocr;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8909_s1_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 msm_vidc: qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi-version = "3xx";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,slave-side-cp;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xe0020 0x05555556>,
   <0xe0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x826000 0x1000>,
   <0x827000 0x1000>,
   <0x822000 0x1000>,
   <0x803000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,max-hw-load = <244800>;
  qcom,firmware-name = "venus";
  qcom,allowed-clock-rates = <307200000 266670000 133330000>;
  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <2316>;
    qcom,low-power-mode-factor = <32768>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <788>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <1015>;
   };
  };
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-buffer-types = <0xfff>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_bitstream>;
    qcom,vidc-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_pixel>;
    qcom,vidc-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_non_pixel>;
    qcom,vidc-buffer-types = <0x480>;
   };
  };
  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 917000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };

  venus-ddr-gov {
   compatible = "qcom,msm-vidc,governor,table";
   name = "venus-ddr-gov";
   status = "ok";
   qcom,bus-freq-table {
    qcom,profile-enc {
     qcom,codec-mask = <0x55555555>;
     qcom,load-busfreq-tbl =
      <244800 698000>,
      <108000 351700>,
      <36000 117200>,
      <0 0>;
    };
    qcom,profile-dec {
     qcom,codec-mask = <0xffffffff>;
     qcom,load-busfreq-tbl =
      <244800 758800>,
      <108000 337200>,
      <72000 224800>,
      <36000 112400>,
      <0 0>;
    };
   };
  };
 };
 qcom,smem@87d00000 {
  compatible = "qcom,smem";
  reg = <0x87d00000 0x100000>,
   <0x0b011008 0x4>,
   <0x60000 0x8000>,
   <0x193D000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 29 1>;
  qcom,rx-ring-size = <32>;
  qcom,max-rx-mtu = <4096>;
  qcom,fast-shutdown;
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 wcnss: qcom,wcnss-wlan@a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
   <0xb011008 0x04>,
   <0x0a21b000 0x3000>,
   <0x03204000 0x00000100>,
   <0x03200800 0x00000200>,
   <0x0A100400 0x00000200>,
   <0x0A205050 0x00000200>,
   <0x0A219000 0x00000020>,
   <0x0A080488 0x00000008>,
   <0x0A080fb0 0x00000008>,
   <0x0A08040c 0x00000008>,
   <0x0A0120a8 0x00000008>,
   <0x0A012448 0x00000008>,
   <0x0A080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8909_l3_corner_ao>;
  qcom,pronto-vddcx-supply = <&pm8909_s1_corner>;
  qcom,pronto-vddpx-supply = <&pm8909_l7>;
  qcom,iris-vddxo-supply = <&pm8909_l7>;
  qcom,iris-vddrfa-supply = <&pm8909_l10>;
  qcom,iris-vddpa-supply = <&pm8909_l9>;
  qcom,iris-vdddig-supply = <&pm8909_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <5 1 7>;
  qcom,vddcx-voltage-level = <5 1 7>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
      "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&msm_gpio 40 0>, <&msm_gpio 41 0>, <&msm_gpio 42 0>,
     <&msm_gpio 43 0>, <&msm_gpio 44 0>;

  clocks = <&clock_rpm 0x0116b76f>,
    <&clock_rpm 0x24a30992>,
    <&clock_debug 0x8121ac15>,
    <&clock_gcc 0x709f430b>;
  clock-names = "xo", "rf_clk", "measure", "wcnss_debug";

  qcom,wlan-rx-buff-count = <512>;
  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,is-pronto-vadc;
  qcom,has-pronto-hw;
  qcom,wcnss-adc_tm = <&pm8909_adc_tm>;
 };

 usb_otg: usb@78d9000 {
  compatible = "qcom,hsusb-otg";
  reg = <0x78d9000 0x400>, <0x6c000 0x200>;
  reg-names = "core", "phy_csr";

  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8909_l2>;
  HSUSB_1p8-supply = <&pm8909_l7>;
  HSUSB_3p3-supply = <&pm8909_l13>;
  qcom,vdd-voltage-level = <0 1200000 1200000>;

  qcom,hsusb-otg-phy-init-seq = <0x73 0x80 0xffffffff>;
  qcom,hsusb-otg-phy-type = <3>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;
  qcom,phy-dvdd-always-on;
  qcom,hsusb-otg-mpm-dpsehv-int = <49>;
  qcom,hsusb-otg-mpm-dmsehv-int = <58>;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_rpm 0xea410834>,
    <&clock_rpm 0x34b7821b>,
    <&clock_rpm 0x11d6a74e>,
    <&clock_gcc 0x996884d5>,
    <&clock_gcc 0x0047179d>,
    <&clock_gcc 0xe13808fd>,
    <&clock_rpm 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "phy_reset_clk", "phy_por_clk", "phy_csr_clk",
    "xo";
  qcom,bus-clk-rate = <400000000 200000000 100000000>;
  qcom,max-nominal-sysclk-rate = <100000000>;
 };

 android_usb: android_usb@086000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
  qcom,streaming-func = "rndis","mtp";
 };

 qcom,usbbam@78c4000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0x78c4000 0x15000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,bam-type = <1>;
  qcom,usb-bam-num-pipes = <2>;
  qcom,usb-bam-fifo-baseaddr = <0x08603800>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;
  qcom,reset-bam-on-disconnect;

  status = "disabled";

  qcom,pipe0 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <2>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <0>;
   qcom,peer-bam-physical-address = <0x884000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-pipe-index = <0>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x600>;
   qcom,descriptor-fifo-offset = <0x600>;
   qcom,descriptor-fifo-size = <0x200>;
  };
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x400000>,
   <0x2c00000 0x400000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,rmtfs_sharedmem@87c00000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x87c00000 0xe0000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,dsp_sharedmem@87ce0000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x87ce0000 0x10000>;
  reg-names = "rfsa_dsp";
  qcom,client-id = <0x011013ec>;
 };

 qcom,mdm_sharedmem@87cf0000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x87cf0000 0x10000>;
  reg-names = "rfsa_mdm";
  qcom,client-id = <0x011013ed>;
 };

 cpu-pmu {
  compatible = "arm,cortex-a7-pmu";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xf00>;
 };

 jtag_fuse: jtagfuse@5e01c {
  compatible = "qcom,jtag-fuse-v2";
  reg = <0x5e01c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@84c000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84c000 0x1000>,
        <0x840000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@84d000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84d000 0x1000>,
        <0x842000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@84e000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84e000 0x1000>,
        <0x844000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@84f000 {
  compatible = "qcom,jtag-mm";
  reg = <0x84f000 0x1000>,
        <0x846000 0x1000>;
  reg-names = "etm-base","debug-base";

  clocks = <&clock_rpm 0x1492202a>,
    <&clock_rpm 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 sdhc_1: sdhci@7824000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07824900 0x11c>, <0x07824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 250>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1046 3200>,
    <78 512 52286 160000>,
    <78 512 65360 200000>,
    <78 512 130718 400000>,
    <78 512 261438 800000>,
    <78 512 261438 800000>,
    <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;


  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-rates = <400000 25000000 50000000 100000000 177770000>;
  qcom,devfreq,freq-table = <50000000 177770000>;

  status = "disabled";
 };

 sdhc_2: sdhci@07864000 {
  compatible = "qcom,sdhci-msm";
  reg = <0x07864900 0x11c>, <0x07864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <2 250>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1046 3200>,
    <81 512 52286 160000>,
    <81 512 65360 200000>,
    <81 512 130718 400000>,
    <81 512 261438 800000>,
    <81 512 261438 800000>,
    <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;
  qcom,devfreq,freq-table = <50000000 200000000>;

  status = "disabled";
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 spi_0: spi@78ba000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78ba000 0x600>,
        <0x7884000 0x23000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 100 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi0_default &spi0_cs0_active>;
  pinctrl-1 = <&spi0_sleep &spi0_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
  <&clock_gcc 0x780d9f85>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <14>;
  qcom,bam-producer-pipe-index = <15>;
  qcom,master-id = <86>;
};

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x23000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  status = "ok";
 };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xd7f40f6f>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

  i2c_5: i2c@78b9000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b9000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 99 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xacae5604>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 12 64 0x20000020 0x20>,
  <&dma_blsp1 13 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
};

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x9e25ac82>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  status = "ok";
 };

 i2c_1: i2c@78b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b5000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 95 0>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xc303fae9>;
  clock-names = "iface_clk", "core_clk";
  qcom,clk-freq-out = <100000>;
  qcom,clk-freq-in = <19200000>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_1_active>;
  pinctrl-1 = <&i2c_1_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  dmas = <&dma_blsp1 4 64 0x20000020 0x20>,
   <&dma_blsp1 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_qseecom_mem>;
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
  qcom,adsp-version = "MDSP 1.2";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
  qcom,vote-bms;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 voice_svc: qcom,msm-voice-svc {
  compatible = "qcom,msm-voice-svc";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  bt_a2dp_rx: qcom,msm-dai-q6-bt-a2dp-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12290>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
 };

 qcom,adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&modem_adsp_mem>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
  qcom,proc-img-to-load = "modem";
 };

 qcom,avtimer@770600c {
  compatible = "qcom,avtimer";
  reg = <0x0770600C 0x4>,
   <0x07706010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };


 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x1000>;
  status = "disabled";
 };

 qcom_rng: qrng@22000 {
  compatible = "qcom,msm-rng";
  reg = <0x22000 0x200>;
  qcom,msm-rng-iface-clk;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
  status = "disabled";
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 393600 800000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-ahash-algo;
  status = "disabled";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_seecom: qseecom@87b00000 {
  compatible = "qcom,qseecom";
  reg = <0x87b00000 0x100000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,support-fde;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  status = "disabled";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8909_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_rpm 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  memory-region = <&peripheral_mem>;
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x0183e000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_cx-supply = <&pm8909_s1_corner>;
  vdd_cx-voltage = <7>;
  vdd_mx-supply = <&pm8909_l3_corner_ao>;
  vdd_mx-uV = <3>;
  vdd_pll-supply = <&pm8909_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_rpm 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  memory-region = <&modem_adsp_mem>;
 };

 mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 cpu0_slp_sts: cpu-sleep-status@b088008 {
  reg = <0xb088008 0x100>;
  qcom,sleep-status-mask= <0x80000>;
 };

 cpu1_slp_sts: cpu-sleep-status@b098008 {
  reg = <0xb098008 0x100>;
  qcom,sleep-status-mask= <0x80000>;
 };

 cpu2_slp_sts: cpu-sleep-status@b0a8008 {
  reg = <0xb0a8008 0x100>;
  qcom,sleep-status-mask= <0x80000>;
 };

 cpu3_slp_sts: cpu-sleep-status@b0b8008 {
  reg = <0xb0b8008 0x100>;
  qcom,sleep-status-mask= <0x80000>;
 };
};

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names = "core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_clk";
 clocks = <&clock_gcc 0x49a51fd9>;
 status = "okay";
};
# 14 "../arch/arm/boot/dts/qcom/msm8909-mtp.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-pinctrl.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-pinctrl.dtsi"
&soc {
 msm_gpio: pinctrl@1000000 {
  compatible = "qcom,msm8909-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  uart_console_active: uart_console_active {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart1";
   };
   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };
  uart_console_sleep: uart_console_sleep {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart1";
   };
   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio25", "gpio37";
     function = "gpio";
    };

    config {
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };

   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio25", "gpio37";
     function = "gpio";
    };

    config {
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  spi0 {
   spi0_default: spi0_default {
    mux {
     pins = "gpio8", "gpio9",
      "gpio11";
     function = "blsp_spi6";
    };
    config {
     pins = "gpio8", "gpio9",
      "gpio11";
     drive-strength = <12>;
     bias-disable;
    };
   };
   spi0_sleep: spi0_sleep {
    mux {
     pins = "gpio8", "gpio9",
      "gpio11";
     function = "gpio";
    };
    config {
     pins = "gpio8", "gpio9",
      "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   spi0_cs0_active: spi0_cs0_active {
    mux {
     pins = "gpio10";
     function = "blsp_spi6";
    };
    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable;
    };
   };
   spi0_cs0_sleep: spi0_cs0_sleep {
    mux {
     pins = "gpio10";
     function = "gpio";
    };
    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_i2c_1 {
   i2c_1_active: i2c_1_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c1";
    };
    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_1_sleep: i2c_1_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c1";
    };
    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_i2c_2 {
   i2c_2_active: i2c_2_active {
    mux {
     pins = "gpio111", "gpio112";
     function = "blsp_i2c2";
    };
    config {
     pins = "gpio111", "gpio112";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_2_sleep: i2c_2_sleep {
    mux {
     pins = "gpio111", "gpio112";
     function = "blsp_i2c2";
    };
    config {
     pins = "gpio111", "gpio112";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_i2c_3 {
   i2c_3_active: i2c_3_active {
    mux {
     pins = "gpio29", "gpio30";
     function = "blsp_i2c3";
    };
    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_3_sleep: i2c_3_sleep {
    mux {
     pins = "gpio29", "gpio30";
     function = "blsp_i2c3";
    };
    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_i2c_4 {
   i2c_4_active: i2c_4_active {
    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };
    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_4_sleep: i2c_4_sleep {
    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };
    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_i2c_5 {
   i2c_5_active: i2c_5_active {
    mux {
     pins = "gpio19", "gpio18";
     function = "blsp_i2c5";
    };
    config {
     pins = "gpio19", "gpio18";
     drive-strength = <2>;
     bias-disable;
    };
   };
   i2c_5_sleep: i2c_5_sleep {
    mux {
     pins = "gpio19", "gpio18";
     function = "blsp_i2c5";
    };
    config {
     pins = "gpio19", "gpio18";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  smb_int_pin {
   smb_int_default: smb_int_default {
    mux {
     pins = "gpio58";
     function ="smb1360_int_gpio";
    };
    config {
     pins = "gpio58";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   smb_int_sleep: smb_int_sleep {
    mux {
     pins = "gpio58";
     function ="smb1360_int_gpio";
    };
    config {
     pins = "gpio58";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pmx_sdc1_clk {
   sdc1_clk_on: sdc1_clk_on {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   sdc1_clk_off: sdc1_clk_off {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_cmd {
   sdc1_cmd_on: sdc1_cmd_on {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };
   sdc1_cmd_off: sdc1_cmd_off {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_data {
   sdc1_data_on: sdc1_data_on {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };
   sdc1_data_off: sdc1_data_off {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_clk {
   sdc2_clk_on: sdc2_clk_on {
    config {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };
   };
   sdc2_clk_off: sdc2_clk_off {
    config {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_cmd {
   sdc2_cmd_on: sdc2_cmd_on {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };
   sdc2_cmd_off: sdc2_cmd_off {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_data {
   sdc2_data_on: sdc2_data_on {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };
   sdc2_data_off: sdc2_data_off {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sdhc2_cd_pin {
   sdc2_cd_on: cd_on {
    mux {
     pins = "gpio38";
     function = "gpio";
    };
    config {
     pins = "gpio38";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
   sdc2_cd_off: cd_off {
    mux {
     pins = "gpio38";
     function = "gpio";
    };
    config {
     pins = "gpio38";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio13";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;

     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;

     bias-pull-up;
    };
   };
  };


  pmx_ts_ite_reset_active {
   ts_ite_reset_active: ts_ite_reset_active {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <8>;
     bias-pull-down;
     output-high;
    };
   };
  };

  pmx_ts_ite_reset_suspend {
   ts_ite_reset_suspend: ts_ite_reset_suspend {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio13", "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio13", "gpio12";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio90", "gpio91", "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio90", "gpio91", "gpio92";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio90", "gpio91", "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio90", "gpio91", "gpio92";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  wcnss_pmux_5wire {
   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio40";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio41";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio42";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio43", "gpio44";
     function = "wcss_wlan";
    };
    config {
     pins = "gpio40", "gpio41",
      "gpio42", "gpio43",
      "gpio44";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio40";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio41";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio42";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio43", "gpio44";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio40", "gpio41",
      "gpio42", "gpio43",
      "gpio44";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {
    mux {
     pins = "gpio40", "gpio41",
      "gpio42", "gpio43",
      "gpio44";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41",
      "gpio42", "gpio43",
      "gpio44";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  trigout_a0: trigout_a0 {
   mux {
    pins = "gpio23";
    function = "qdss_cti_trig_out_a0";
   };

   config {
    pins = "gpio23";
    drive-strength = <2>;
    bias-disable;
   };
  };

  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <7>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <0>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <0>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <3>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <4>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <0>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
  };

  pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <0>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <3>;
    };
   };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <0>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <0>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <0>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <3>;
    };
   };
  };


  tpiu_seta_1 {
   seta_1: seta {
    mux {
     pins = "gpio6";
     function = "qdss_traceclk_a";
    };
    config {
     pins = "gpio6";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_2 {
   seta_2: seta {
    mux {
     pins = "gpio8";
     function = "qdss_tracectl_a";
    };
    config {
     pins = "gpio8";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_3 {
   seta_3: seta {
    mux {
     pins = "gpio9";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio9";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_4 {
   seta_4: seta {
    mux {
     pins = "gpio10";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio10";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_5 {
   seta_5: seta {
    mux {
     pins = "gpio39";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio39";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_6 {
   seta_6: seta {
    mux {
     pins = "gpio40";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio40";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_7 {
   seta_7: seta {
    mux {
     pins = "gpio41";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio41";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_8 {
   seta_8: seta {
    mux {
     pins = "gpio42";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio42";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_9 {
   seta_9: seta {
    mux {
     pins = "gpio43";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio43";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_10 {
   seta_10: seta {
    mux {
     pins = "gpio45";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio45";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_11 {
   seta_11: seta {
    mux {
     pins = "gpio46";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio46";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_12 {
   seta_12: seta {
    mux {
     pins = "gpio47";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio47";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_13 {
   seta_13: seta {
    mux {
     pins = "gpio48";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio48";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_14 {
   seta_14: seta {
    mux {
     pins = "gpio58";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio58";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_15 {
   seta_15: seta {
    mux {
     pins = "gpio65";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio65";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_16 {
   seta_16: seta {
    mux {
     pins = "gpio94";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio94";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_17 {
   seta_17: seta {
    mux {
     pins = "gpio96";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio96";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_seta_18 {
   seta_18: seta {
    mux {
     pins = "gpio97";
     function = "qdss_tracedata_a";
    };
    config {
     pins = "gpio97";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_1 {
   setb_1: setb {
    mux {
     pins = "gpio4";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio4";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_2 {
   setb_2: setb {
    mux {
     pins = "gpio5";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio5";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_3 {
   setb_3: setb {
    mux {
     pins = "gpio14";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio14";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_4 {
   setb_4: setb {
    mux {
     pins = "gpio16";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio16";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_5 {
   setb_5: setb {
    mux {
     pins = "gpio17";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio17";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_6 {
   setb_6: setb {
    mux {
     pins = "gpio26";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio26";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_7 {
   setb_7: setb {
    mux {
     pins = "gpio27";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio27";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_8 {
   setb_8: setb {
    mux {
     pins = "gpio28";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio28";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_9 {
   setb_9: setb {
    mux {
     pins = "gpio29";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio29";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_10 {
   setb_10: setb {
    mux {
     pins = "gpio30";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio30";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_11 {
   setb_11: setb {
    mux {
     pins = "gpio31";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio31";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_12 {
   setb_12: setb {
    mux {
     pins = "gpio32";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio32";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_13 {
   setb_13: setb {
    mux {
     pins = "gpio33";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio33";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_14 {
   setb_14: setb {
    mux {
     pins = "gpio34";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio34";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_15 {
   setb_15: setb {
    mux {
     pins = "gpio35";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio35";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_16 {
   setb_16: setb {
    mux {
     pins = "gpio36";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio36";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_17 {
   setb_17: setb {
    mux {
     pins = "gpio37";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio37";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  tpiu_setb_18 {
   setb_18: setb {
    mux {
     pins = "gpio93";
     function = "qdss_tracedata_b";
    };
    config {
     pins = "gpio93";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  vdd_spkdrv {
   vdd_spkdrv_act: vdd_spkdrv_on {
    mux {
     pins = "gpio23";
     function = "gpio";
    };
    config {
     pins = "gpio23";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
   vdd_spkdrv_sus: vdd_spkdrv_off {
    mux {
     pins = "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio59", "gpio60", "gpio61",
      "gpio62", "gpio63", "gpio64";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio59", "gpio60", "gpio61",
      "gpio62", "gpio63", "gpio64";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio59", "gpio60", "gpio61",
      "gpio62", "gpio63", "gpio64";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio59", "gpio60", "gpio61",
      "gpio62", "gpio63", "gpio64";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };
  pmx_rd_nfc_int {
   nfc_int_active: active {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: suspend {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  pmx_nfc_power {
   nfc_enable_active: active {
    mux {
     pins = "gpio32";
     function = "gpio";
    };

    config {
     pins = "gpio32";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: suspend {
    mux {
     pins = "gpio32";
     function = "gpio";
    };

    config {
     pins = "gpio32";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  audio_dmic_clk {
   dmic_clk_act: dmic_clk_act {
    mux{
     pins = "gpio4";
     function = "dmic0_clk";
    };
    config{
     pins = "gpio4";
     drive-trength = <2>;
     bias-pull-up;
     output-low;
    };
   };
   dmic_clk_sus: dmic_clk_sus {
    mux{
     pins = "gpio4";
     function = "dmic0_clk";
    };
    config{
     pins = "gpio4";
     drive-trength = <2>;
     bias-disable;
     output-low;
    };
   };
  };
  audio_dmic_data {
   dmic_data_act: dmic_data_act {
    mux{
     pins = "gpio5";
     function = "dmic0_data";
    };
    config{
     pins = "gpio5";
     drive-trength = <2>;
     bias-pull-up;
     output-low;
    };
   };
   dmic_data_sus: dmic_data_sus {
    mux{
     pins = "gpio5";
     function = "dmic0_data";
    };
    config{
     pins = "gpio5";
     drive-trength = <2>;
     bias-disable;
     output-low;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio97";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio97";
     function = "gpio";
    };

    config {
     pins = "gpio97";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };
 };
};
# 15 "../arch/arm/boot/dts/qcom/msm8909-mtp.dtsi" 2

&soc {




 i2c@78b8000 {
  smb1357_otg_vreg: smb1357-charger@57 {
   compatible = "qcom,smb1357-charger";
   reg = <0x57>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <58 8>;
   pinctrl-names = "default";
   pinctrl-0 = <&smb_int_default>;

   qcom,bmd-algo-disabled;
   qcom,float-voltage-mv = <4200>;
   qcom,charging-timeout = <1536>;
   qcom,recharge-thresh-mv = <100>;
   regulator-name = "smb1357_otg_vreg";
   qcom,soft-vfloat-comp-disabled;
   qcom,thermal-mitigation = <1500 700 600 0>;

   qcom,bms-psy-name = "bms";





   qcom,iterm-disabled;





   qcom,inhibit-disabled;


   qcom,bms-controlled-charging;






   status = "disabled";
  };
 };





 i2c@78b8000 {
  smb358_otg_vreg: smb358-charger@57 {
   compatible = "qcom,smb358-charger";
   reg = <0x57>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <58 8>;
   pinctrl-names = "default";
   pinctrl-0 = <&smb_int_default>;

   qcom,float-voltage-mv = <4200>;
   qcom,recharge-mv = <100>;
   regulator-name = "smb358_otg_vreg";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,fastchg-current-max-ma = <1500>;

   qcom,disable-apsd;
   qcom,bms-psy-name = "bms";
   qcom,bms-controlled-charging;
   qcom,iterm-disabled;
   qcom,chg-inhibit-disabled;





   qcom,using-pmic-therm;
   qcom,hot-bat-decidegc = <550>;
   qcom,cold-bat-decidegc = <0>;
   qcom,bat-present-decidegc = <200>;



   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-ma = <350>;
   qcom,cool-bat-ma = <350>;
   qcom,warm-bat-mv = <4100>;
   qcom,cool-bat-mv = <4100>;






   status = "disabled";
  };
 };

 i2c@78b9000 {
  synaptics@20 {
   compatible = "synaptics,dsx";
   reg = <0x20>;
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x2008>;
   avdd-supply = <&pm8909_l17>;
   vdd-supply = <&pm8909_l6>;

   pinctrl-names = "pmx_ts_active","pmx_ts_suspend","pmx_ts_release";
   pinctrl-0 = <&ts_int_active &ts_reset_active>;
   pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
   pinctrl-2 = <&ts_release>;
   synaptics,irq-gpio = <&msm_gpio 13 0x2008>;
   synaptics,reset-gpio = <&msm_gpio 12 0x0>;
   synaptics,disable-gpios;
   synaptics,display-coords = <0 0 719 1279>;
   synaptics,panel-coords = <0 0 719 1405>;
  };
 };

 audio_codec_mtp: sound {
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8909-snd-card";
  reg = <0x7702000 0x4>,
        <0x7702004 0x4>,
        <0x7702008 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
       "csr_gp_io_mux_spkr_ctl",
       "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel";

  qcom,msm-snd-card-id = <0>;
  qcom,msm-codec-type = "internal";
  qcom,msm-ext-pa = "primary";
  qcom,msm-spk-ext-pa = <&msm_gpio 23 0>;
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "internal";
  qcom,msm-micbias1-ext-cap;
  qcom,split-a2dp;
  qcom,msm-afe-clk-ver = <1>;
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS Internal2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS Internal2",
   "AMIC3", "MIC BIAS External",
   "DMIC1", "MIC BIAS Internal1",
   "MIC BIAS Internal1", "Digital Mic1",
   "DMIC2", "MIC BIAS Internal1",
   "MIC BIAS Internal1", "Digital Mic2";
  qcom,msm-gpios =
   "pri_i2s";
  qcom,pinctrl-names =
   "all_off",
   "pri_i2s_act";
  pinctrl-names =
   "all_off",
   "pri_i2s_act";
  pinctrl-0 = <&cdc_pdm_lines_sus &vdd_spkdrv_sus>;
  pinctrl-1 = <&cdc_pdm_lines_act &vdd_spkdrv_act>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>,
    <&voice_svc>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-lpa",
    "msm-voice-svc";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s0>, <&dai_mi2s1>, <&dai_mi2s2>,
    <&dai_mi2s3>, <&dai_mi2s5>, <&dai_mi2s6>,
    <&bt_sco_rx>, <&bt_sco_tx>, <&bt_a2dp_rx>,
    <&int_fm_rx>, <&int_fm_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12290", "msm-dai-q6-dev.12292",
    "msm-dai-q6-dev.12293", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770";
  asoc-codec = <&stub_codec>, <&pm8909_conga_dig>;
  asoc-codec-names = "msm-stub-codec.1", "cajon_codec";
 };
};

&blsp1_uart1 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

/ {
 mtp_batterydata: qcom,battery-data {
  qcom,rpull-up-kohm = <100>;
  qcom,vref-batt-therm = <1800000>;

# 1 "../arch/arm/boot/dts/qcom/batterydata-palladium.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/batterydata-palladium.dtsi"
qcom,palladium-batterydata {
 qcom,fcc-mah = <1500>;
 qcom,default-rbatt-mohm = <210>;
 qcom,rbatt-capacitive-mohm = <50>;
 qcom,flat-ocv-threshold-uv = <3800000>;
 qcom,max-voltage-uv = <4200000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <75>;
 qcom,battery-type = "palladium_1500mah";

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <1467 1470 1473 1473 1470>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4175 4173 4167 4162 4157>,
    <4097 4111 4112 4110 4107>,
    <4039 4075 4072 4068 4064>,
    <3963 4017 4025 4026 4025>,
    <3920 3969 3984 3989 3988>,
    <3887 3932 3957 3958 3955>,
    <3856 3898 3929 3928 3925>,
    <3830 3868 3900 3901 3898>,
    <3808 3843 3858 3863 3862>,
    <3793 3821 3827 3827 3827>,
    <3779 3803 3807 3808 3807>,
    <3768 3788 3792 3793 3792>,
    <3757 3779 3780 3780 3779>,
    <3746 3771 3772 3768 3768>,
    <3734 3762 3765 3759 3749>,
    <3722 3747 3753 3744 3730>,
    <3707 3721 3731 3722 3709>,
    <3693 3705 3704 3696 3683>,
    <3678 3698 3687 3678 3667>,
    <3664 3693 3683 3676 3665>,
    <3656 3690 3682 3675 3664>,
    <3646 3687 3681 3674 3662>,
    <3634 3683 3680 3672 3661>,
    <3618 3677 3676 3668 3656>,
    <3599 3667 3667 3655 3639>,
    <3573 3645 3638 3623 3603>,
    <3541 3607 3591 3575 3554>,
    <3496 3550 3528 3511 3490>,
    <3428 3469 3445 3423 3400>,
    <3312 3342 3308 3280 3250>,
    <3000 3000 3000 3000 3000>;
 };

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <909 216 100 85 84>,
    <859 238 106 88 86>,
    <860 237 105 88 86>,
    <808 239 107 90 88>,
    <801 234 111 94 90>,
    <801 230 118 97 92>,
    <801 224 123 100 95>,
    <807 221 128 106 99>,
    <818 221 111 101 97>,
    <841 225 101 88 87>,
    <870 229 101 88 87>,
    <906 235 103 91 90>,
    <950 243 106 93 93>,
    <998 253 110 93 96>,
    <1051 263 113 94 90>,
    <1116 272 113 91 88>,
    <1200 275 111 91 88>,
    <1312 298 108 90 87>,
    <1430 329 104 88 87>,
    <1484 351 107 91 89>,
    <1446 345 110 93 90>,
    <1398 344 112 94 90>,
    <1466 358 115 96 91>,
    <1490 357 117 96 90>,
    <1589 365 117 94 89>,
    <1828 379 111 91 88>,
    <2151 399 111 93 91>,
    <2621 436 117 98 95>,
    <3404 496 130 106 100>,
    <8212 616 150 1906 134>,
    <135251 124940 59087 49820 29672>;
 };

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <1470 1470 1473>,
    <601 1406 1430>,
    <89 1247 1414>,
    <8 764 1338>;
 };
};
# 229 "../arch/arm/boot/dts/qcom/msm8909-mtp.dtsi" 2
 };
};

&qcom_rng {
 status = "okay";
};

&qcom_crypto {
 status = "okay";
};

&qcom_cedev {
 status = "okay";
};

&qcom_seecom {
 status = "okay";
};

&qcom_tzlog {
 status = "okay";
};

&sdhc_1 {
 vdd-supply = <&pm8909_l8>;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 400000>;

 vdd-io-supply = <&pm8909_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 60000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;

 qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
 qcom,nonremovable;

 status = "ok";
};

&sdhc_2 {
  #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &msm_gpio 38 0>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&msm_gpio 38 0x1>;

 vdd-supply = <&pm8909_l11>;
 qcom,vdd-voltage-level = <1800000 2950000>;
 qcom,vdd-current-level = <15000 400000>;

 vdd-io-supply = <&pm8909_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 50000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 status = "disabled";
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&dsi_auo_400p_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-pmic-bank-select = <0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_auo_cx_qvga_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-pmic-bank-select = <0>;
 qcom,mdss-dsi-pwm-gpio = <&pm8909_mpps 2 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_auo_qvga_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-pmic-bank-select = <0>;
 qcom,mdss-dsi-pwm-gpio = <&pm8909_mpps 2 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_hx8394d_480_vid {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-pmic-bank-select = <0>;
 qcom,mdss-dsi-pwm-gpio = <&pm8909_mpps 2 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_hx8394d_720_vid {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-pmic-bank-select = <0>;
 qcom,mdss-dsi-pwm-gpio = <&pm8909_mpps 2 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_hx8394d_qhd_vid {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-pmic-bank-select = <0>;
 qcom,mdss-dsi-pwm-gpio = <&pm8909_mpps 2 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_everdisp_rm67160_400_cmd {
        qcom,cont-splash-enabled;
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&msm_gpio {
 pmx_mdss {
  mdss_dsi_active: mdss_dsi_active {
   mux {
    pins = "gpio25";
   };
   config {
    pins = "gpio25";
   };
  };
  mdss_dsi_suspend: mdss_dsi_suspend {
   mux {
    pins = "gpio25";
   };
   config {
    pins = "gpio25";
   };
  };
 };
 pmx_mdss_te {
  mdss_te_active: mdss_te_active {
   mux {
    pins = "gpio24";
   };
   config {
    pins = "gpio24";
   };
  };
  mdss_te_suspend: mdss_te_suspend {
   mux {
    pins = "gpio24";
   };
   config {
    pins = "gpio24";
   };
  };
 };
};


&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_everdisp_rm67160_400_cmd>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;

        qcom,platform-te-gpio = <&msm_gpio 24 0>;
 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
};


&tpiu {
 pinctrl-names = "sdcard", "trace", "swduart",
   "swdtrc", "jtag", "spmi";

 pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
       &qdsd_data0_sdcard &qdsd_data1_sdcard
       &qdsd_data2_sdcard &qdsd_data3_sdcard>;
 pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
       &qdsd_data0_trace &qdsd_data1_trace
       &qdsd_data2_trace &qdsd_data3_trace>;
 pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
       &qdsd_data1_swduart &qdsd_data2_swduart
       &qdsd_data3_swduart>;
 pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
       &qdsd_data0_swdtrc &qdsd_data1_swdtrc
       &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
 pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
       &qdsd_data1_jtag &qdsd_data2_jtag
       &qdsd_data3_jtag>;
 pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
       &qdsd_data0_spmi &qdsd_data3_spmi>;
};
# 15 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909w-gpu.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909w-gpu.dtsi"
&gpubw {
 qcom,bw-tbl =
  < 0 >,
  < 366 >,
  < 732 >,
  < 1464 >,
  < 2929 >;
};

&msm_gpu {

 /delete-property/qcom,gpu-speed-config;


 qcom,msm-bus,num-cases = <3>;
 qcom,msm-bus,vectors-KBps =
  <26 512 0 0>,
  <26 512 0 1536000>,
  <26 512 0 3070000>;

 /delete-node/qcom,gpu-pwrlevels;


 qcom,gpu-pwrlevels {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible = "qcom,gpu-pwrlevels";

  qcom,gpu-pwrlevel@0 {
   reg = <0>;
   qcom,gpu-freq = <200000000>;
   qcom,bus-freq = <1>;
   qcom,bus-min = <1>;
   qcom,bus-max = <1>;
  };

  qcom,gpu-pwrlevel@1 {
   reg = <1>;
   qcom,gpu-freq = <19200000>;
   qcom,bus-freq = <0>;
   qcom,bus-min = <0>;
   qcom,bus-max = <0>;
  };

 };

 /delete-node/qcom,gpu-speed-config@0;
};

&kgsl_msm_iommu {
  qcom,retention;
};
# 16 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi"
# 1 "../arch/arm/boot/dts/qcom/msm-pm8916-rpm-regulator.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm-pm8916-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 15 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm-pm8916.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm-pm8916.dtsi"
&spmi_bus {

 qcom,pm8916@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8916_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pm8916_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,clear-warm-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <10256>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8916_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_gpios: gpios {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8916-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };
  };

  pm8916_rtc: qcom,pm8916_rtc {
                        spmi-dev-container;
                        compatible = "qcom,qpnp-rtc";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        qcom,qpnp-rtc-write = <0>;
                        qcom,qpnp-rtc-alarm-pwrup = <0>;

                        qcom,pm8916_rtc_rw@6000 {
                                reg = <0x6000 0x100>;
                        };
                        qcom,pm8916_rtc_alarm@6100 {
                                reg = <0x6100 0x100>;
                                interrupts = <0x0 0x61 0x1>;
                        };
                };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8916_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8916_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8916_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8916_vadc>;
  };

  pm8916_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8916_vadc>;
   qcom,pmic-revid = <&pm8916_revid>;
  };

  pm8916_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-linear-charger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,vddmax-mv = <4200>;
   qcom,vddsafe-mv = <4200>;
   qcom,vinmin-mv = <4308>;
   qcom,ibatsafe-ma = <1440>;
   qcom,thermal-mitigation = <1440 720 630 0>;
   qcom,cool-bat-decidegc = <100>;
   qcom,warm-bat-decidegc = <450>;
   qcom,cool-bat-mv = <4100>;
   qcom,warm-bat-mv = <4100>;
   qcom,ibatmax-warm-ma = <360>;
   qcom,ibatmax-cool-ma = <360>;
   qcom,batt-hot-percentage = <25>;
   qcom,batt-cold-percentage = <80>;
   qcom,tchg-mins = <232>;
   qcom,resume-soc = <99>;
   qcom,chg-vadc = <&pm8916_vadc>;
   qcom,chg-adc_tm = <&pm8916_adc_tm>;

   status = "disabled";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x7>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x0>;
    interrupt-names = "chg-done",
       "chg-failed",
       "fast-chg-on",
       "vbat-det-lo";
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x1>,
      <0x0 0x12 0x0>;
    interrupt-names = "bat-temp-ok",
       "batt-pres";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x4>,
      <0 0x13 0x2>,
      <0 0x13 0x1>;
    interrupt-names = "usb-over-temp",
       "chg-gone",
       "usbin-valid";
   };

   qcom,chg-misc@1600 {
    reg = <0x1600 0x100>;
   };
  };

  pm8916_bms: qcom,vmbms {
   spmi-dev-container;
   compatible = "qcom,qpnp-vm-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <100>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,volatge-soc-timeout-ms = <60000>;
   qcom,low-voltage-threshold = <3450000>;
   qcom,s3-ocv-tolerence-uv = <1200>;
   qcom,s2-fifo-length = <5>;
   qcom,low-soc-fifo-length = <2>;
   qcom,bms-vadc = <&pm8916_vadc>;
   qcom,bms-adc_tm = <&pm8916_adc_tm>;
   qcom,pmic-revid = <&pm8916_revid>;

   qcom,force-s3-on-suspend;
   qcom,force-s2-in-charging;
   qcom,report-charger-eoc;

   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,qpnp-chg-pres@1008 {
    reg = <0x1008 0x1>;
   };

   qcom,vm-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>;

    interrupt-names = "leave_cv",
        "enter_cv",
        "good_ocv",
        "ocv_thr",
        "fifo_update_done",
        "fsm_state_change";
   };
  };

  pm8916_leds: qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };
 };

 qcom,pm8916@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@1a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s3";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1a00 0x300>;
   status = "disabled";

   qcom,ctl@1a00 {
    reg = <0x1a00 0x100>;
   };
   qcom,ps@1b00 {
    reg = <0x1b00 0x100>;
   };
   qcom,freq@1c00 {
    reg = <0x1c00 0x100>;
   };
  };

  regulator@1d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_s4";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x1d00 0x300>;
   status = "disabled";

   qcom,ctl@1d00 {
    reg = <0x1d00 0x100>;
   };
   qcom,ps@1e00 {
    reg = <0x1e00 0x100>;
   };
   qcom,freq@1f00 {
    reg = <0x1f00 0x100>;
   };
  };

  regulator@4000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l1";
   reg = <0x4000 0x100>;
   status = "disabled";
  };

  regulator@4100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l2";
   reg = <0x4100 0x100>;
   status = "disabled";
  };

  regulator@4200 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l3";
   reg = <0x4200 0x100>;
   status = "disabled";
  };

  regulator@4300 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l4";
   reg = <0x4300 0x100>;
   status = "disabled";
  };

  regulator@4400 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l5";
   reg = <0x4400 0x100>;
   status = "disabled";
  };

  regulator@4500 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l6";
   reg = <0x4500 0x100>;
   status = "disabled";
  };

  regulator@4600 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l7";
   reg = <0x4600 0x100>;
   status = "disabled";
  };

  regulator@4700 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l8";
   reg = <0x4700 0x100>;
   status = "disabled";
  };

  regulator@4800 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l9";
   reg = <0x4800 0x100>;
   status = "disabled";
  };

  regulator@4900 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l10";
   reg = <0x4900 0x100>;
   status = "disabled";
  };

  regulator@4a00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l11";
   reg = <0x4a00 0x100>;
   status = "disabled";
  };

  regulator@4b00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l12";
   reg = <0x4b00 0x100>;
   status = "disabled";
  };

  regulator@4c00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l13";
   reg = <0x4c00 0x100>;
   status = "disabled";
  };

  regulator@4d00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l14";
   reg = <0x4d00 0x100>;
   status = "disabled";
  };

  regulator@4e00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l15";
   reg = <0x4e00 0x100>;
   status = "disabled";
  };

  regulator@4f00 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l16";
   reg = <0x4f00 0x100>;
   status = "disabled";
  };

  regulator@5000 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l17";
   reg = <0x5000 0x100>;
   status = "disabled";
  };

  regulator@5100 {
   compatible = "qcom,qpnp-regulator";
   regulator-name = "8916_l18";
   reg = <0x5100 0x100>;
   status = "disabled";
  };

  pm8916_pwm: pwm@bc00 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };

  pm8916_vib: qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "disabled";
  };

  pm8916_tombak_dig: msm8x16_wcd_codec@f000{
   compatible = "qcom,msm8x16_wcd_codec";
   reg = <0xf000 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf0 0x0>,
         <0x1 0xf0 0x1>,
         <0x1 0xf0 0x2>,
         <0x1 0xf0 0x3>,
         <0x1 0xf0 0x4>,
         <0x1 0xf0 0x5>,
         <0x1 0xf0 0x6>,
         <0x1 0xf0 0x7>;
   interrupt-names = "spk_cnp_int",
       "spk_clip_int",
       "spk_ocp_int",
       "ins_rem_det1",
       "but_rel_det",
       "but_press_det",
       "ins_rem_det",
       "mbhc_int";

   cdc-vdda-cp-supply = <&pm8916_s4>;
   qcom,cdc-vdda-cp-voltage = <1800000 2200000>;
   qcom,cdc-vdda-cp-current = <770000>;

   cdc-vdda-h-supply = <&pm8916_l5>;
   qcom,cdc-vdda-h-voltage = <1800000 1800000>;
   qcom,cdc-vdda-h-current = <20000>;

   cdc-vdd-px-supply = <&pm8916_s4>;
   qcom,cdc-vdd-px-voltage = <1800000 2200000>;
   qcom,cdc-vdd-px-current = <770000>;

   cdc-vdd-pa-supply = <&pm8916_l5>;
   qcom,cdc-vdd-pa-voltage = <1800000 1800000>;
   qcom,cdc-vdd-pa-current = <5000>;

   cdc-vdd-mic-bias-supply = <&pm8916_l13>;
   qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
   qcom,cdc-vdd-mic-bias-current = <25000>;

   qcom,cdc-micbias-cfilt-mv = <2800>;

   qcom,cdc-mclk-clk-rate = <9600000>;

   qcom,cdc-static-supplies = "cdc-vdda-h",
         "cdc-vdd-px",
         "cdc-vdd-pa",
         "cdc-vdda-cp";

   qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  };

  pm8916_tombak_analog: msm8x16_wcd_codec@f100{
   compatible = "qcom,msm8x16_wcd_codec";
   reg = <0xf100 0x100>;
   interrupt-parent = <&spmi_bus>;
   interrupts = <0x1 0xf1 0x0>,
         <0x1 0xf1 0x1>,
         <0x1 0xf1 0x2>,
         <0x1 0xf1 0x3>,
         <0x1 0xf1 0x4>,
         <0x1 0xf1 0x5>;
   interrupt-names = "ear_ocp_int",
       "hphr_ocp_int",
       "hphl_ocp_det",
       "ear_cnp_int",
       "hphr_cnp_int",
       "hphl_cnp_int";
  };

  pm8916_bcm: qpnp-buck-current-monitor@1800 {
   compatible = "qcom,qpnp-buck-current-monitor";
   reg = <0x1800 0x100>;
   interrupts = <1 0x18 0>, <1 0x18 1>;
   interrupt-names = "iwarning", "icritical";
   qcom,enable-current-monitor;
   qcom,icrit-init-threshold-pc = <90>;
   qcom,iwarn-init-threshold-pc = <70>;
   qcom,icrit-polling-delay-msec = <1000>;
   qcom,iwarn-polling-delay-msec = <2000>;

   status = "disabled";
  };
 };
};
# 16 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8916-regulator.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8916-regulator.dtsi"
&spmi_bus {
 qcom,pm8916@1 {
  pm8916_s2: spm-regulator@1700 {
   compatible = "qcom,spm-regulator";
   regulator-name = "8916_s2";
   reg = <0x1700 0x100>;
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1350000>;
  };
 };
};



&soc {
 mem_acc_vreg_corner: regulator@1946000 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x1946000 0x4>, <0x58000 0x1000>;
  reg-names = "acc-sel-l1", "efuse_addr";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <9>;
  qcom,corner-acc-map = <0x0 0x100 0x101>;

  qcom,override-acc-fuse-sel = <0 52 1 1 0>;
  qcom,override-corner-acc-map = <0x0 0x100 0x100>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0x58000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  qcom,cpr-fuse-corners = <3>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <9>;

  qcom,cpr-voltage-ceiling = <1050000 1150000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1162500>;
  vdd-apc-supply = <&pm8916_s2>;

  qcom,vdd-mx-corner-map = <4 5 7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8916_l3_corner_ao>;
  qcom,vdd-mx-vmax = <7>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <26>;
  qcom,cpr-up-threshold = <0>;
  qcom,cpr-down-threshold = <2>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <12500>;

  qcom,cpr-fuse-row = <27 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <54 54 54>;
  qcom,cpr-fuse-bp-cpr-disable = <57>;
  qcom,cpr-fuse-init-voltage =
     <27 36 6 0>,
     <27 18 6 0>,
     <27 0 6 0>;
  qcom,cpr-init-voltage-ref = <1050000 1150000 1350000>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3>;
  qcom,cpr-corner-frequency-map =
     <1 200000000>,
     <2 400000000>,
     <3 533330000>,
     <4 800000000>,
     <5 998400000>,
     <6 1094400000>,
     <7 1152000000>,
     <8 1209600000>,
     <9 1363200000>;
  qcom,speed-bin-fuse-sel = <1 34 3 0>;
  qcom,pvs-version-fuse-sel = <0 55 2 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 2 4 8>,
     <0 1 2 4 7>,
     <2 0 2 4 9>,
     <3 0 2 4 5>,
     <3 1 2 4 5>;
  qcom,cpr-quot-adjust-scaling-factor-max = <650>;
  qcom,cpr-enable;
 };
};



&rpm_bus {


 rpm-regulator-smpa1 {
  status = "okay";
  pm8916_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8916_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8916_s3: regulator-s3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8916_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2100000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8916_l1: regulator-l1 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8916_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8916_l3: regulator-l3 {
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1287500>;
   status = "okay";
  };

  pm8916_l3_corner_ao: regulator-l3-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8916_l3_corner_so: regulator-l3-corner-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l3_corner_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
   qcom,init-voltage = <1>;
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8916_l4: regulator-l4 {
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8916_l5: regulator-l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8916_l6: regulator-l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8916_l7: regulator-l7 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8916_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };

  pm8916_l7_so: regulator-l7-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8916_l7_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-enable = <0>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8916_l8: regulator-l8 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8916_l9: regulator-l9 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8916_l10: regulator-l10 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8916_l11: regulator-l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8916_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8916_l13: regulator-l13 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8916_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8916_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8916_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8916_l17: regulator-l17 {
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8916_l18: regulator-l18 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };
};
# 17 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-pm8916-camera.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909-pm8916-camera.dtsi"
&soc {
 qcom,msm-cam@1800000{
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 320000000 640000000 640000000>;
 };

 qcom,csiphy@1b0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.1", "qcom,csiphy";
  reg = <0x1b0ac00 0x200>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi0_phy_clk", "csi1_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 200000000 0 0 0 0 0>;
 };

 qcom,csid@1b08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08000 0x100>;
  reg-names = "csid";
  interrupts = <0 49 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "ispif_ahb_clk", "camss_top_ahb_clk",
   "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <40000000 0 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.1", "qcom,csid";
  reg = <0x1b08400 0x100>;
  reg-names = "csid";
  interrupts = <0 50 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8916_l2>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x0fd1d1fa>;
  clock-names = "ispif_ahb_clk", "camss_top_ahb_clk",
   "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk", "camss_csi1_phy";
  qcom,clock-rates = <40000000 0 0 200000000 0 0 0 0 0>;
 };

 qcom,ispif@1b0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif";
  reg = <0x1b0a000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 51 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x1>;
  vfe0_vdd_supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,

   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>;

  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk";
  qcom,clock-rates = <0 40000000
   200000000 0 0 0
   200000000 0 0 0
   0 0 0>;
  qcom,clock-control = "NO_SET_RATE", "SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
 };

 qcom,vfe@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe32";
  reg = <0x1b10000 0x830>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 52 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "camss_ahb_clk", "ispif_ahb_clk";
  qcom,clock-rates = <40000000 266670000 0 0 0 0 0 0>;

  qos-entries = <8>;
  qos-regs = <0x7BC 0x7C0 0x7C4 0x7C8 0x7CC 0x7D0
    0x7D4 0x798>;
  qos-settings = <0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0xAAA5AAA5 0xAAA5AAA5
    0xAAA5AAA5 0x00010000>;
  vbif-entries = <1>;
  vbif-regs = <0x04>;
  vbif-settings = <0x1>;
  ds-entries = <15>;
  ds-regs = <0x7D8 0x7DC 0x7E0 0x7E4 0x7E8
   0x7EC 0x7F0 0x7F4 0x7F8 0x7FC 0x800
   0x804 0x808 0x80C 0x810>;
  ds-settings = <0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0xCCCC1111
    0xCCCC1111 0xCCCC1111 0x00000103>;

  bus-util-factor = <1024>;
 };

 qcom,cam_smmu {
  status = "ok";
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x400>;
   label = "vfe";
   qcom,scratch-buf-support;
  };
 };

 qcom,irqrouter@1b00000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };
};
# 18 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi" 2

/ {
 qcom,pmic-id = <0x1000B 0x0 0x0 0x0>;
};

&soc {

 /delete-node/ regulator@1946000;
 /delete-node/ regulator@b018000;

 mem_acc_vreg_corner: regulator@1942130 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x1942130 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,corner-acc-map = <0 1 1>;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0x58000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  qcom,cpr-fuse-corners = <3>;
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <9>;

  qcom,cpr-voltage-ceiling = <1050000 1225000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1155000>;
  vdd-apc-supply = <&pm8916_s2>;

  qcom,vdd-mx-corner-map = <4 5 7>;
  qcom,vdd-mx-vmin-method = <4>;
  vdd-mx-supply = <&pm8916_l3_corner_ao>;
  qcom,vdd-mx-vmax = <7>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <26>;
  qcom,cpr-up-threshold = <0>;
  qcom,cpr-down-threshold = <2>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <12500>;

  qcom,cpr-fuse-row = <26 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <61 61 54>;
  qcom,cpr-fuse-bp-cpr-disable = <58>;
  qcom,cpr-fuse-init-voltage =
     <26 36 6 0>,
     <26 18 6 0>,
     <26 0 6 0>;
  qcom,cpr-fuse-revision = <26 59 2 0>;
  qcom,cpr-init-voltage-ref = <1050000 1225000 1350000>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3>;
  qcom,cpr-init-voltage-as-ceiling;
  qcom,cpr-corner-frequency-map =
     <1 200000000>,
     <2 400000000>,
     <3 533330000>,
     <4 800000000>,
     <5 998400000>,
     <6 1094400000>,
     <7 1190400000>,
     <8 1248000000>,
     <9 1267200000>;
  qcom,speed-bin-fuse-sel = <1 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 0 2 4 9>,
     <2 0 2 4 6>;
  qcom,cpr-quot-adjust-scaling-factor-max = <1400>;
  qcom,cpr-enable;
 };

 qcom,gcc@1800000 {
  vdd_dig-supply = <&pm8916_s1_corner>;
  vdd_sr2_dig-supply = <&pm8916_s1_corner_ao>;
  vdd_sr2_pll-supply = <&pm8916_l7_ao>;
 };

 qcom,clock-a7@0b011050 {
  cpu-vdd-supply = <&apc_vreg_corner>;
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 200000000 1>,
   < 400000000 2>,
   < 533333000 3>,
   < 800000000 4>,
   < 998400000 5>,
   < 1094400000 6>,
   < 1190400000 7>,
   < 1248000000 8>,
   < 1267200000 9>;

  qcom,speed2-bin-v0 =
   < 0 0>,
   < 200000000 1>,
   < 400000000 2>,
   < 533333000 3>,
   < 800000000 4>,
   < 998400000 5>,
   < 1094400000 6>;
 };

 qcom,supply-lm@1946000 {
  status = "disabled";
 };

 qcom,wcnss-wlan@a000000 {
  qcom,pronto-vddmx-supply = <&pm8916_l3_corner_ao>;
  qcom,pronto-vddcx-supply = <&pm8916_s1_corner>;
  qcom,pronto-vddpx-supply = <&pm8916_l7>;
  qcom,iris-vddxo-supply = <&pm8916_l7>;
  qcom,iris-vddrfa-supply = <&pm8916_s3>;
  qcom,iris-vddpa-supply = <&pm8916_l9>;
  qcom,iris-vdddig-supply = <&pm8916_l5>;
  qcom,wcnss-adc_tm = <&pm8916_adc_tm>;
 };

 usb_otg: usb@78d9000 {
  hsusb_vdd_dig-supply = <&pm8916_l2>;
  HSUSB_1p8-supply = <&pm8916_l7>;
  HSUSB_3p3-supply = <&pm8916_l13>;
 };

 qcom,pronto@a21b000 {
  vdd_pronto_pll-supply = <&pm8916_l7>;
 };

 qcom,mss@4080000 {
  vdd_cx-supply = <&pm8916_s1_corner>;
  vdd_mx-supply = <&pm8916_l3_corner_ao>;
  vdd_pll-supply = <&pm8916_l7>;
 };

 tpiu@820000 {
  vdd-supply = <&pm8916_l11>;
  vdd-io-supply = <&pm8916_l12>;
 };

 qpdi@1941000 {
  vdd-supply = <&pm8916_l11>;
  vdd-io-supply = <&pm8916_l12>;
 };

 qcom,mdss_dsi@0 {
  vdda-supply = <&pm8916_l2>;
  vddio-supply = <&pm8916_l6>;

  qcom,mdss_dsi_ctrl0@1ac8000 {
   vdd-supply = <&pm8916_l17>;
   vddio-supply = <&pm8916_l6>;
  };
 };

 qcom,mdss_dsi_pll@1ac8300 {
  vddio-supply = <&pm8916_l6>;
 };

 qcom,msm-thermal {
  vdd-dig-supply = <&pm8916_s1_floor_corner>;

  qcom,vdd-apps-rstr {
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <800000>;
   qcom,freq-req;
  };
 };
};


&pm8916_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <7>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "ireg_fb";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <6>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b {
  label = "chg_temp";
  reg = <0xb>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0>;
 };

 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@32 {
  label = "xo_therm";
  reg = <0x32>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };

 chan@3c {
  label = "xo_therm_buf";
  reg = <0x3c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,vadc-thermal-node;
 };
};

&pm8916_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0x2>;
  qcom,btm-channel-number = <0x48>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <0x6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0xb>;
  qcom,fast-avg-setup = <0x2>;
  qcom,btm-channel-number = <0x68>;
 };
};

# 1 "../arch/arm/boot/dts/qcom/msm8909-pm8916-pm.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909-pm8916-pm.dtsi"
# 1 "../arch/arm/boot/dts/include/dt-bindings/msm/pm.h" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909-pm8916-pm.dtsi" 2

&soc {
 qcom,spm@b089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb089000 0x1000>;
  qcom,name = "cpu0";
  qcom,cpu = <&CPU0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,mode0 {
   qcom,label = "qcom,saw2-spm-cmd-wfi";
   qcom,sequence = [60 03 60 0b 0f];
   qcom,spm_en;
  };
  qcom,mode1 {
   qcom,label = "qcom,saw2-spm-cmd-spc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
  };
  qcom,mode2 {
   qcom,label = "qcom,saw2-spm-cmd-pc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
   qcom,slp_cmd_mode;
  };
 };

 qcom,spm@b099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb099000 0x1000>;
  qcom,name = "cpu1";
  qcom,cpu = <&CPU1>;
  qcom,core-id = <1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,mode0 {
   qcom,label = "qcom,saw2-spm-cmd-wfi";
   qcom,sequence = [60 03 60 0b 0f];
   qcom,spm_en;
  };
  qcom,mode1 {
   qcom,label = "qcom,saw2-spm-cmd-spc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
  };
  qcom,mode2 {
   qcom,label = "qcom,saw2-spm-cmd-pc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
   qcom,slp_cmd_mode;
  };
 };

 qcom,spm@b0a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0a9000 0x1000>;
  qcom,name = "cpu2";
  qcom,cpu = <&CPU2>;
  qcom,core-id = <2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,mode0 {
   qcom,label = "qcom,saw2-spm-cmd-wfi";
   qcom,sequence = [60 03 60 0b 0f];
   qcom,spm_en;
  };
  qcom,mode1 {
   qcom,label = "qcom,saw2-spm-cmd-spc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
  };
  qcom,mode2 {
   qcom,label = "qcom,saw2-spm-cmd-pc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
   qcom,slp_cmd_mode;
  };
 };

 qcom,spm@b0b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb0b9000 0x1000>;
  qcom,name = "cpu3";
  qcom,cpu = <&CPU3>;
  qcom,core-id = <3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x01>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,mode0 {
   qcom,label = "qcom,saw2-spm-cmd-wfi";
   qcom,sequence = [60 03 60 0b 0f];
   qcom,spm_en;
  };
  qcom,mode1 {
   qcom,label = "qcom,saw2-spm-cmd-spc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
  };
  qcom,mode2 {
   qcom,label = "qcom,saw2-spm-cmd-pc";
   qcom,sequence = [20 10 80 30 90 5b 60 03 60 3b 76 76
      0b 94 5b 80 10 26 30 0f];
   qcom,spm_en;
   qcom,pc_mode;
   qcom,slp_cmd_mode;
  };
 };

 qcom,spm@0xb012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,name = "system-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-pmic-data0 = <0x05030080>;
  qcom,saw2-pmic-data1 = <0x00030000>;
  qcom,saw2-pmic-data4 = <0x00010080>;
  qcom,saw2-pmic-data5 = <0x00010000>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
  qcom,mode0 {
   qcom,label = "qcom,saw2-spm-cmd-ret";
   qcom,sequence = [00 03 00 0f];
   qcom,spm_en;
  };
  qcom,mode1 {
   qcom,label = "qcom,saw2-spm-cmd-gdhs";
   qcom,sequence = [00 20 32 6b c0 e0 d0 42 03 50 4e 02
     02 d0 e0 c0 22 6b 02 32 50 0f];
   qcom,spm_en;
   qcom,pc_mode;
  };
  qcom,mode2 {
   qcom,label = "qcom,saw2-spm-cmd-pc";
   qcom,sequence = [00 32 b0 10 e0 d0 6b c0 42 f0 51 11
    07 01 41 b0 50 4e 02 02 c0 d0 12 e0 6b 02 32
    50 f0 0f];
   qcom,spm_en;
   qcom,pc_mode;
   qcom,slp_cmd_mode;
  };
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "l2";
   qcom,default-level = <0>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l2-cache-active";
    qcom,spm-l2-mode = "active";
    qcom,latency-us = <270>;
    qcom,ss-power = <455>;
    qcom,energy-overhead = <250621>;
    qcom,time-overhead = <500>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "l2-gdhs";
    qcom,spm-l2-mode = "gdhs";
    qcom,latency-us = <500>;
    qcom,ss-power = <427>;
    qcom,energy-overhead = <431578>;
    qcom,time-overhead = <900>;
    qcom,min-child-idx = <1>;
    qcom,reset-level = <2>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "l2-pc";
    qcom,spm-l2-mode = "pc";
    qcom,latency-us = <11530>;
    qcom,ss-power = <400>;
    qcom,energy-overhead = <800000>;
    qcom,time-overhead = <2500>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,reset-level = <3>;
   };


   qcom,pm-cpu {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,pm-cpu-level@0{
     reg = <0>;
     qcom,spm-cpu-mode = "wfi";
     qcom,latency-us = <1>;
     qcom,ss-power = <473>;
     qcom,energy-overhead = <100000>;
     qcom,time-overhead = <50>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     qcom,spm-cpu-mode = "standalone_pc";
     qcom,latency-us = <240>;
     qcom,ss-power = <467>;
     qcom,energy-overhead = <202781>;
     qcom,time-overhead = <420>;
     qcom,use-broadcast-timer;
     qcom,reset-level =
      <3>;
    };

    qcom,pm-cpu-level@2 {
     reg = <2>;
     qcom,spm-cpu-mode = "pc";
     qcom,latency-us = <270>;
     qcom,ss-power = <455>;
     qcom,energy-overhead = <250621>;
     qcom,time-overhead = <500>;
     qcom,use-broadcast-timer;
     qcom,reset-level =
      <3>;
    };
   };
  };
 };

 qcom,lpm-workarounds {
  compatible = "qcom,lpm-workarounds";
  qcom,lpm-wa-skip-l2-spm;
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_rpm 0x2be48257>;
  clock-names = "xo";
  qcom,ipc-bit-offset = <1>;
  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <48 168>,
   <49 172>,
   <58 166>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 70>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 80>,
   <0xff 94>,
   <0xff 96>,
   <0xff 97>,
   <0xff 98>,
   <0xff 101>,
   <0xff 102>,
   <0xff 105>,
   <0xff 107>,
   <0xff 114>,
   <0xff 131>,
   <0xff 133>,
   <0xff 134>,
   <0xff 135>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 140>,
   <0xff 141>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 154>,
   <0xff 155>,
   <0xff 157>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 182>,
   <0xff 183>,
   <0xff 184>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 215>,
   <0xff 239>,
   <0xff 224>,
   <0xff 240>,
   <0xff 253>,
   <0xff 255>,
   <0xff 256>,
   <0xff 257>,
   <0xff 260>,
   <0xff 261>,
   <0xff 262>,
   <0xff 263>,
   <0xff 264>,
   <0xff 265>,
   <0xff 269>,
   <0xff 270>,
   <0xff 272>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>,
   <0xff 277>,
   <0xff 278>,
   <0xff 279>,
   <0xff 280>,
   <0xff 281>,
   <0xff 282>,
   <0xff 283>,
   <0xff 284>,
   <0xff 285>;

  qcom,gpio-parent = <&msm_gpio>;
  qcom,gpio-map = <3 65 >,
   <4 5>,
   <5 11>,
   <6 12>,
   <7 64>,
   <8 58>,
   <9 50>,
   <10 13>,
   <11 49>,
   <12 20>,
   <13 21>,
   <14 25>,
   <15 46>,
   <16 45>,
   <17 28>,
   <18 44>,
   <19 31>,
   <20 43>,
   <21 42>,
   <22 34>,
   <23 35>,
   <24 36>,
   <25 37>,
   <26 38>,
   <27 39>,
   <28 40>,
   <29 41>,
   <30 90>,
   <32 91>,
   <33 92>,
   <34 94>,
   <35 95>,
   <36 96>,
   <37 97>,
   <38 98>,
   <39 110>,
   <40 111>,
   <41 112>,
   <42 105>,
   <43 107>,
   <50 47>,
   <51 48>;
 };


 qcom,pm@8600664 {
  compatible = "qcom,pm";
  reg = <0x8600664 0x40>;
  clocks = <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>;
  clock-names = "cpu0_clk", "cpu1_clk",
         "cpu2_clk", "cpu3_clk";
  qcom,pc-mode = "tz_l2_int";
  qcom,use-sync-timer;
  qcom,synced-clocks;
 };

 qcom,cpu-sleep-status {
  compatible = "qcom,cpu-sleep-status";
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x29dba0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x2030>;
  qcom,masters = "APSS", "MPSS", "PRONTO";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };

 qcom,rpm-rbcpr-stats@0x200000 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0x200000 0x1000>;
  qcom,start-offset = <0x90010>;
 };
};
# 356 "../arch/arm/boot/dts/qcom/msm8909-pm8916.dtsi" 2
# 17 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909-pm8916-mtp.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909-pm8916-mtp.dtsi"
&soc {
 i2c@78b9000 {
  synaptics@20 {
   avdd-supply = <&pm8916_l17>;
   vdd-supply = <&pm8916_l6>;
  };
 };
};

&audio_codec_mtp {
 qcom,model = "msm8909-pm8916-snd-card";
 pinctrl-names =
  "all_off",
  "pri_i2s_act";
 pinctrl-0 = <&cdc_pdm_lines_sus &vdd_spkdrv_sus>;
 pinctrl-1 = <&cdc_pdm_lines_act &vdd_spkdrv_act>;
 asoc-codec = <&stub_codec>, <&pm8916_tombak_dig>;
 asoc-codec-names = "msm-stub-codec.1", "cajon_codec";
};

&sdhc_1 {
 vdd-supply = <&pm8916_l8>;
 vdd-io-supply = <&pm8916_l5>;
};

&sdhc_2 {
 vdd-supply = <&pm8916_l11>;
 vdd-io-supply = <&pm8916_l12>;
};

&dsi_auo_qvga_cmd {
 qcom,mdss-dsi-pwm-gpio = <&pm8916_mpps 4 0>;
};

&dsi_auo_cx_qvga_cmd {
 qcom,mdss-dsi-pwm-gpio = <&pm8916_mpps 4 0>;
};
&dsi_hx8394d_480_vid {
 qcom,mdss-dsi-pwm-gpio = <&pm8916_mpps 4 0>;
};

&dsi_hx8394d_720_vid {
 qcom,mdss-dsi-pwm-gpio = <&pm8916_mpps 4 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_hx8394d_qhd_vid {
 qcom,mdss-dsi-pwm-gpio = <&pm8916_mpps 2 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_everdisp_rm67160_400_cmd {
        qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&pm8916_chg {
 status = "ok";
 qcom,charging-disabled;
};

&pm8916_bms {
 status = "ok";
 qcom,battery-data = <&mtp_batterydata>;
 qcom,batt-aging-comp;
};

&spmi_bus {
 qcom,pm8916@0 {
  qcom,leds@a300 {
   status = "disabled";
   qcom,led_mpp_4 {
    label = "mpp";
    linux,name = "button-backlight";
    linux,default-trigger = "none";
    qcom,default-state = "off";
    qcom,max-current = <40>;
    qcom,current-setting = <5>;
    qcom,id = <6>;
    qcom,mode = "manual";
    qcom,source-sel = <1>;
    qcom,mode-ctrl = <0x60>;
   };
  };
 };

 qcom,pm8916@1 {
  qcom,vibrator@c000 {
   status = "okay";
   qcom,vib-timeout-ms = <15000>;
   qcom,vib-vtg-level-mV = <2300>;
  };
 };
};

&pm8916_mpps {
 mpp@a000 {

  status = "disabled";
 };

 mpp@a100 {

  status = "disabled";
 };

 mpp@a200 {

  status = "disabled";
 };

 mpp@a300 {

  status = "disabled";
 };
};

&pm8916_gpios {
 gpio@c000 {

  status = "disabled";
 };

 gpio@c100 {

  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c200 {

  status = "disabled";
 };

 gpio@c300 {

  status = "disabled";
 };
};
# 18 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909w.dtsi" 1
# 13 "../arch/arm/boot/dts/qcom/msm8909w.dtsi"
/ {
 chosen {
  bootargs="sched_enable_hmp=0";
 };
};

&soc {
 /delete-node/ qcom,clock-a7@0b011050;
 clock_cpu: qcom,clock-a7@0b011050 {
  compatible = "qcom,clock-a53-8916";
  reg = <0x0b011050 0x8>,
        <0x0005c00c 0x8>;
  reg-names = "rcg-base", "efuse";
  qcom,safe-freq = < 400000000 >;
  cpu-vdd-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xf761da94>;
  clock-names = "clk-4", "clk-5";
  qcom,a7ssmux-opp-store-vcorner = <&CPU0>;
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 800000000 4>,
   < 1267200000 9>;

  qcom,speed2-bin-v0 =
   < 0 0>,
   < 800000000 4>,
   < 1094400000 6>;
  #clock-cells = <1>;
 };

 /delete-node/ qcom,msm-cpufreq;
 qcom,msm-cpufreq {
  reg = <0 4>;
  compatible = "qcom,msm-cpufreq";
  clocks = <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>,
    <&clock_cpu 0x3ea882af>;
  clock-names = "cpu0_clk", "cpu1_clk",
    "cpu2_clk", "cpu3_clk";
  qcom,cpufreq-table =
    < 800000 >,
    < 1094400 >,
    < 1267200 >;
 };

 /delete-node/ qcom,cpubw;
 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 732 >,
   < 1464 >,
   < 2929 >;
 };

 /delete-node/ devfreq-cpufreq;
 devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map =
     < 800000 2929>,
     < 1094400 2929>,
     < 1267200 2929>;
  };
 };
};

&qcom_crypto {
 qcom,msm-bus,vectors-KBps =
  <55 512 0 0>,
  <55 512 393600 393600>;
};

&qcom_cedev {
 qcom,msm-bus,vectors-KBps =
  <55 512 0 0>,
  <55 512 393600 393600>;
};

&qcom_seecom {
 qcom,msm-bus,vectors-KBps =
  <55 512 0 0>,
  <55 512 0 0>,
  <55 512 196800 196800>,
  <55 512 393600 393600>;
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_auo_cx_qvga_cmd>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;

 qcom,platform-te-gpio = <&msm_gpio 24 0>;
 qcom,platform-reset-gpio = <&msm_gpio 25 0>;
 qcom,platform-bklight-en-gpio = <&msm_gpio 37 0>;
};
# 19 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 2
# 1 "../arch/arm/boot/dts/qcom/msm8909w-memory.dtsi" 1
# 14 "../arch/arm/boot/dts/qcom/msm8909w-memory.dtsi"
&external_image_mem {
 reg = <0x0 0x87b00000 0x0 0x0500000>;
};

&modem_adsp_mem {
 reg = <0x0 0x88000000 0x0 0x05200000>;
};

&peripheral_mem {
 reg = <0x0 0x8d200000 0x0 0x0500000>;
};
# 20 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi" 2

&soc {
 i2c@78b9000 {
  /delete-node/ synaptics@20;

  elan_ktf@15 {
   compatible = "elan_ktf";
   reg = <0x15>;
   elan,name = "elan_ktf";
   interrupt-parent = <&msm_gpio>;
   interrupts = <13 0x8>;
   vdd-supply = <&pm8916_l17>;
   vcc_i2c-supply = <&pm8916_l6>;

   pinctrl-names = "pmx_ts_active","pmx_ts_suspend","pmx_ts_release";
   pinctrl-0 = <&ts_int_active &ts_reset_active>;
   pinctrl-1 = <&ts_int_suspend &ts_reset_suspend>;
   pinctrl-2 = <&ts_release>;
   elan_ktf,reset-gpio = <&msm_gpio 12 0x00>;
   elan_ktf,irq-gpio =<&msm_gpio 13 0x00>;
   elan,soft-reset-delay-ms = <150>;
   elan,fw-vkey-support;
   elan,num-max-touches = <2>;
  };

 };

 i2c@78b6000 {
  nq@28 {
   compatible = "qcom,nq-nci";
   reg = <0x28>;
   qcom,nq-irq = <&msm_gpio 33 0x00>;
   qcom,nq-ven = <&msm_gpio 32 0x00>;
   qcom,nq-firm = <&msm_gpio 34 0x00>;
   qcom,nq-clkreq = <&pm8916_gpios 2 0>;
   qcom,nq-esepwr = <&msm_gpio 31 0x00>;
   qcom,clk-src = "BBCLK2";
   interrupt-parent = <&msm_gpio>;
   interrupts = <33 0>;
   interrupt-names = "nfc_irq";
   pinctrl-names = "nfc_active","nfc_suspend";
   pinctrl-0 = <&nfc_int_active &nfc_enable_active>;
   pinctrl-1 = <&nfc_int_suspend &nfc_enable_suspend>;
   clocks = <&clock_rpm 0x498938e5>;
   clock-names = "ref_clk";
  };
 };

        qcom,msm-ssc-sensors {
                compatible = "qcom,msm-ssc-sensors";
        };
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_everdisp_rm67160_400_cmd>;
 qcom,cont-splash-enabled;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&blsp1_uart1 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;

};


&i2c_1 {
 status = "disabled";
};

&spi_0 {
 status = "disabled";
};

&i2c_3 {
 status = "ok";
};

&i2c_2 {
 status = "ok";
};


&pm8916_chg {
 qcom,use-external-charger;
};

&pm8916_bms {
 status = "disabled";
};

&msm_gpio {

 /delete-node/ tpiu_seta_14;
 /delete-node/ smb_int_pin;
 smb_int_default: smb_int_default {
  mux {
   pins = "gpio49";
   function = "gpio";
  };
  config {
   pins = "gpio49";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 smb_susp_default: smb_susp_default {
  mux {
   pins = "gpio58";
   function ="gpio";
  };
  config {
   pins = "gpio58";
   drive-strength = <2>;
   bias-pull-up;
   output-high;
  };
 };

 wpc_stat_default: wpc_stat_default {
  mux {
   pins = "gpio22";
   function = "gpio";
  };
  config {
   pins = "gpio22";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 wpc_dock_det_default: wpc_dock_det_default {
  mux {
   pins = "gpio69";
   function = "gpio";
  };
  config {
   pins = "gpio69";
   drive-strength = <2>;
   bias-pull-up;
  };
 };
};

&i2c_4 {
 status = "ok";
 smb23x-lbc@12 {
  compatible = "qcom,smb231-lbc";
  reg = <0x12>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <49 2>;
  pinctrl-names = "default";
  pinctrl-0 = <&smb_int_default &smb_susp_default>;

  qcom,bms-psy-name = "bms";
  qcom,float-voltage-mv = <4400>;
  qcom,system-voltage = <2>;
  qcom,charging-timeout = <360>;
  qcom,recharge-thresh-mv = <80>;
  qcom,iterm-ma = <50>;
  qcom,fastchg-ma = <250>;
  qcom,hot-bat-decidegc = <550>;
  qcom,warm-bat-decidegc = <450>;
  qcom,cool-bat-decidegc = <50>;
  qcom,cold-bat-decidegc = <(-50)>;
  qcom,soft-temp-vfloat-comp-mv = <200>;
  qcom,soft-temp-current-comp-ma = <400>;
  qcom,chg-inhibit-disabled;
  qcom,apsd-disabled;
  qcom,thermal-mitigation = <1500 900 500 100>;
 };

        smb348_otg_vreg: smb348-charger@57 {
  compatible = "qcom,smb348-charger";
  reg = <0x57>;
  interrupt-parent = <&msm_gpio>;
  interrupts = <49 2>;
  pinctrl-names = "default";

  pinctrl-0 = <&smb_int_default &smb_susp_default &wpc_stat_default &wpc_dock_det_default>;


  qcom,chg-end-gpio = <&msm_gpio 17 0x00>;
  qcom,wpc-stat-gpio = <&msm_gpio 22 0x00>;
  qcom,wpc-enable-gpio = <&msm_gpio 26 0x00>;
  qcom,wpc-dock-detect-gpio = <&msm_gpio 69 0x00>;
  qcom,float-voltage-mv = <4400>;
  qcom,recharge-mv = <200>;
  regulator-name = "smb348_otg_vreg";
  qcom,thermal-mitigation = <1500 700 600 0>;
  qcom,fastchg-current-max-ma = <200>;
  qcom,fastchg-current-mitigation-ma = <100>;

  qcom,disable-apsd;
  qcom,bms-psy-name = "bms";
  qcom,bms-controlled-charging;
  qcom,dc-psy-type = "Wireless";
  qcom,dc-psy-ma = <500>;

  qcom,iterm-ma = <60>;
  qcom,chg-inhibit-disabled;
  qcom,skip-usb-suspend-for-fake-battery;





  qcom,hot-bat-decidegc = <550>;
  qcom,cold-bat-decidegc = <(-50)>;
  qcom,bat-present-decidegc = <200>;



  qcom,warm-bat-decidegc = <450>;
  qcom,cool-bat-decidegc = <100>;
  qcom,warm-bat-ma = <100>;
  qcom,cool-bat-ma = <100>;
  qcom,warm-bat-mv = <4100>;
  qcom,cool-bat-mv = <4100>;





  status = "ok";
 };

 stc3117-204@70 {
  compatible = "STC,stc3117-fg";
  reg = <0x70>;







  stc,Vmode = <0>;
  stc,Alm_SOC = <10>;
  stc,Alm_Vbat = <3681>;
  stc,CC_cnf = <89>;
  stc,VM_cnf = <461>;
  stc,Rint = <1037>;
  stc,Cnom = <450>;
  stc,Rsense = <10>;
  stc,RelaxCurrent = <8>;
  stc,Adaptive = <1>;


  stc,CapDerating = <0 0 0 45 152 498 900>;


  stc,OCVValue = <3300 3563 3670 3681 3699 3728 3745 3764 3798 3837 3896 3946 3993 4089 4192 4306>;

  stc,SOCValue = <0 3 6 10 15 20 25 30 35 40 50 60 70 80 90 100>;

  stc,ExternalTemperature = <25>;
  stc,ForceExternalTemperature = <0>;

  status = "ok";
 };
# 320 "../arch/arm/boot/dts/qcom/msm8909w-swoctp.dtsi"
};

&sdhc_2 {
 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off>;
};
# 17 "../arch/arm/boot/dts/qcom/msm8909w-swoctp-768mb.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8909W-PM8916 SWOC 768MB MTP";
 compatible = "qcom,msm8909-mtp", "qcom,msm8909", "qcom,mtp";
 qcom,msm-id = <245 0>,
   <258 0>,
   <275 0>,
   <300 0>;
 qcom,board-id= <8 0x209>;
};

&audio_codec_mtp {
 qcom,pinctrl-names =
  "all_off",
  "pri_i2s_act",
  "ext_spk_gpio_sus",
  "ext_spk_gpio_act",
  "cdc_dmic_lines_sus",
  "cdc_dmic_lines_act";
 pinctrl-names =
  "all_off",
  "pri_i2s_act",
  "ext_spk_gpio_sus",
  "ext_spk_gpio_act",
  "cdc_dmic_lines_sus",
  "cdc_dmic_lines_act";
 pinctrl-0 = <&cdc_pdm_lines_sus>;
 pinctrl-1 = <&cdc_pdm_lines_act>;
 pinctrl-2 = <&vdd_spkdrv_sus>;
 pinctrl-3 = <&vdd_spkdrv_act>;
 pinctrl-4 = <&dmic_clk_sus &dmic_data_sus>;
 pinctrl-5 = <&dmic_clk_act &dmic_data_act>;
};

&blsp1_uart1 {
 status = "disabled";
 pinctrl-names = "default";
pinctrl-0 = <&uart_console_sleep>;
};

&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_sleep>;
};

&soc {
 msm_gpio: pinctrl@1000000 {
  uart_console_active: uart_console_active {
   mux {
    pins = "gpio20", "gpio21";
    function = "blsp_uart2";
   };
   config {
    pins = "gpio20", "gpio21";
    drive-strength = <2>;
    bias-disable;
   };
  };
  uart_console_sleep: uart_console_sleep {
   mux {
    pins = "gpio20", "gpio21";
    function = "blsp_uart2";
   };
   config {
    pins = "gpio20", "gpio21";
    drive-strength = <2>;
    bias-pull-down;
   };
  };
 };
};
