{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531190207568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531190207568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 10 10:36:47 2018 " "Processing started: Tue Jul 10 10:36:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531190207568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531190207568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIC_module -c IIC_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIC_module -c IIC_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531190207568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1531190207840 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IIC_module.v(26) " "Verilog HDL information at IIC_module.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/source/IIC_module.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1531190207901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/iic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/iic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_module " "Found entity 1: IIC_module" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/source/IIC_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531190207902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531190207902 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst IIC_module.v(27) " "Verilog HDL error at IIC_module.v(27): object \"rst\" is not declared" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/source/IIC_module.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1531190207903 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "isQ IIC_module.v(202) " "Verilog HDL error at IIC_module.v(202): object \"isQ\" is not declared" {  } { { "source/IIC_module.v" "" { Text "F:/verilog/IIC/source/IIC_module.v" 202 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1531190207903 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531190207953 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 10 10:36:47 2018 " "Processing ended: Tue Jul 10 10:36:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531190207953 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531190207953 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531190207953 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531190207953 ""}
