-------------------------------------------------------------------------------------------------------------------------------------------
|                                                         Xilinx XPower Analyzer                                                          |
-------------------------------------------------------------------------------------------------------------------------------------------
| Release                | 14.5 - P.58f (nt)                                                                                              |
| Command Line           | C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\xpwr.exe -intstyle ise -ol std sr_top.ncd sr_top.pcf -o sr_top.pwr  |
-------------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
------------------------------------------
|                Project                 |
------------------------------------------
| Design File               | sr_top.ncd |
| Settings File             | NA         |
| Physical Constraints File | sr_top.pcf |
| Simulation Activity File  | NA         |
| Design Nets Matched       | NA         |
| Simulation Nets Matched   | NA         |
------------------------------------------

1.2.  Device
-------------------------------------------------
|                    Device                     |
-------------------------------------------------
| Family           | Virtex6                    |
| Part             | xc6vlx240t                 |
| Package          | ff1156                     |
| Temp Grade       | Commercial                 |
| Process          | Typical                    |
| Speed Grade      | -1                         |
| Characterization | Production,v1.3,2011-05-04 |
-------------------------------------------------

1.3.  Environment
--------------------------------------------
|               Environment                |
--------------------------------------------
| Ambient Temp (C)      | 50.0             |
| Use custom TJA?       | No               |
| Custom TJA (C/W)      | NA               |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| Custom TSA (C/W)      | NA               |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 12 to 15         |
| Custom TJB (C/W)      | NA               |
| Board Temperature (C) | NA               |
--------------------------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |      15.96 |     14 |    ---    |       ---       |
| Logic                 |       0.55 |    312 |    150720 |               0 |
| Signals               |       1.13 |    712 |    ---    |       ---       |
| IOs                   |       0.37 |      1 |       600 |               0 |
| BlockRAM/FIFO         |       3.18 |  ---   |    ---    |       ---       |
|   18K BlockRAM        |       3.18 |      2 |       832 |               0 |
|   36K BlockRAM        |       0.00 |      0 |       416 |               0 |
| MMCMs                 |      81.83 |      1 |        12 |               8 |
| Static Power          |    3424.74 |        |           |                 |
| Total                 |    3527.76 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 1.4  |
| Max Ambient (C)     | 80.1 |
| Junction Temp (C)   | 54.9 |
------------------------------

2.3.  Power Supply Summary
-----------------------------------------------------------
|                  Power Supply Summary                   |
-----------------------------------------------------------
|                      |  Total  | Dynamic | Static Power |
-----------------------------------------------------------
| Supply Power (mW)    | 3527.76 | 70.30   | 3457.46      |
-----------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.000 |            1707.63 |                22.11 |                1685.52 |
| Vccaux                |          2.500 |             167.36 |                19.28 |                 148.09 |
| Vcco25                |          2.500 |               2.00 |                 0.00 |                   2.00 |
| MGTAVcc               |          1.000 |             758.39 |                 0.00 |                 758.39 |
| MGTAVtt               |          1.200 |             531.94 |                 0.00 |                 531.94 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                Confidence Level                                                                                                |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                    Details                     |                                                       Action                                                       |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | Medium     | Design is partially routed                     | Accuracy of the tool is not optimal until design is fully placed and routed                                        |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                               By Hierarchy                                |   Power (mW)    | Logic Power (mW) | Signal Power (mW) |      # FFs      |     # LUTs      |    # SRLUTs     |     # BRAMs     |    # CARRY4s    | # MMCMs |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Hierarchy total                                                           |  86.69          |  85.57           |   1.13            |    545          |    262          |     74          |      2          |     29          |      1  |
|   sr_top                                                                  |  84.13 /  86.69 |  83.95 /  85.57  |   0.17 /   1.13   |      4 /    545 |      4 /    262 |      0 /     74 |      1 /      2 |      0 /     29 |      1  |
|     vio_2                                                                 |   0.00 /   0.75 |   0.00 /   0.22  |   0.00 /   0.54   |      0 /    282 |      0 /    112 |      0 /     16 |      0          |      0 /      3 |      0  |
|       U0                                                                  |   0.00 /   0.75 |   0.00 /   0.22  |   0.00 /   0.54   |      0 /    282 |      0 /    112 |      0 /     16 |      0          |      0 /      3 |      0  |
|         I_VIO                                                             |   0.19 /   0.75 |   0.02 /   0.22  |   0.17 /   0.54   |     16 /    282 |      3 /    112 |      0 /     16 |      0          |      0 /      3 |      0  |
|           reset_f_edge                                                    |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           U_STATUS                                                        |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      1 /      9 |      7 /     10 |      0          |      0          |      0 /      2 |      0  |
|             U_SMUX                                                        |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /      3 |      0          |      0          |      0          |      0  |
|               U_CS_MUX                                                    |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /      3 |      0          |      0          |      0          |      0  |
|                 I4.U_MUX16                                                |   0.00          |   0.00           |   0.00            |      0          |      3          |      0          |      0          |      0          |      0  |
|             U_STAT_CNT                                                    |   0.00          |   0.00           |   0.00            |      8          |      0          |      0          |      0          |      2          |      0  |
|           GEN_TRANS.U_ARM                                                 |   0.00          |   0.00           |   0.00            |      6          |      1          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR                                 |   0.00 /   0.02 |   0.00 /   0.02  |   0.00            |      2 /      6 |      2          |      0          |      0          |      0 /      1 |      0  |
|             COUNT                                                         |   0.02          |   0.02           |   0.00            |      4          |      0          |      0          |      0          |      1          |      0  |
|           GEN_SYNC_OUT[0].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      1          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_IN[9].SYNC_IN_CELL                                     |   0.01 /   0.02 |   0.00 /   0.00  |   0.00 /   0.01   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[8].SYNC_IN_CELL                                     |   0.03 /   0.04 |   0.02 /   0.02  |   0.01 /   0.02   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[7].SYNC_IN_CELL                                     |   0.01 /   0.02 |   0.00 /   0.00  |   0.00 /   0.01   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[6].SYNC_IN_CELL                                     |   0.01 /   0.02 |   0.00 /   0.01  |   0.01 /   0.01   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[5].SYNC_IN_CELL                                     |   0.01 /   0.02 |   0.00 /   0.00  |   0.01 /   0.02   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.01            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[4].SYNC_IN_CELL                                     |   0.01 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.01            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[3].SYNC_IN_CELL                                     |   0.03 /   0.04 |   0.02 /   0.02  |   0.01 /   0.02   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.01          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[2].SYNC_IN_CELL                                     |   0.01 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.01            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[1].SYNC_IN_CELL                                     |   0.03 /   0.07 |   0.01 /   0.02  |   0.01 /   0.04   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.02          |   0.00           |   0.01            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.02          |   0.00           |   0.02            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[15].SYNC_IN_CELL                                    |   0.00          |   0.00           |   0.00            |      6          |      5          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[14].SYNC_IN_CELL                                    |   0.00          |   0.00           |   0.00            |      6          |      5          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[13].SYNC_IN_CELL                                    |   0.00          |   0.00           |   0.00            |      6          |      5          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[12].SYNC_IN_CELL                                    |   0.04 /   0.13 |   0.02 /   0.04  |   0.02 /   0.09   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.05          |   0.01           |   0.04            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.04          |   0.01           |   0.03            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[11].SYNC_IN_CELL                                    |   0.04 /   0.13 |   0.02 /   0.03  |   0.02 /   0.10   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.05          |   0.01           |   0.04            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.04          |   0.01           |   0.03            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[10].SYNC_IN_CELL                                    |   0.01 /   0.02 |   0.00 /   0.00  |   0.01 /   0.01   |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.01          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_IN[0].SYNC_IN_CELL                                     |   0.00          |   0.00           |   0.00            |     11 /     17 |      5          |      0          |      0          |      0          |      0  |
|             sync_r_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             sync_f_edge                                                   |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[10].SYNC_OUT_CELL                                  |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[11].SYNC_OUT_CELL                                  |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[12].SYNC_OUT_CELL                                  |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[13].SYNC_OUT_CELL                                  |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[14].SYNC_OUT_CELL                                  |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[15].SYNC_OUT_CELL                                  |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[1].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[2].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[3].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[4].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[5].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[6].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[7].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[8].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_SYNC_OUT[9].SYNC_OUT_CELL                                   |   0.00          |   0.00           |   0.00            |      0          |      1          |      1          |      0          |      0          |      0  |
|           GEN_UPDATE_OUT[16].UPDATE_CELL                                  |   0.00          |   0.00           |   0.00            |      2          |      0          |      0          |      0          |      0          |      0  |
|     ila_2                                                                 |   0.00 /   1.79 |   0.00 /   1.39  |   0.00 /   0.41   |      0 /    231 |      0 /    102 |      0 /     58 |      0 /      1 |      0 /     24 |      0  |
|       U0                                                                  |   0.10 /   1.79 |   0.01 /   1.39  |   0.09 /   0.41   |     16 /    231 |      0 /    102 |      0 /     58 |      0 /      1 |      0 /     24 |      0  |
|         I_NO_D.U_ILA                                                      |   0.15 /   1.69 |   0.02 /   1.38  |   0.14 /   0.31   |      0 /    215 |     10 /    102 |      0 /     58 |      0 /      1 |      0 /     24 |      0  |
|           U_TRIG                                                          |   0.00 /   0.14 |   0.00 /   0.02  |   0.00 /   0.12   |      1 /     41 |      0          |      0 /     10 |      0          |      0 /      3 |      0  |
|             U_TM                                                          |   0.00 /   0.14 |   0.00 /   0.02  |   0.00 /   0.12   |      0 /     35 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|               G_NMU[0].U_M                                                |   0.00 /   0.14 |   0.00 /   0.02  |   0.00 /   0.12   |      1 /     35 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                 U_MU                                                      |   0.00 /   0.14 |   0.00 /   0.02  |   0.00 /   0.12   |      1 /     34 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                   I_MUT_GANDX.U_match                                     |   0.00 /   0.14 |   0.00 /   0.02  |   0.00 /   0.12   |      0 /     33 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                     I_CS_GANDX.U_CS_GANDX_SRL                             |   0.00 /   0.14 |   0.00 /   0.02  |   0.00 /   0.12   |      0 /     33 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                       I_V6.U_CS_GANDX_SRL_V6                              |   0.14 /   0.14 |   0.02 /   0.02  |   0.12            |     32 /     33 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                         U_CS_GAND_SRL_V6                                  |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0 /      1 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                           I_USE_RPM_EQ0.U_GAND_SRL_SET                    |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0 /      1 |      0          |      0 /      8 |      0          |      0 /      3 |      0  |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE |   0.00          |   0.00           |   0.00            |      0          |      0          |      4          |      0          |      1          |      0  |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE |   0.00          |   0.00           |   0.00            |      1          |      0          |      4          |      0          |      2          |      0  |
|             U_TC                                                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      1 /      5 |      0          |      0 /      2 |      0          |      0          |      0  |
|               I_TSEQ_NEQ2.U_TC_EQUATION                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      1 /      2 |      0          |      0 /      1 |      0          |      0          |      0  |
|                 I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                            |   0.00          |   0.00           |   0.00            |      1          |      0          |      1          |      0          |      0          |      0  |
|               I_STORAGE_QUAL.U_STORAGE_QUAL                               |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      1 /      2 |      0          |      0 /      1 |      0          |      0          |      0  |
|                 I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                            |   0.00          |   0.00           |   0.00            |      1          |      0          |      1          |      0          |      0          |      0  |
|           U_STAT                                                          |   0.02 /   0.03 |   0.01 /   0.02  |   0.01 /   0.01   |     24 /     43 |     20 /     38 |      0          |      0          |      0 /      3 |      0  |
|             U_STAT_CNT                                                    |   0.00          |   0.00           |   0.00            |     10          |      0          |      0          |      0          |      3          |      0  |
|             U_RESET_EDGE                                                  |   0.00          |   0.00           |   0.00            |      3          |      0          |      0          |      0          |      0          |      0  |
|             U_MUX                                                         |   0.00 /   0.01 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |      0 /     15 |      0          |      0          |      0          |      0  |
|               U_CS_MUX                                                    |   0.00 /   0.01 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |      0 /     15 |      0          |      0          |      0          |      0  |
|                 I1.U_MUX2                                                 |   0.01          |   0.01           |   0.00            |      0          |     15          |      0          |      0          |      0          |      0  |
|             U_DSL1                                                        |   0.00          |   0.00           |   0.00            |      6          |      1          |      0          |      0          |      0          |      0  |
|             U_DMUX4                                                       |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /      2 |      0          |      0          |      0          |      0  |
|               U_CS_MUX                                                    |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /      2 |      0          |      0          |      0          |      0  |
|                 I3.U_MUX8                                                 |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0  |
|           U_RST                                                           |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      9 /     25 |      2 /      4 |      0          |      0          |      0          |      0  |
|             U_HALT_XFER                                                   |   0.00          |   0.00           |   0.00            |      7          |      1          |      0          |      0          |      0          |      0  |
|             U_ARM_XFER                                                    |   0.00          |   0.00           |   0.00            |      9          |      1          |      0          |      0          |      0          |      0  |
|           U_G2_SQ.U_CAPCTRL                                               |   0.00 /   0.13 |   0.00 /   0.10  |   0.00 /   0.03   |      7 /     66 |      1 /     22 |      5 /     32 |      0          |      0 /     12 |      0  |
|             U_CAP_ADDRGEN                                                 |   0.09 /   0.13 |   0.05 /   0.10  |   0.03            |     36 /     56 |     21          |      1 /     13 |      0          |      0 /     12 |      0  |
|               I_SRLT_NE_1.U_WCNT                                          |   0.02          |   0.02           |   0.00            |     10          |      0          |      0          |      0          |      3          |      0  |
|               I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                |   0.02          |   0.02           |   0.00            |     10          |      0          |      0          |      0          |      3          |      0  |
|               U_SCNT_CMP                                                  |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                 I_CS_GAND.U_CS_GAND_SRL                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                   I_V6.U_CS_GAND_SRL_V6                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                     I_USE_RPM_EQ0.U_GAND_SRL_SET                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                       I_PARTIAL_SLICE.U_GAND_SRL_SLICE                    |   0.00          |   0.00           |   0.00            |      0          |      0          |      4          |      0          |      2          |      0  |
|               U_WCNT_HCMP                                                 |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                 I_CS_GAND.U_CS_GAND_SRL                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                   I_V6.U_CS_GAND_SRL_V6                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                     I_USE_RPM_EQ0.U_GAND_SRL_SET                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                       I_PARTIAL_SLICE.U_GAND_SRL_SLICE                    |   0.00          |   0.00           |   0.00            |      0          |      0          |      4          |      0          |      2          |      0  |
|               U_WCNT_LCMP                                                 |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                 I_CS_GAND.U_CS_GAND_SRL                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                   I_V6.U_CS_GAND_SRL_V6                                   |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                     I_USE_RPM_EQ0.U_GAND_SRL_SET                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0          |      0 /      4 |      0          |      0 /      2 |      0  |
|                       I_PARTIAL_SLICE.U_GAND_SRL_SLICE                    |   0.00          |   0.00           |   0.00            |      0          |      0          |      4          |      0          |      2          |      0  |
|             I_SRLT_NE_1.U_SCRST                                           |   0.00          |   0.00           |   0.00            |      0          |      0          |      2          |      0          |      0          |      0  |
|             I_SRLT_NE_1.U_NS1                                             |   0.00          |   0.00           |   0.00            |      1          |      0          |      4          |      0          |      0          |      0  |
|             I_SRLT_NE_1.U_NS0                                             |   0.00          |   0.00           |   0.00            |      1          |      0          |      4          |      0          |      0          |      0  |
|             I_SRLT_NE_1.U_CMPRESET                                        |   0.00          |   0.00           |   0.00            |      0          |      0          |      2          |      0          |      0          |      0  |
|             I_SRLT_NE_1.U_CDONE                                           |   0.00          |   0.00           |   0.00            |      1          |      0          |      2          |      0          |      0          |      0  |
|           U_CAPSTOR                                                       |   0.00 /   1.07 |   0.00 /   1.06  |   0.00 /   0.00   |      0 /     24 |      0 /     28 |      0          |      0 /      1 |      0 /      6 |      0  |
|             I_CASE1.I_YES_TB.U_TRACE_BUFFER                               |   1.06 /   1.07 |   1.06 /   1.06  |   0.00 /   0.00   |      0 /     24 |     14 /     28 |      0          |      1          |      0 /      6 |      0  |
|               U_RD_ROW_ADDR                                               |   0.00          |   0.00           |   0.00            |     11          |      0          |      0          |      0          |      3          |      0  |
|               U_RD_COL_MUX                                                |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /      6 |      0          |      0          |      0          |      0  |
|                 I4.U_MUX16                                                |   0.00          |   0.00           |   0.00            |      0          |      6          |      0          |      0          |      0          |      0  |
|               I_MULT_ROW.U_RD_COL_ADDR_A                                  |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0 /      5 |      6          |      0          |      0          |      0 /      2 |      0  |
|                 u_cnt                                                     |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      2          |      0  |
|               I_MULT_ROW.U_RD_COL_ADDR_B                                  |   0.00          |   0.00           |   0.00            |      0 /      4 |      2          |      0          |      0          |      0 /      1 |      0  |
|                 u_cnt                                                     |   0.00          |   0.00           |   0.00            |      4          |      0          |      0          |      0          |      1          |      0  |
|               I_MULT_ROW.U_RD_COL_ADDR_DLY                                |   0.00          |   0.00           |   0.00            |      4          |      0          |      0          |      0          |      0          |      0  |
|           I_DQ.U_DQQ                                                      |   0.16          |   0.16           |   0.00            |     16          |      0          |     16          |      0          |      0          |      0  |
|     icon_2                                                                |   0.00 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |      0 /     28 |      0 /     44 |      0          |      0          |      0 /      2 |      0  |
|       U0                                                                  |   0.00 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |      0 /     28 |      0 /     44 |      0          |      0          |      0 /      2 |      0  |
|         U_ICON                                                            |   0.01 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |      3 /     28 |      2 /     44 |      0          |      0          |      0 /      2 |      0  |
|           U_SYNC                                                          |   0.00          |   0.00           |   0.00            |      8          |      3          |      0          |      0          |      0          |      0  |
|           U_STAT                                                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      1 /      7 |      8          |      0          |      0          |      0 /      2 |      0  |
|             U_STAT_CNT                                                    |   0.00          |   0.00           |   0.00            |      6          |      0          |      0          |      0          |      2          |      0  |
|           U_CTRL_OUT                                                      |   0.00          |   0.00           |   0.00            |      0          |     15          |      0          |      0          |      0          |      0  |
|           U_CMD                                                           |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |     10          |      2 /     14 |      0          |      0          |      0          |      0  |
|             U_CORE_ID_SEL                                                 |   0.00          |   0.00           |   0.00            |      0          |      3          |      0          |      0          |      0          |      0  |
|             U_COMMAND_SEL                                                 |   0.00          |   0.00           |   0.00            |      0          |      9          |      0          |      0          |      0          |      0  |
|           U_TDO_MUX                                                       |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0 /      2 |      0          |      0          |      0          |      0  |
|             U_CS_MUX                                                      |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      0 /      2 |      0          |      0          |      0          |      0  |
|               I4.U_MUX16                                                  |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:Power:1489 - The loaded design, "sr_top.ncd", is not fully routed and/or placed and thus may lead to inaccurate or incorrect power and thermal analysis results.  It is highly suggested to use only fully placed and routed designs with XPower Analyzer in order to achieve an accurate analysis.
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
WARNING:Power:1337 - Clock frequency for clock net "MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK" is zero.
WARNING:Power:1337 - Clock frequency for clock net "addra<0>" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clkDiv/mmcm_adv_inst_ML_NEW_I1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clkDiv/mmcm_adv_inst_ML_NEW_OUT" is zero.
WARNING:Power:1369 - Clock frequency for one or more clocks was not found through
timing constraints (PCF file) or simulation data.  Without knowing the
clock frequency of all clocks, dynamic power information for those clock
domains will default to zero which may under-estimate the power for this
design.  To avoid this warning, provide at least one of the following:
  1. The proper timing constraints (PERIOD) for clocks (re-implement design
     and load the newly generated PCF file into XPower Analyzer)
  2. A post PAR simulation-generated VCD or SAIF file indicating clock
     frequencies
  3. The clock frequency for clocks in the "By Type -> Clocks" view in the
     XPower Analyzer GUI and then applying "Update Power Analysis"
--------------------------------------------------------------------------------

Analysis completed: Fri Dec 04 16:33:01 2015
----------------------------------------------------------------
