# AHB_APB_VERIFICATION
verfication code
Responsibilities: 
1)Architected the class based verification environment in UVM.
2)Defined Verification Plan. l 66%
 3)Verified the RTL module with UVM Test Bench with different test scenarios like single READ,WRITE &Burst READ,WRITE with different burst lengths.
 4)Generated functional and code coverage for the RTL verification sign-off.

 Skills: EDA TOOL: questa
HVL: System Verilog 
TB:UVM
