\doxysection{Référence de la structure DMA\+\_\+\+Channel\+\_\+\+Type\+Def}
\hypertarget{struct_d_m_a___channel___type_def}{}\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsubsection*{Attributs publics}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{CCR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{CNDTR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{CPAR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{CMAR}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
DMA Controller. 

\doxysubsection{Documentation des données membres}
\Hypertarget{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \label{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb} 
\+\_\+\+\_\+\+IO uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CCR}

DMA channel x configuration register ~\newline
 \Hypertarget{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \label{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7} 
\+\_\+\+\_\+\+IO uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CMAR}

DMA channel x memory address register ~\newline
 \Hypertarget{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \label{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676} 
\+\_\+\+\_\+\+IO uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CNDTR}

DMA channel x number of data register ~\newline
 \Hypertarget{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \label{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc} 
\+\_\+\+\_\+\+IO uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CPAR}

DMA channel x peripheral address register ~\newline
 