
---------- Begin Simulation Statistics ----------
final_tick                               165791508000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184941                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735364                       # Number of bytes of host memory used
host_op_rate                                   185468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   540.71                       # Real time elapsed on the host
host_tick_rate                              306615988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165792                       # Number of seconds simulated
sim_ticks                                165791508000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.587754                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2674223                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2685293                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162105                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4210695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             877                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              588                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5234765                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118246                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.657915                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data     44929657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44929657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32556.624480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32556.624480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30468.277769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30468.277769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44465847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44465847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15100088000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15100088000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       463810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        463810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14051208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14051208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       461175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       461175                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103497.978777                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103497.978777                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933009                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7855                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    409645000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    409645000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55620.798824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55620.798824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49835.689999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49835.689999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12007793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12007793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18763454000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18763454000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       337346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       337346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29708                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29708                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15331352000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15331352000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024920                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024920                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       307638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       307638                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57274796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57274796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42268.349735                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42268.349735                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38218.084242                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38218.084242                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56473640                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56473640                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  33863542000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33863542000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013988                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013988                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       801156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         801156                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        32343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32343                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29382560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29382560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       768813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       768813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57283215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57283215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41857.950016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41857.950016                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38552.436621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38552.436621                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56474204                       # number of overall hits
system.cpu.dcache.overall_hits::total        56474204                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  33863542000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33863542000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014123                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       809011                       # number of overall misses
system.cpu.dcache.overall_misses::total        809011                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        32343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32343                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29792205000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29792205000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       772771                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       772771                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 772259                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             74.080227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        115339353                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.831989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            772771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         115339353                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           506.831989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57247051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       701657                       # number of writebacks
system.cpu.dcache.writebacks::total            701657                       # number of writebacks
system.cpu.discardedOps                        418787                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36943743                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48113305                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501742                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst      9817832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9817832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95825.301205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95825.301205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93825.301205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93825.301205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      9817334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9817334                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47721000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47721000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46725000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46725000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      9817832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9817832                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95825.301205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95825.301205                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93825.301205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93825.301205                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      9817334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9817334                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     47721000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47721000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            498                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      9817832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9817832                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95825.301205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95825.301205                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93825.301205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93825.301205                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      9817334                       # number of overall hits
system.cpu.icache.overall_hits::total         9817334                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     47721000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47721000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          498                       # number of overall misses
system.cpu.icache.overall_misses::total           498                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46725000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46725000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    276                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          19714.522088                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         19636162                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   200.916004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.784828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.784828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          19636162                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           200.916004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9817832                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          276                       # number of writebacks
system.cpu.icache.writebacks::total               276                       # number of writebacks
system.cpu.idleCycles                        30955585                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.603167                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165791508                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    165791508000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134835923                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst          498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105892.156863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105892.156863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85892.156863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85892.156863                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.819277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.819277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.819277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        307638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            307638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111923.537424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111923.537424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91923.537424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91923.537424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            220275                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                220275                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   9777976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9777976000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.283980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           87363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87363                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8030716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8030716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.283980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.283980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        87363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87363                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       465133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        465133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106483.116006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106483.116006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86477.348296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86477.348296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        426635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            426635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4099387000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4099387000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.082768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        38498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3329032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3329032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.082763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        38496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38496                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          265                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          265                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          265                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              265                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       701657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       701657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       701657                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           701657                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           772771                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773269                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105892.156863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110259.436998                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110245.325456                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85892.156863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90257.732860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90243.626601                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               646910                       # number of demand (read+write) hits
system.l2.demand_hits::total                   647000                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     43204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13877363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13920567000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.819277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.162870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.163292                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                408                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             125861                       # number of demand (read+write) misses
system.l2.demand_misses::total                 126269                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     35044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11359748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11394792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.819277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.162867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.163290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        125859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            126267                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          772771                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773269                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 105892.156863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110259.436998                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110245.325456                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85892.156863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90257.732860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90243.626601                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              646910                       # number of overall hits
system.l2.overall_hits::total                  647000                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     43204000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13877363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13920567000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.819277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.162870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.163292                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               408                       # number of overall misses
system.l2.overall_misses::.cpu.data            125861                       # number of overall misses
system.l2.overall_misses::total                126269                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     35044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11359748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11394792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.819277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.162867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       125859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126267                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         109995                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1612                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14646                       # Occupied blocks per task id
system.l2.tags.avg_refs                     12.228646                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 12489955                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      36.813957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        46.708484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16009.612324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982247                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    126379                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  12489955                       # Number of tag accesses
system.l2.tags.tagsinuse                 16093.134765                       # Cycle average of tags in use
system.l2.tags.total_refs                     1545444                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               75780                       # number of writebacks
system.l2.writebacks::total                     75780                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     820556.14                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                36345.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    151560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    251660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     17595.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        97.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        58.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     58.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       314998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           314998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            314998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          97169947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97484945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58506254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           314998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         97169947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155991198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58506254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58506254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        80608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    320.761413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.664938                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.014472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3848      4.77%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50926     63.18%     67.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5074      6.29%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3560      4.42%     78.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1077      1.34%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1147      1.42%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          869      1.08%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          786      0.98%     83.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13321     16.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80608                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               16158464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                16162176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9697856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              9699840                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          52224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16109952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16162176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9699840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9699840                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       251718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32022.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36351.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        52224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16106240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 314998.039585959981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 97147557.159562110901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26130006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9150355750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       151560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  25215631.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      9697856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 58494286.691692315042                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3821681111994                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              485988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142676                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          125859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              126267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        75780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              75780                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    80.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             15969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9648                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.005458673500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.945539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.387614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.259080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9007     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           24      0.27%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  110117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  118594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    252534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252534                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      126267                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 80.95                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   204388                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1262380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  165790906000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              9176485756                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   4442560756                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.773190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.736850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5748     63.63%     63.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              251      2.78%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2757     30.52%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               56      0.62%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              159      1.76%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.17%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.44%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   151560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151560                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      75780                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                78.52                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  119007                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          25338121650                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                287777700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            497.524861                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 109762230500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5535920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   50493357500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          42326573760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                152949885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               898119180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13086914880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            82485397035                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              394939980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          25588037010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                287777700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            497.808408                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 109211150500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5535920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   51044437500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          42116118720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                152957475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               904559460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         13086914880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            82532406645                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              396041400                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25862016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25862016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           842241924                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1181194997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            126267                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  126267    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              126267                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       109668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        235926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              38904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        75780                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33879                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87363                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38904                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2317801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2319073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    188726784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              188825856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 165791508000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4353536000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2490000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3863856998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   9699840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           883264                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028040                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 882569     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    695      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             883264                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          357                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       772536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1545804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            337                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          109995                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            465631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       777437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          276                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          104817                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           307638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          307638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           498                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       465133                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
