

================================================================
== Vivado HLS Report for 'copyToPS'
================================================================
* Date:           Thu Aug 23 23:48:19 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43227|  43227|  43227|  43227|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name           |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- copyToPSLoop_copyToPS_label2  |  43225|  43225|        27|          1|          1|  43200|    yes   |
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      0|      0|    324|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|   1465|   1165|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    129|
|Register         |        0|      -|    543|    192|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   2008|   1810|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      6|     12|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |parseEvents_mux_1cud_U45  |parseEvents_mux_1cud  |        0|      0|    0|   65|
    |parseEvents_urem_eOg_U42  |parseEvents_urem_eOg  |        0|      0|  195|  126|
    |parseEvents_urem_fYi_U43  |parseEvents_urem_fYi  |        0|      0|  635|  487|
    |parseEvents_urem_fYi_U44  |parseEvents_urem_fYi  |        0|      0|  635|  487|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0| 1465| 1165|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_506_p2                       |     *    |      0|  0|  51|           8|           9|
    |i_3_fu_404_p2                       |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next_fu_398_p2       |     +    |      0|  0|  23|          16|           1|
    |j_1_fu_497_p2                       |     +    |      0|  0|  15|           8|           1|
    |sum2_fu_480_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp_18_fu_555_p2                    |     +    |      0|  0|  19|          14|          14|
    |tmp_17_fu_541_p2                    |     -    |      0|  0|  17|          13|          13|
    |tmp_mid1_fu_456_p2                  |     -    |      0|  0|  24|          17|          17|
    |tmp_s_fu_386_p2                     |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_392_p2          |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_410_p2                  |   icmp   |      0|  0|  11|           8|           6|
    |tmp_12_fu_625_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |tmp_14_fu_631_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_416_p3                    |  select  |      0|  0|   8|           1|           1|
    |tmp_mid2_fu_462_p3                  |  select  |      0|  0|  17|           1|          17|
    |tmp_mid2_v_fu_424_p3                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 324|         200|         163|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26                 |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_344_p4               |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_332_p4  |   9|          2|   16|         32|
    |ap_sig_ioackin_m_axi_eventSlice_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_eventSlice_WREADY   |   9|          2|    1|          2|
    |eventSlice_blk_n_AW                      |   9|          2|    1|          2|
    |eventSlice_blk_n_B                       |   9|          2|    1|          2|
    |eventSlice_blk_n_W                       |   9|          2|    1|          2|
    |i_reg_340                                |   9|          2|    8|         16|
    |indvar_flatten_reg_328                   |   9|          2|   16|         32|
    |j_reg_351                                |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 129|         28|   64|        130|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_eventSlice_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_eventSlice_WREADY   |   1|   0|    1|          0|
    |eventSlice_addr_reg_665                  |  32|   0|   32|          0|
    |exitcond_flatten_reg_642                 |   1|   0|    1|          0|
    |i_reg_340                                |   8|   0|    8|          0|
    |indvar_flatten_next_reg_646              |  16|   0|   16|          0|
    |indvar_flatten_reg_328                   |  16|   0|   16|          0|
    |j_mid2_reg_652                           |   8|   0|    8|          0|
    |j_reg_351                                |   8|   0|    8|          0|
    |tmp_10_reg_676                           |   6|   0|    6|          0|
    |tmp_12_reg_771                           |   1|   0|    1|          0|
    |tmp_14_reg_775                           |   1|   0|    1|          0|
    |tmp_18_reg_681                           |  14|   0|   14|          0|
    |tmp_7_reg_766                            |   8|   0|    8|          0|
    |tmp_mid2_v_reg_658                       |   8|   0|    8|          0|
    |eventSlice_addr_reg_665                  |  64|  32|   32|          0|
    |exitcond_flatten_reg_642                 |  64|  32|    1|          0|
    |tmp_10_reg_676                           |  64|  32|    6|          0|
    |tmp_14_reg_775                           |  64|  32|    1|          0|
    |tmp_7_reg_766                            |  64|  32|    8|          0|
    |tmp_mid2_v_reg_658                       |  64|  32|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 543| 192|  215|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      copyToPS     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      copyToPS     | return value |
|m_axi_eventSlice_AWVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLEN     | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WVALID    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WREADY    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WDATA     | out |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WSTRB     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WLAST     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WID       | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WUSER     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLEN     | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RDATA     |  in |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RLAST     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|eventSlice_offset          |  in |   32|   ap_none  | eventSlice_offset |    scalar    |
|glPLSlices_0_address0      | out |   13|  ap_memory |    glPLSlices_0   |     array    |
|glPLSlices_0_ce0           | out |    1|  ap_memory |    glPLSlices_0   |     array    |
|glPLSlices_0_q0            |  in |    8|  ap_memory |    glPLSlices_0   |     array    |
|glPLSlices_1_address0      | out |   13|  ap_memory |    glPLSlices_1   |     array    |
|glPLSlices_1_ce0           | out |    1|  ap_memory |    glPLSlices_1   |     array    |
|glPLSlices_1_q0            |  in |    8|  ap_memory |    glPLSlices_1   |     array    |
|glPLSlices_2_address0      | out |   13|  ap_memory |    glPLSlices_2   |     array    |
|glPLSlices_2_ce0           | out |    1|  ap_memory |    glPLSlices_2   |     array    |
|glPLSlices_2_q0            |  in |    8|  ap_memory |    glPLSlices_2   |     array    |
|glPLSlices_3_address0      | out |   13|  ap_memory |    glPLSlices_3   |     array    |
|glPLSlices_3_ce0           | out |    1|  ap_memory |    glPLSlices_3   |     array    |
|glPLSlices_3_q0            |  in |    8|  ap_memory |    glPLSlices_3   |     array    |
|glPLSlices_4_address0      | out |   13|  ap_memory |    glPLSlices_4   |     array    |
|glPLSlices_4_ce0           | out |    1|  ap_memory |    glPLSlices_4   |     array    |
|glPLSlices_4_q0            |  in |    8|  ap_memory |    glPLSlices_4   |     array    |
|glPLSlices_5_address0      | out |   13|  ap_memory |    glPLSlices_5   |     array    |
|glPLSlices_5_ce0           | out |    1|  ap_memory |    glPLSlices_5   |     array    |
|glPLSlices_5_q0            |  in |    8|  ap_memory |    glPLSlices_5   |     array    |
|glPLSlices_6_address0      | out |   13|  ap_memory |    glPLSlices_6   |     array    |
|glPLSlices_6_ce0           | out |    1|  ap_memory |    glPLSlices_6   |     array    |
|glPLSlices_6_q0            |  in |    8|  ap_memory |    glPLSlices_6   |     array    |
|glPLSlices_7_address0      | out |   13|  ap_memory |    glPLSlices_7   |     array    |
|glPLSlices_7_ce0           | out |    1|  ap_memory |    glPLSlices_7   |     array    |
|glPLSlices_7_q0            |  in |    8|  ap_memory |    glPLSlices_7   |     array    |
|glPLSlices_8_address0      | out |   13|  ap_memory |    glPLSlices_8   |     array    |
|glPLSlices_8_ce0           | out |    1|  ap_memory |    glPLSlices_8   |     array    |
|glPLSlices_8_q0            |  in |    8|  ap_memory |    glPLSlices_8   |     array    |
|glPLSlices_9_address0      | out |   13|  ap_memory |    glPLSlices_9   |     array    |
|glPLSlices_9_ce0           | out |    1|  ap_memory |    glPLSlices_9   |     array    |
|glPLSlices_9_q0            |  in |    8|  ap_memory |    glPLSlices_9   |     array    |
|glPLSlices_10_address0     | out |   13|  ap_memory |   glPLSlices_10   |     array    |
|glPLSlices_10_ce0          | out |    1|  ap_memory |   glPLSlices_10   |     array    |
|glPLSlices_10_q0           |  in |    8|  ap_memory |   glPLSlices_10   |     array    |
|glPLSlices_11_address0     | out |   13|  ap_memory |   glPLSlices_11   |     array    |
|glPLSlices_11_ce0          | out |    1|  ap_memory |   glPLSlices_11   |     array    |
|glPLSlices_11_q0           |  in |    8|  ap_memory |   glPLSlices_11   |     array    |
|glPLSlices_12_address0     | out |   13|  ap_memory |   glPLSlices_12   |     array    |
|glPLSlices_12_ce0          | out |    1|  ap_memory |   glPLSlices_12   |     array    |
|glPLSlices_12_q0           |  in |    8|  ap_memory |   glPLSlices_12   |     array    |
|glPLSlices_13_address0     | out |   13|  ap_memory |   glPLSlices_13   |     array    |
|glPLSlices_13_ce0          | out |    1|  ap_memory |   glPLSlices_13   |     array    |
|glPLSlices_13_q0           |  in |    8|  ap_memory |   glPLSlices_13   |     array    |
|glPLSlices_14_address0     | out |   13|  ap_memory |   glPLSlices_14   |     array    |
|glPLSlices_14_ce0          | out |    1|  ap_memory |   glPLSlices_14   |     array    |
|glPLSlices_14_q0           |  in |    8|  ap_memory |   glPLSlices_14   |     array    |
|glPLSlices_15_address0     | out |   13|  ap_memory |   glPLSlices_15   |     array    |
|glPLSlices_15_ce0          | out |    1|  ap_memory |   glPLSlices_15   |     array    |
|glPLSlices_15_q0           |  in |    8|  ap_memory |   glPLSlices_15   |     array    |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]

 <State 2> : 7.19ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB106 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %tmp_mid2_v, %BurstBB106 ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %0 ], [ %j_1, %BurstBB106 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i16 %p_shl to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i12 %p_shl1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 40 [1/1] (2.07ns)   --->   "%tmp_s = sub i17 %p_shl_cast, %p_shl1_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.42ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, -22336"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 43200, i64 43200, i64 43200)"
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%indvar_flatten_next = add i16 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j, -16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %exitcond, i8 0, i8 %j" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i8 %i_3, i8 %i" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_3, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i16 %p_shl_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_3, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i12 %p_shl1_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 53 [1/1] (2.07ns)   --->   "%tmp_mid1 = sub i17 %p_shl_cast_mid1, %p_shl1_cast_mid1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_mid2 = select i1 %exitcond, i17 %tmp_mid1, i17 %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_6_mid2 = sext i17 %tmp_mid2 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 56 [12/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%sum2 = add i32 %eventSlice_offset_re, %tmp_6_mid2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%eventSlice_addr = getelementptr i8* %eventSlice, i32 %sum2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 59 [20/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j_mid2, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.52ns
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_cast = zext i8 %j_mid2 to i18" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 62 [1/1] (4.52ns)   --->   "%mul = mul i18 %zext_cast, 274" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %mul, i32 12, i32 17)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 64 [11/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [19/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [20/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.39ns
ST_4 : Operation 67 [10/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [18/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [19/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.39ns
ST_5 : Operation 70 [9/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [17/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [18/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.39ns
ST_6 : Operation 73 [8/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [16/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [17/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.39ns
ST_7 : Operation 76 [7/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [15/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [16/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.39ns
ST_8 : Operation 79 [6/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [14/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [15/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.39ns
ST_9 : Operation 82 [5/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [13/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [14/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.39ns
ST_10 : Operation 85 [4/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [12/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [13/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.39ns
ST_11 : Operation 88 [3/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [11/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [12/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.39ns
ST_12 : Operation 91 [2/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [10/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [11/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 6.07ns
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i8 %tmp_mid2_v to i13" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_mid2_v, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i12 %tmp to i13" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 97 [1/1] (1.54ns)   --->   "%tmp_17 = sub i13 %p_shl4_cast, %tmp_mid2_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i13 %tmp_17 to i14" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 99 [1/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i8 %newIndex to i14" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_13 : Operation 101 [1/1] (1.67ns)   --->   "%tmp_18 = add i14 %tmp_20_cast, %newIndex2_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [9/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [10/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.87ns
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i14 %tmp_18 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [8100 x i8]* @glPLSlices_0, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [8100 x i8]* @glPLSlices_1, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%glPLSlices_10_addr = getelementptr [8100 x i8]* @glPLSlices_10, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%glPLSlices_11_addr = getelementptr [8100 x i8]* @glPLSlices_11, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%glPLSlices_12_addr = getelementptr [8100 x i8]* @glPLSlices_12, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%glPLSlices_13_addr = getelementptr [8100 x i8]* @glPLSlices_13, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%glPLSlices_14_addr = getelementptr [8100 x i8]* @glPLSlices_14, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%glPLSlices_15_addr = getelementptr [8100 x i8]* @glPLSlices_15, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [8100 x i8]* @glPLSlices_2, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [8100 x i8]* @glPLSlices_3, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%glPLSlices_4_addr = getelementptr [8100 x i8]* @glPLSlices_4, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%glPLSlices_5_addr = getelementptr [8100 x i8]* @glPLSlices_5, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%glPLSlices_6_addr = getelementptr [8100 x i8]* @glPLSlices_6, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%glPLSlices_7_addr = getelementptr [8100 x i8]* @glPLSlices_7, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%glPLSlices_8_addr = getelementptr [8100 x i8]* @glPLSlices_8, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%glPLSlices_9_addr = getelementptr [8100 x i8]* @glPLSlices_9, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 121 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 122 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 123 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 124 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 125 [2/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 126 [2/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 127 [2/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 128 [2/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 129 [2/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 130 [2/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 131 [2/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 132 [2/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 133 [2/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 134 [2/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 135 [2/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 136 [2/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 137 [8/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [9/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.32ns
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%arrayNo = sext i6 %tmp_10 to i8" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i8 %arrayNo to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 141 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 142 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 143 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 144 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 145 [1/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 146 [1/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 147 [1/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 148 [1/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 149 [1/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 150 [1/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 151 [1/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 152 [1/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 153 [1/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 154 [1/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 155 [1/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 156 [1/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 157 [1/1] (2.06ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i8 %glPLSlices_4_load, i8 %glPLSlices_5_load, i8 %glPLSlices_6_load, i8 %glPLSlices_7_load, i8 %glPLSlices_8_load, i8 %glPLSlices_9_load, i8 %glPLSlices_10_load, i8 %glPLSlices_11_load, i8 %glPLSlices_12_load, i8 %glPLSlices_13_load, i8 %glPLSlices_14_load, i8 %glPLSlices_15_load, i16 %arrayNo_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [7/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [8/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.87ns
ST_16 : Operation 160 [6/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [7/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.87ns
ST_17 : Operation 162 [5/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [6/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.87ns
ST_18 : Operation 164 [4/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [5/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.87ns
ST_19 : Operation 166 [3/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [4/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.87ns
ST_20 : Operation 168 [2/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [3/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.53ns
ST_21 : Operation 170 [1/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (1.66ns)   --->   "%tmp_12 = icmp eq i16 %tmp_11, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %ReqBB, label %BurstBB"
ST_21 : Operation 173 [2/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.30ns
ST_22 : Operation 174 [1/1] (7.30ns)   --->   "%eventSlice_addr_1_wr = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %eventSlice_addr, i32 240)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "br label %BurstBB"
ST_22 : Operation 176 [1/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (1.66ns)   --->   "%tmp_14 = icmp eq i16 %tmp_13, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %RespBB, label %BurstBB106"

 <State 23> : 7.30ns
ST_23 : Operation 179 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %eventSlice_addr, i8 %tmp_7, i1 true)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 7.30ns
ST_24 : Operation 180 [5/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 7.30ns
ST_25 : Operation 181 [4/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 7.30ns
ST_26 : Operation 182 [3/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 7.30ns
ST_27 : Operation 183 [2/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 7.30ns
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @copyToPSLoop_copyToP)"
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_4) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:22]
ST_28 : Operation 189 [1/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "br label %BurstBB106"
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "br label %1"

 <State 29> : 0.00ns
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:24]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ eventSlice]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ eventSlice_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glPLSlices_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ glPLSlices_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30            (specinterface    ) [ 000000000000000000000000000000]
eventSlice_offset_re   (read             ) [ 001111111111111111111111111110]
StgValue_32            (br               ) [ 011111111111111111111111111110]
indvar_flatten         (phi              ) [ 001111111111111111111100000000]
i                      (phi              ) [ 001000000000000000000000000000]
j                      (phi              ) [ 001000000000000000000000000000]
p_shl                  (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl_cast             (zext             ) [ 000000000000000000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl1_cast            (zext             ) [ 000000000000000000000000000000]
tmp_s                  (sub              ) [ 000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 001111111111111111111111111110]
StgValue_42            (speclooptripcount) [ 000000000000000000000000000000]
indvar_flatten_next    (add              ) [ 011111111111111111111111111110]
StgValue_44            (br               ) [ 000000000000000000000000000000]
i_3                    (add              ) [ 000000000000000000000000000000]
exitcond               (icmp             ) [ 000000000000000000000000000000]
j_mid2                 (select           ) [ 001111111111110000000000000000]
tmp_mid2_v             (select           ) [ 011111111111111111111111111110]
p_shl_mid1             (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl_cast_mid1        (zext             ) [ 000000000000000000000000000000]
p_shl1_mid1            (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl1_cast_mid1       (zext             ) [ 000000000000000000000000000000]
tmp_mid1               (sub              ) [ 000000000000000000000000000000]
tmp_mid2               (select           ) [ 000000000000000000000000000000]
tmp_6_mid2             (sext             ) [ 000000000000000000000000000000]
sum2                   (add              ) [ 000000000000000000000000000000]
eventSlice_addr        (getelementptr    ) [ 001111111111111111111111111110]
j_1                    (add              ) [ 011111111111111111111111111110]
zext_cast              (zext             ) [ 000000000000000000000000000000]
mul                    (mul              ) [ 000000000000000000000000000000]
tmp_10                 (partselect       ) [ 001011111111111100000000000000]
tmp_mid2_cast          (zext             ) [ 000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000000000000]
p_shl4_cast            (zext             ) [ 000000000000000000000000000000]
tmp_17                 (sub              ) [ 000000000000000000000000000000]
tmp_20_cast            (sext             ) [ 000000000000000000000000000000]
newIndex               (urem             ) [ 000000000000000000000000000000]
newIndex2_cast         (zext             ) [ 000000000000000000000000000000]
tmp_18                 (add              ) [ 001000000000001000000000000000]
tmp_21_cast            (sext             ) [ 000000000000000000000000000000]
glPLSlices_0_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_1_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_10_addr     (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_11_addr     (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_12_addr     (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_13_addr     (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_14_addr     (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_15_addr     (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_2_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_3_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_4_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_5_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_6_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_7_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_8_addr      (getelementptr    ) [ 001000000000000100000000000000]
glPLSlices_9_addr      (getelementptr    ) [ 001000000000000100000000000000]
arrayNo                (sext             ) [ 000000000000000000000000000000]
arrayNo_cast           (zext             ) [ 000000000000000000000000000000]
glPLSlices_0_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_1_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_2_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_3_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_4_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_5_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_6_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_7_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_8_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_9_load      (load             ) [ 000000000000000000000000000000]
glPLSlices_10_load     (load             ) [ 000000000000000000000000000000]
glPLSlices_11_load     (load             ) [ 000000000000000000000000000000]
glPLSlices_12_load     (load             ) [ 000000000000000000000000000000]
glPLSlices_13_load     (load             ) [ 000000000000000000000000000000]
glPLSlices_14_load     (load             ) [ 000000000000000000000000000000]
glPLSlices_15_load     (load             ) [ 000000000000000000000000000000]
tmp_7                  (mux              ) [ 001000000000000011111111000000]
tmp_11                 (urem             ) [ 000000000000000000000000000000]
tmp_12                 (icmp             ) [ 001000000000000000000010000000]
StgValue_172           (br               ) [ 000000000000000000000000000000]
eventSlice_addr_1_wr   (writereq         ) [ 000000000000000000000000000000]
StgValue_175           (br               ) [ 000000000000000000000000000000]
tmp_13                 (urem             ) [ 000000000000000000000000000000]
tmp_14                 (icmp             ) [ 001000000000000000000001111110]
StgValue_178           (br               ) [ 000000000000000000000000000000]
StgValue_179           (write            ) [ 000000000000000000000000000000]
StgValue_184           (specloopname     ) [ 000000000000000000000000000000]
StgValue_185           (specloopname     ) [ 000000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000000000000000000]
StgValue_187           (specpipeline     ) [ 000000000000000000000000000000]
empty                  (specregionend    ) [ 000000000000000000000000000000]
eventSlice_addr_1_wr_1 (writeresp        ) [ 000000000000000000000000000000]
StgValue_190           (br               ) [ 000000000000000000000000000000]
StgValue_191           (br               ) [ 011111111111111111111111111110]
StgValue_192           (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eventSlice">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eventSlice_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventSlice_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="glPLSlices_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glPLSlices_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="glPLSlices_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="glPLSlices_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="glPLSlices_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="glPLSlices_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="glPLSlices_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="glPLSlices_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="glPLSlices_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="glPLSlices_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="glPLSlices_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="glPLSlices_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="glPLSlices_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="glPLSlices_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="glPLSlices_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="copyToPSLoop_copyToP"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="eventSlice_offset_re_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventSlice_offset_re/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_writeresp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="20"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="eventSlice_addr_1_wr/22 eventSlice_addr_1_wr_1/24 "/>
</bind>
</comp>

<comp id="127" class="1004" name="StgValue_179_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="21"/>
<pin id="130" dir="0" index="2" bw="8" slack="8"/>
<pin id="131" dir="0" index="3" bw="1" slack="0"/>
<pin id="132" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_179/23 "/>
</bind>
</comp>

<comp id="136" class="1004" name="glPLSlices_0_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_0_addr/14 "/>
</bind>
</comp>

<comp id="143" class="1004" name="glPLSlices_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="14" slack="0"/>
<pin id="147" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_1_addr/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="glPLSlices_10_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="14" slack="0"/>
<pin id="154" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_10_addr/14 "/>
</bind>
</comp>

<comp id="157" class="1004" name="glPLSlices_11_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="14" slack="0"/>
<pin id="161" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_11_addr/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="glPLSlices_12_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_12_addr/14 "/>
</bind>
</comp>

<comp id="171" class="1004" name="glPLSlices_13_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="14" slack="0"/>
<pin id="175" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_13_addr/14 "/>
</bind>
</comp>

<comp id="178" class="1004" name="glPLSlices_14_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="14" slack="0"/>
<pin id="182" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_14_addr/14 "/>
</bind>
</comp>

<comp id="185" class="1004" name="glPLSlices_15_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="14" slack="0"/>
<pin id="189" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_15_addr/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="glPLSlices_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="14" slack="0"/>
<pin id="196" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_2_addr/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="glPLSlices_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="14" slack="0"/>
<pin id="203" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_3_addr/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="glPLSlices_4_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_4_addr/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="glPLSlices_5_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="14" slack="0"/>
<pin id="217" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_5_addr/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="glPLSlices_6_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="14" slack="0"/>
<pin id="224" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_6_addr/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="glPLSlices_7_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="14" slack="0"/>
<pin id="231" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_7_addr/14 "/>
</bind>
</comp>

<comp id="234" class="1004" name="glPLSlices_8_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="14" slack="0"/>
<pin id="238" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_8_addr/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="glPLSlices_9_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_9_addr/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_0_load/14 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_1_load/14 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_2_load/14 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_3_load/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_4_load/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_5_load/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_6_load/14 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_7_load/14 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_8_load/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_9_load/14 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_10_load/14 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_11_load/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="13" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_12_load/14 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="316" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_13_load/14 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_14_load/14 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="glPLSlices_15_load/14 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="j_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_shl_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_shl1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_shl1_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="12" slack="0"/>
<pin id="389" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond_flatten_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="16" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="indvar_flatten_next_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="i_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="exitcond_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="j_mid2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_mid2_v_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl_mid1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_shl_cast_mid1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_shl1_mid1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_shl1_cast_mid1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="12" slack="0"/>
<pin id="454" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_mid1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="0"/>
<pin id="459" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_mid2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="17" slack="0"/>
<pin id="465" dir="0" index="2" bw="17" slack="0"/>
<pin id="466" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_6_mid2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_mid2/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="0"/>
<pin id="477" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sum2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="17" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="eventSlice_addr_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eventSlice_addr/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="j_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="mul_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_10_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="18" slack="0"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="6" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="0" index="1" bw="9" slack="0"/>
<pin id="525" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_mid2_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="11"/>
<pin id="529" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/13 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="11"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_shl4_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="0"/>
<pin id="539" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/13 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_17_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_20_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="13" slack="0"/>
<pin id="549" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="newIndex2_cast_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2_cast/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_18_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_21_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="arrayNo_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="12"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo/15 "/>
</bind>
</comp>

<comp id="583" class="1004" name="arrayNo_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_7_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="0" index="3" bw="8" slack="0"/>
<pin id="592" dir="0" index="4" bw="8" slack="0"/>
<pin id="593" dir="0" index="5" bw="8" slack="0"/>
<pin id="594" dir="0" index="6" bw="8" slack="0"/>
<pin id="595" dir="0" index="7" bw="8" slack="0"/>
<pin id="596" dir="0" index="8" bw="8" slack="0"/>
<pin id="597" dir="0" index="9" bw="8" slack="0"/>
<pin id="598" dir="0" index="10" bw="8" slack="0"/>
<pin id="599" dir="0" index="11" bw="8" slack="0"/>
<pin id="600" dir="0" index="12" bw="8" slack="0"/>
<pin id="601" dir="0" index="13" bw="8" slack="0"/>
<pin id="602" dir="0" index="14" bw="8" slack="0"/>
<pin id="603" dir="0" index="15" bw="8" slack="0"/>
<pin id="604" dir="0" index="16" bw="8" slack="0"/>
<pin id="605" dir="0" index="17" bw="8" slack="0"/>
<pin id="606" dir="1" index="18" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_12_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="0" index="1" bw="9" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/21 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_14_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/22 "/>
</bind>
</comp>

<comp id="637" class="1005" name="eventSlice_offset_re_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eventSlice_offset_re "/>
</bind>
</comp>

<comp id="642" class="1005" name="exitcond_flatten_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="646" class="1005" name="indvar_flatten_next_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="652" class="1005" name="j_mid2_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_mid2_v_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="665" class="1005" name="eventSlice_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="20"/>
<pin id="667" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="eventSlice_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="j_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_10_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="12"/>
<pin id="678" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_18_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="14" slack="1"/>
<pin id="683" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="686" class="1005" name="glPLSlices_0_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="13" slack="1"/>
<pin id="688" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_0_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="glPLSlices_1_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="13" slack="1"/>
<pin id="693" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_1_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="glPLSlices_10_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="1"/>
<pin id="698" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_10_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="glPLSlices_11_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="13" slack="1"/>
<pin id="703" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_11_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="glPLSlices_12_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="1"/>
<pin id="708" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_12_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="glPLSlices_13_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="13" slack="1"/>
<pin id="713" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_13_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="glPLSlices_14_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="13" slack="1"/>
<pin id="718" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_14_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="glPLSlices_15_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="1"/>
<pin id="723" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_15_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="glPLSlices_2_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="1"/>
<pin id="728" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_2_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="glPLSlices_3_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="13" slack="1"/>
<pin id="733" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_3_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="glPLSlices_4_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="13" slack="1"/>
<pin id="738" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_4_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="glPLSlices_5_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="13" slack="1"/>
<pin id="743" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_5_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="glPLSlices_6_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="13" slack="1"/>
<pin id="748" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_6_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="glPLSlices_7_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="13" slack="1"/>
<pin id="753" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_7_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="glPLSlices_8_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="13" slack="1"/>
<pin id="758" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_8_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="glPLSlices_9_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="1"/>
<pin id="763" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_9_addr "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_7_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="8"/>
<pin id="768" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_12_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_14_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="90" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="92" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="94" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="135"><net_src comp="96" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="136" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="143" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="192" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="199" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="206" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="213" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="220" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="227" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="234" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="241" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="150" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="157" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="164" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="171" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="178" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="185" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="344" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="344" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="370" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="332" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="332" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="344" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="355" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="72" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="355" pin="4"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="410" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="404" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="344" pin="4"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="404" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="404" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="440" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="410" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="386" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="416" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="74" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="470" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="332" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="76" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="416" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="70" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="78" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="80" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="84" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="58" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="60" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="540"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="527" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="474" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="547" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="572"><net_src comp="561" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="573"><net_src comp="561" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="574"><net_src comp="561" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="575"><net_src comp="561" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="576"><net_src comp="561" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="577"><net_src comp="561" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="578"><net_src comp="561" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="579"><net_src comp="561" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="608"><net_src comp="248" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="609"><net_src comp="253" pin="2"/><net_sink comp="587" pin=2"/></net>

<net id="610"><net_src comp="258" pin="2"/><net_sink comp="587" pin=3"/></net>

<net id="611"><net_src comp="263" pin="2"/><net_sink comp="587" pin=4"/></net>

<net id="612"><net_src comp="268" pin="2"/><net_sink comp="587" pin=5"/></net>

<net id="613"><net_src comp="273" pin="2"/><net_sink comp="587" pin=6"/></net>

<net id="614"><net_src comp="278" pin="2"/><net_sink comp="587" pin=7"/></net>

<net id="615"><net_src comp="283" pin="2"/><net_sink comp="587" pin=8"/></net>

<net id="616"><net_src comp="288" pin="2"/><net_sink comp="587" pin=9"/></net>

<net id="617"><net_src comp="293" pin="2"/><net_sink comp="587" pin=10"/></net>

<net id="618"><net_src comp="298" pin="2"/><net_sink comp="587" pin=11"/></net>

<net id="619"><net_src comp="303" pin="2"/><net_sink comp="587" pin=12"/></net>

<net id="620"><net_src comp="308" pin="2"/><net_sink comp="587" pin=13"/></net>

<net id="621"><net_src comp="313" pin="2"/><net_sink comp="587" pin=14"/></net>

<net id="622"><net_src comp="318" pin="2"/><net_sink comp="587" pin=15"/></net>

<net id="623"><net_src comp="323" pin="2"/><net_sink comp="587" pin=16"/></net>

<net id="624"><net_src comp="583" pin="1"/><net_sink comp="587" pin=17"/></net>

<net id="629"><net_src comp="491" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="52" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="522" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="114" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="645"><net_src comp="392" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="398" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="655"><net_src comp="416" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="661"><net_src comp="424" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="668"><net_src comp="485" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="674"><net_src comp="497" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="679"><net_src comp="512" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="684"><net_src comp="555" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="689"><net_src comp="136" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="694"><net_src comp="143" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="699"><net_src comp="150" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="704"><net_src comp="157" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="709"><net_src comp="164" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="714"><net_src comp="171" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="719"><net_src comp="178" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="724"><net_src comp="185" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="729"><net_src comp="192" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="734"><net_src comp="199" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="739"><net_src comp="206" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="744"><net_src comp="213" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="749"><net_src comp="220" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="754"><net_src comp="227" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="759"><net_src comp="234" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="764"><net_src comp="241" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="769"><net_src comp="587" pin="18"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="774"><net_src comp="625" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="631" pin="2"/><net_sink comp="775" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eventSlice | {22 23 24 25 26 27 28 }
	Port: glPLSlices_0 | {}
	Port: glPLSlices_1 | {}
	Port: glPLSlices_2 | {}
	Port: glPLSlices_3 | {}
	Port: glPLSlices_4 | {}
	Port: glPLSlices_5 | {}
	Port: glPLSlices_6 | {}
	Port: glPLSlices_7 | {}
	Port: glPLSlices_8 | {}
	Port: glPLSlices_9 | {}
	Port: glPLSlices_10 | {}
	Port: glPLSlices_11 | {}
	Port: glPLSlices_12 | {}
	Port: glPLSlices_13 | {}
	Port: glPLSlices_14 | {}
	Port: glPLSlices_15 | {}
 - Input state : 
	Port: copyToPS : eventSlice | {}
	Port: copyToPS : eventSlice_offset | {1 }
	Port: copyToPS : glPLSlices_0 | {14 15 }
	Port: copyToPS : glPLSlices_1 | {14 15 }
	Port: copyToPS : glPLSlices_2 | {14 15 }
	Port: copyToPS : glPLSlices_3 | {14 15 }
	Port: copyToPS : glPLSlices_4 | {14 15 }
	Port: copyToPS : glPLSlices_5 | {14 15 }
	Port: copyToPS : glPLSlices_6 | {14 15 }
	Port: copyToPS : glPLSlices_7 | {14 15 }
	Port: copyToPS : glPLSlices_8 | {14 15 }
	Port: copyToPS : glPLSlices_9 | {14 15 }
	Port: copyToPS : glPLSlices_10 | {14 15 }
	Port: copyToPS : glPLSlices_11 | {14 15 }
	Port: copyToPS : glPLSlices_12 | {14 15 }
	Port: copyToPS : glPLSlices_13 | {14 15 }
	Port: copyToPS : glPLSlices_14 | {14 15 }
	Port: copyToPS : glPLSlices_15 | {14 15 }
  - Chain level:
	State 1
	State 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_s : 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_44 : 2
		i_3 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		p_shl_mid1 : 2
		p_shl_cast_mid1 : 3
		p_shl1_mid1 : 2
		p_shl1_cast_mid1 : 3
		tmp_mid1 : 4
		tmp_mid2 : 5
		tmp_6_mid2 : 6
		newIndex : 3
		sum2 : 7
		eventSlice_addr : 8
		tmp_11 : 1
		j_1 : 3
	State 3
		mul : 1
		tmp_10 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		p_shl4_cast : 1
		tmp_17 : 2
		tmp_20_cast : 3
		newIndex2_cast : 1
		tmp_18 : 4
	State 14
		glPLSlices_0_addr : 1
		glPLSlices_1_addr : 1
		glPLSlices_10_addr : 1
		glPLSlices_11_addr : 1
		glPLSlices_12_addr : 1
		glPLSlices_13_addr : 1
		glPLSlices_14_addr : 1
		glPLSlices_15_addr : 1
		glPLSlices_2_addr : 1
		glPLSlices_3_addr : 1
		glPLSlices_4_addr : 1
		glPLSlices_5_addr : 1
		glPLSlices_6_addr : 1
		glPLSlices_7_addr : 1
		glPLSlices_8_addr : 1
		glPLSlices_9_addr : 1
		glPLSlices_0_load : 2
		glPLSlices_1_load : 2
		glPLSlices_2_load : 2
		glPLSlices_3_load : 2
		glPLSlices_4_load : 2
		glPLSlices_5_load : 2
		glPLSlices_6_load : 2
		glPLSlices_7_load : 2
		glPLSlices_8_load : 2
		glPLSlices_9_load : 2
		glPLSlices_10_load : 2
		glPLSlices_11_load : 2
		glPLSlices_12_load : 2
		glPLSlices_13_load : 2
		glPLSlices_14_load : 2
		glPLSlices_15_load : 2
	State 15
		arrayNo_cast : 1
		tmp_7 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_12 : 1
		StgValue_172 : 2
	State 22
		tmp_14 : 1
		StgValue_178 : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_474            |    0    |   195   |   126   |
|   urem   |            grp_fu_491            |    0    |   635   |   487   |
|          |            grp_fu_522            |    0    |   635   |   487   |
|----------|----------------------------------|---------|---------|---------|
|          |    indvar_flatten_next_fu_398    |    0    |    0    |    23   |
|          |            i_3_fu_404            |    0    |    0    |    15   |
|    add   |            sum2_fu_480           |    0    |    0    |    39   |
|          |            j_1_fu_497            |    0    |    0    |    15   |
|          |           tmp_18_fu_555          |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_7_fu_587           |    0    |    0    |    65   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            mul_fu_506            |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_s_fu_386           |    0    |    0    |    23   |
|    sub   |          tmp_mid1_fu_456         |    0    |    0    |    23   |
|          |           tmp_17_fu_541          |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |      exitcond_flatten_fu_392     |    0    |    0    |    13   |
|   icmp   |          exitcond_fu_410         |    0    |    0    |    11   |
|          |           tmp_12_fu_625          |    0    |    0    |    13   |
|          |           tmp_14_fu_631          |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |           j_mid2_fu_416          |    0    |    0    |    8    |
|  select  |         tmp_mid2_v_fu_424        |    0    |    0    |    8    |
|          |          tmp_mid2_fu_462         |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|   read   | eventSlice_offset_re_read_fu_114 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_120       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_179_write_fu_127    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           p_shl_fu_362           |    0    |    0    |    0    |
|          |           p_shl1_fu_374          |    0    |    0    |    0    |
|bitconcatenate|         p_shl_mid1_fu_432        |    0    |    0    |    0    |
|          |        p_shl1_mid1_fu_444        |    0    |    0    |    0    |
|          |            tmp_fu_530            |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_shl_cast_fu_370        |    0    |    0    |    0    |
|          |        p_shl1_cast_fu_382        |    0    |    0    |    0    |
|          |      p_shl_cast_mid1_fu_440      |    0    |    0    |    0    |
|          |      p_shl1_cast_mid1_fu_452     |    0    |    0    |    0    |
|   zext   |         zext_cast_fu_503         |    0    |    0    |    0    |
|          |       tmp_mid2_cast_fu_527       |    0    |    0    |    0    |
|          |        p_shl4_cast_fu_537        |    0    |    0    |    0    |
|          |       newIndex2_cast_fu_551      |    0    |    0    |    0    |
|          |        arrayNo_cast_fu_583       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         tmp_6_mid2_fu_470        |    0    |    0    |    0    |
|   sext   |        tmp_20_cast_fu_547        |    0    |    0    |    0    |
|          |        tmp_21_cast_fu_561        |    0    |    0    |    0    |
|          |          arrayNo_fu_580          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|           tmp_10_fu_512          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |   1465  |   1478  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   eventSlice_addr_reg_665  |    8   |
|eventSlice_offset_re_reg_637|   32   |
|  exitcond_flatten_reg_642  |    1   |
|  glPLSlices_0_addr_reg_686 |   13   |
| glPLSlices_10_addr_reg_696 |   13   |
| glPLSlices_11_addr_reg_701 |   13   |
| glPLSlices_12_addr_reg_706 |   13   |
| glPLSlices_13_addr_reg_711 |   13   |
| glPLSlices_14_addr_reg_716 |   13   |
| glPLSlices_15_addr_reg_721 |   13   |
|  glPLSlices_1_addr_reg_691 |   13   |
|  glPLSlices_2_addr_reg_726 |   13   |
|  glPLSlices_3_addr_reg_731 |   13   |
|  glPLSlices_4_addr_reg_736 |   13   |
|  glPLSlices_5_addr_reg_741 |   13   |
|  glPLSlices_6_addr_reg_746 |   13   |
|  glPLSlices_7_addr_reg_751 |   13   |
|  glPLSlices_8_addr_reg_756 |   13   |
|  glPLSlices_9_addr_reg_761 |   13   |
|          i_reg_340         |    8   |
| indvar_flatten_next_reg_646|   16   |
|   indvar_flatten_reg_328   |   16   |
|         j_1_reg_671        |    8   |
|       j_mid2_reg_652       |    8   |
|          j_reg_351         |    8   |
|       tmp_10_reg_676       |    6   |
|       tmp_12_reg_771       |    1   |
|       tmp_14_reg_775       |    1   |
|       tmp_18_reg_681       |   14   |
|        tmp_7_reg_766       |    8   |
|     tmp_mid2_v_reg_658     |    8   |
+----------------------------+--------+
|            Total           |   351  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_120  |  p0  |   2  |   1  |    2   |
|    grp_access_fu_248   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_253   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_258   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_263   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_268   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_273   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_278   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_283   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_288   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_293   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_298   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_303   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_308   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_313   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_318   |  p0  |   2  |  13  |   26   ||    9    |
|    grp_access_fu_323   |  p0  |   2  |  13  |   26   ||    9    |
| indvar_flatten_reg_328 |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_474       |  p0  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   466  ||  33.611 ||   162   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1465  |  1478  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   33   |    -   |   162  |
|  Register |    -   |    -   |   351  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   33   |  1816  |  1640  |
+-----------+--------+--------+--------+--------+
