$date
	Sat Oct 22 19:20:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#708375
b10 !
1"
#708378
b10 &
b10 %
1$
#708379
0"
#708382
b1 &
1#
b1 %
#708386
b0 &
b0 %
0#
0$
#1620201
b11001 !
1"
#1620202
b11001 &
b11001 %
1$
#1620203
0"
#1620206
b1001100 &
b1001100 %
#1620210
b100110 &
b100110 %
#1620214
b10011 &
b10011 %
#1620218
b111010 &
b111010 %
#1620222
b11101 &
b11101 %
#1620226
b1011000 &
b1011000 %
#1620230
b101100 &
b101100 %
#1620234
b10110 &
b10110 %
#1620238
b1011 &
b1011 %
#1620242
b100010 &
b100010 %
#1620246
b10001 &
b10001 %
#1620250
b110100 &
b110100 %
#1620254
b11010 &
b11010 %
#1620258
b1101 &
b1101 %
#1620262
b101000 &
b101000 %
#1620266
b10100 &
b10100 %
#1620270
b1010 &
b1010 %
#1620274
b101 &
b101 %
#1620278
b10000 &
b10000 %
#1620282
b1000 &
b1000 %
#1620286
b100 &
b100 %
#1620290
b10 &
b10 %
#1620294
b1 &
1#
b1 %
#1620298
b0 &
b0 %
0#
0$
#2664118
b11 &
b11 %
1$
b11 !
1"
#2664119
0"
#2664122
b1010 &
b1010 %
#2664126
b101 &
b101 %
#2664130
b10000 &
b10000 %
#2664134
b1000 &
b1000 %
#2664138
b100 &
b100 %
#2664142
b10 &
b10 %
#2664146
b1 &
b1 %
1#
#2664150
b0 &
0#
b0 %
0$
#4500012
