Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 28 09:50:45 2022
| Host         : cisdcpl120 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Temp_sensor_control_sets_placed.rpt
| Design       : Temp_sensor
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------+-----------------------+------------------+----------------+--------------+
|     Clock Signal    |    Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------------+-----------------------+------------------+----------------+--------------+
|  CLK_reg_n_0        | led_temp[2]_i_1_n_0 |                       |                1 |              1 |         1.00 |
|  CLK_reg_n_0        | led_temp[1]         |                       |                1 |              1 |         1.00 |
|  seg_reg[3]_i_2_n_0 |                     |                       |                3 |              4 |         1.33 |
|  CLK_reg_n_0        |                     | SD_COUNTER[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  CLK_reg_n_0        |                     |                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG      |                     |                       |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG      |                     | CLK                   |                8 |             31 |         3.88 |
+---------------------+---------------------+-----------------------+------------------+----------------+--------------+


