# Details

Date : 2023-04-25 12:37:29

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 20 files,  448 codes, 4 comments, 50 blanks, all 502 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [src/ALU.v](/src/ALU.v) | Verilog | 24 | 0 | 4 | 28 |
| [src/Comp.v](/src/Comp.v) | Verilog | 6 | 0 | 1 | 7 |
| [src/Control.v](/src/Control.v) | Verilog | 69 | 0 | 2 | 71 |
| [src/ImmGen.v](/src/ImmGen.v) | Verilog | 10 | 0 | 1 | 11 |
| [src/Mux2to1.v](/src/Mux2to1.v) | Verilog | 6 | 0 | 1 | 7 |
| [src/Mux3to1.v](/src/Mux3to1.v) | Verilog | 6 | 0 | 1 | 7 |
| [src/PC.v](/src/PC.v) | Verilog | 19 | 0 | 1 | 20 |
| [src/RAM.v](/src/RAM.v) | Verilog | 33 | 0 | 3 | 36 |
| [src/ROM.v](/src/ROM.v) | Verilog | 17 | 4 | 3 | 24 |
| [src/Regs.v](/src/Regs.v) | Verilog | 25 | 0 | 4 | 29 |
| [src/cpu_top.v](/src/cpu_top.v) | Verilog | 95 | 0 | 12 | 107 |
| [src/tb/ALU_tb.v](/src/tb/ALU_tb.v) | Verilog | 21 | 0 | 4 | 25 |
| [src/tb/Control _tb copy.v](/src/tb/Control%20_tb%20copy.v) | Verilog | 11 | 0 | 2 | 13 |
| [src/tb/Control _tb.v](/src/tb/Control%20_tb.v) | Verilog | 11 | 0 | 2 | 13 |
| [src/tb/ImmGen_tb.v](/src/tb/ImmGen_tb.v) | Verilog | 14 | 0 | 0 | 14 |
| [src/tb/PC _tb.v](/src/tb/PC%20_tb.v) | Verilog | 10 | 0 | 1 | 11 |
| [src/tb/RAM_tb.v](/src/tb/RAM_tb.v) | Verilog | 20 | 0 | 1 | 21 |
| [src/tb/ROM_tb.v](/src/tb/ROM_tb.v) | Verilog | 13 | 0 | 1 | 14 |
| [src/tb/Regs_tb.v](/src/tb/Regs_tb.v) | Verilog | 29 | 0 | 6 | 35 |
| [src/tb/cpu_top_tb.v](/src/tb/cpu_top_tb.v) | Verilog | 9 | 0 | 0 | 9 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)