// Seed: 2564115868
module module_0 (
    input wire id_0
);
  logic id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wand  id_4,
    input  uwire id_5,
    output uwire id_6,
    output tri   id_7,
    input  wire  id_8,
    output wor   id_9,
    output wor   id_10,
    output wire  id_11
);
  wire [1 : 1] id_13;
  parameter id_14 = 1;
  assign id_6 = id_2;
  module_0 modCall_1 (id_8);
  assign id_7 = 1;
  wire id_15;
  ;
  logic id_16;
endmodule
