/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[63] | in_data[63]);
  assign celloutsig_1_16z = ~(celloutsig_1_14z | celloutsig_1_11z);
  assign celloutsig_1_17z = ~(celloutsig_1_10z[2] | celloutsig_1_2z[5]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z | in_data[104]);
  assign celloutsig_0_0z = in_data[43] | ~(in_data[52]);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(in_data[113]);
  assign celloutsig_1_5z = celloutsig_1_1z | ~(celloutsig_1_4z);
  assign celloutsig_1_6z = celloutsig_1_5z | ~(in_data[179]);
  assign celloutsig_0_8z = celloutsig_0_1z | ~(celloutsig_0_5z);
  assign celloutsig_0_9z = celloutsig_0_3z | ~(celloutsig_0_7z);
  assign celloutsig_0_25z = celloutsig_0_22z | ~(celloutsig_0_8z);
  assign celloutsig_0_28z = celloutsig_0_13z | ~(celloutsig_0_18z);
  reg [25:0] _12_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 26'h0000000;
    else _12_ <= { celloutsig_0_14z[7:3], celloutsig_0_5z, celloutsig_0_14z[1], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z };
  assign out_data[57:32] = _12_;
  assign celloutsig_1_1z = in_data[108:98] == { in_data[174:165], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[168:161] > { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_8z[15:13] > { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_8z[9:7] > { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z } > { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_11z = in_data[187:183] <= { celloutsig_1_2z[4], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_20z = { in_data[21:13], celloutsig_0_10z, celloutsig_0_16z } <= { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_7z = { in_data[60:47], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z } && { in_data[25:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = { in_data[25:17], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } && { in_data[71:62], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z } && in_data[37:30];
  assign celloutsig_0_11z = celloutsig_0_5z & ~(in_data[73]);
  assign celloutsig_0_18z = celloutsig_0_13z & ~(celloutsig_0_13z);
  assign celloutsig_1_8z = celloutsig_1_0z ? { in_data[165:159], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, 1'h1 } : { in_data[153:134], celloutsig_1_4z, 1'h0 };
  assign { celloutsig_0_14z[8:3], celloutsig_0_14z[1:0] } = celloutsig_0_2z ? { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z } : { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_7z = ~^ { in_data[157:141], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_4z = ~^ in_data[80:62];
  assign celloutsig_0_16z = ~^ { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_2z = ~^ in_data[58:56];
  assign celloutsig_1_0z = ~^ in_data[131:126];
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z } <<< in_data[126:117];
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_14z[1], celloutsig_0_0z, celloutsig_0_8z } <<< { celloutsig_0_14z[6:5], celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } >>> { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[152:147], celloutsig_1_1z } >>> in_data[117:111];
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_4z) | celloutsig_0_3z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[80]) | celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_1z & celloutsig_0_8z) | celloutsig_0_5z);
  assign celloutsig_0_22z = ~((celloutsig_0_1z & celloutsig_0_8z) | celloutsig_0_20z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_1z) | (celloutsig_1_0z & celloutsig_1_4z));
  assign celloutsig_0_14z[2] = celloutsig_0_5z;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
