`timescale 1ns / 1ps //sets the timescale for simulation
module counter(
  input logic CLK, //input clock
  input logic RST, //input reset
  output logic [3:0] COUNT //output count of 4 bits
);
  
  logic [3:0] temp; //temp variable for storing count
  always_ff @(posedge CLK or negedge RST) begin //sequential always block
    if(!RST) begin //checks if reset is active low
      COUNT <= 4'b0000; //resets the count to 0
    end else begin //if reset is not active
      temp <= COUNT; //stores current value of count into temp
      if(temp == 4'b1111) begin //checks if count reaches maximum value
        COUNT <= 4'b0000; //resets the count to 0
      end else begin //if count is not at maximum value
        COUNT <= temp + 1; //increments count by 1
      end
    end
  end
  
endmodule