TITLE: Low Power Verification

SKILLS: IT Software - Embedded

Job Description Â Send me Jobs like this Total Experience required: 6 9 years BS/MS EE, EC, or CS 4+ years of design verification experience 3+ years of OOP coding experience (VERA, System Verilog) and SV Assertions Strong Familiarity with Verification Methodologies such as OVM, UVM, or VMM Strong working experience in areas like low power simulations with UPF/CPF, low power management methodologies. Excellent Gate Level Simulation debugging skills using VCS/NCSIM/Verdi/ModelSim. Familiarity with Verilog and General Logic Design concepts Knowledge of system-level architecture including buses like AXI/AHB, bridges, AXI interconnects. Strong working knowledge of UNIX environment and scripting languages such as Perl or Python Excellent waveform debug skills using front end industry standard design tools like VCS, NCSIM, Verdi, ModelSim Experience using UNIX Revision Control tools - Subversion, RCS, CVS, Perforce and bug tracking tools such as Bugzilla and JIRA Experience in verifying multimillion gate chip designs from specifications to tape-out Excellent communication and presentation skills Demonstrate the ability to work with cross-functional teams Familiarity with processors and boot flow would be useful Familiarity with Software development flow including assembly and C is beneficial Salary: Not Disclosed by Recruiter Industry: Semiconductors / Electronics Functional Area: IT Software - Embedded , EDA , VLSI , ASIC , Chip Design Role Category:Programming & Design Role:Software Developer Keyskills System Verilog OVM UVM VMM VERA C Perl Axi Ahb Design Verification design validation design engineer verification design asic Desired Candidate Profile Education- UG: B.Tech/B.E. - Any Specialization, Electrical, Electronics/Telecommunication, Computers PG:M.Tech - Any Specialization, Electrical, Electronics/Telecommunication, Computers Company Profile: Confidential Confidential Download PPT Photo 1 Â View Contact Details