Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 06:33:59 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in/post_route_timing.rpt
| Design       : td_fused_top_td_fused_axi_in
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA/WADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA_D1/WADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB/WADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB_D1/WADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC/WADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC_D1/WADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMD/ADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMD_D1/ADR1
                                                              6.285         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMA/WADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMA_D1/WADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMB/WADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMB_D1/WADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMC/WADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMC_D1/WADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMD/ADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMD_D1/ADR1
                                                              6.286         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMA/WADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMA_D1/WADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMB/WADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMB_D1/WADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMC/WADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMC_D1/WADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMD/ADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMD_D1/ADR1
                                                              6.391         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA/WADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA_D1/WADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB/WADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB_D1/WADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC/WADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC_D1/WADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMD/ADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMD_D1/ADR1
                                                              6.413         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA/WADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA_D1/WADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB/WADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB_D1/WADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMC/WADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMC_D1/WADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMD/ADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMD_D1/ADR1
                                                              6.433         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA/WADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA_D1/WADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB/WADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB_D1/WADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMC/WADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMC_D1/WADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMD/ADR1
                                                              6.520         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMD_D1/ADR1
                                                              6.520         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA_D1/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB_D1/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC_D1/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMD/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMD_D1/WE
                                                              6.567         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA_D1/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB_D1/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMC/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMC_D1/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMD/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMD_D1/WE
                                                              6.574         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA_D1/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB_D1/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMC/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMC_D1/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMD/WE
                                                              6.581         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMD_D1/WE
                                                              6.581         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA/WADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMA_D1/WADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB/WADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMB_D1/WADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC/WADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMC_D1/WADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMD/ADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_0_5/RAMD_D1/ADR0
                                                              6.582         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA/WADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA_D1/WADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB/WADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB_D1/WADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC/WADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC_D1/WADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMD/ADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMD_D1/ADR0
                                                              6.586         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA/WADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA_D1/WADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB/WADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB_D1/WADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMC/WADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMC_D1/WADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMD/ADR0
                                                              6.590         
indvar_flatten_reg_198_reg[8]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMD_D1/ADR0
                                                              6.590         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMA/WE
                                                              6.591         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMA_D1/WE
                                                              6.591         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMB/WE
                                                              6.591         
indvar_flatten16_reg_187_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_0_5/RAMB_D1/WE
                                                              6.591         



