
---------- Begin Simulation Statistics ----------
final_tick                                 2977488000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170423                       # Simulator instruction rate (inst/s)
host_mem_usage                                1329960                       # Number of bytes of host memory used
host_op_rate                                   341418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.40                       # Real time elapsed on the host
host_tick_rate                              875237673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      579718                       # Number of instructions simulated
sim_ops                                       1161461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002977                       # Number of seconds simulated
sim_ticks                                  2977488000                       # Number of ticks simulated
system.cpu.Branches                            145841                       # Number of branches fetched
system.cpu.committedInsts                      579718                       # Number of instructions committed
system.cpu.committedOps                       1161461                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      142641                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            48                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       97722                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            38                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      763825                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           176                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2977488                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2977487.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads               708992                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              347366                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       104522                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  18612                       # Number of float alu accesses
system.cpu.num_fp_insts                         18612                       # number of float instructions
system.cpu.num_fp_register_reads                28110                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               12971                       # number of times the floating registers were written
system.cpu.num_func_calls                       28771                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1142012                       # Number of integer alu accesses
system.cpu.num_int_insts                      1142012                       # number of integer instructions
system.cpu.num_int_register_reads             2197432                       # number of times the integer registers were read
system.cpu.num_int_register_writes             905047                       # number of times the integer registers were written
system.cpu.num_load_insts                      142587                       # Number of load instructions
system.cpu.num_mem_refs                        240273                       # number of memory refs
system.cpu.num_store_insts                      97686                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  8172      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                    899076     77.41%     78.11% # Class of executed instruction
system.cpu.op_class::IntMult                      556      0.05%     78.16% # Class of executed instruction
system.cpu.op_class::IntDiv                      1362      0.12%     78.28% # Class of executed instruction
system.cpu.op_class::FloatAdd                     636      0.05%     78.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                      496      0.04%     78.37% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.37% # Class of executed instruction
system.cpu.op_class::SimdAlu                     2785      0.24%     78.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                       18      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1996      0.17%     78.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5674      0.49%     79.28% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.28% # Class of executed instruction
system.cpu.op_class::SimdShift                    428      0.04%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::MemRead                   140499     12.10%     91.41% # Class of executed instruction
system.cpu.op_class::MemWrite                   93974      8.09%     99.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2088      0.18%     99.68% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               3712      0.32%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1161472                       # Class of executed instruction
system.cpu.workload.numSyscalls                   117                       # Number of system calls
system.dynamic_cache.flushTicks                     0                       # Ticks taken to flush
system.dynamic_cache.numFlushes                     0                       # Number of Flushes Taken
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst           750218                       # number of demand (read+write) hits
system.icache.demand_hits::total               750218                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst          750218                       # number of overall hits
system.icache.overall_hits::total              750218                       # number of overall hits
system.icache.demand_misses::.cpu.inst          13607                       # number of demand (read+write) misses
system.icache.demand_misses::total              13607                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         13607                       # number of overall misses
system.icache.overall_misses::total             13607                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    746936000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    746936000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    746936000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    746936000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst       763825                       # number of demand (read+write) accesses
system.icache.demand_accesses::total           763825                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst       763825                       # number of overall (read+write) accesses
system.icache.overall_accesses::total          763825                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.017814                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.017814                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.017814                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.017814                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 54893.510693                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 54893.510693                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 54893.510693                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 54893.510693                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        13607                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         13607                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        13607                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        13607                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    719722000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    719722000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    719722000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    719722000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.017814                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.017814                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.017814                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.017814                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 52893.510693                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 52893.510693                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 52893.510693                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 52893.510693                       # average overall mshr miss latency
system.icache.replacements                      13351                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst          750218                       # number of ReadReq hits
system.icache.ReadReq_hits::total              750218                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         13607                       # number of ReadReq misses
system.icache.ReadReq_misses::total             13607                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    746936000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    746936000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst       763825                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total          763825                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.017814                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.017814                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 54893.510693                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 54893.510693                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        13607                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        13607                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    719722000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    719722000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017814                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.017814                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52893.510693                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 52893.510693                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               251.456661                       # Cycle average of tags in use
system.icache.tags.total_refs                  763825                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 13607                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 56.134710                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 80000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   251.456661                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982253                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982253                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses                777432                       # Number of tag accesses
system.icache.tags.data_accesses               777432                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               11878                       # Transaction distribution
system.membus.trans_dist::ReadResp              11878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2117                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        25873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        25873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       895680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       895680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  895680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer2.occupancy            22463000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           63488000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          583168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          177024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              760192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       583168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         583168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       135488                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           135488                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             9112                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2766                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                11878                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2117                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2117                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          195859060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           59454144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              255313204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     195859060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         195859060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        45504130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              45504130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        45504130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         195859060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          59454144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             300817333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      1177.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      9112.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2249.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.002066153750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            69                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            69                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                25552                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1091                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        11878                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        2117                       # Number of write requests accepted
system.mem_ctrl.readBursts                      11878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      2117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     517                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    940                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                646                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                907                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                928                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1098                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                848                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1636                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                840                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                494                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                727                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               316                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               424                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               444                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               965                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 31                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                223                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                132                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                126                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 76                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                54                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               114                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               123                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 6                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.72                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     114031000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    56805000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                327049750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10037.06                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28787.06                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      7330                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      906                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.98                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  11878                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  2117                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    11359                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      28                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      30                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      66                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      70                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      70                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      70                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      69                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4275                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     186.850058                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    128.317642                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    199.304074                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          2030     47.49%     47.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1191     27.86%     75.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          444     10.39%     85.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          257      6.01%     91.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          143      3.35%     95.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           57      1.33%     96.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           50      1.17%     97.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           32      0.75%     98.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           71      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4275                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      164.579710                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      91.014576                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     263.834084                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63              24     34.78%     34.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127            23     33.33%     68.12% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191           10     14.49%     82.61% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            2      2.90%     85.51% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            3      4.35%     89.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      1.45%     91.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            2      2.90%     94.20% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::576-639            1      1.45%     95.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-831            1      1.45%     97.10% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1088-1151            1      1.45%     98.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1728-1791            1      1.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             69                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.811594                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.784150                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.974308                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                40     57.97%     57.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      2.90%     60.87% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                27     39.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             69                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  727104                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    33088                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    74240                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   760192                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                135488                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        244.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         24.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     255.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      45.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.19                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     2977389000                       # Total gap between requests
system.mem_ctrl.avgGap                      212746.62                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       583168                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       143936                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        74240                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 195859059.717453092337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 48341420.687505707145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 24933769.674302633852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         9112                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2766                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         2117                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    256780500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     70269250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  68881546500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28180.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25404.65                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  32537338.92                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     65.69                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               9132060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               4831035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             28302960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             1832220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      234792480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         952454610                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         341288640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          1572634005                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         528.174758                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE    878268750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF     99320000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1999899250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              21462840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              11392590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             52814580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             4222980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      234792480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1213214790                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         121701120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          1659601380                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         557.383063                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE    306115250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF     99320000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   2572052750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           235016                       # number of demand (read+write) hits
system.dcache.demand_hits::total               235016                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          235088                       # number of overall hits
system.dcache.overall_hits::total              235088                       # number of overall hits
system.dcache.demand_misses::.cpu.data           5069                       # number of demand (read+write) misses
system.dcache.demand_misses::total               5069                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          5264                       # number of overall misses
system.dcache.overall_misses::total              5264                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    217480000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    217480000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    230753000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    230753000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       240085                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           240085                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       240352                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          240352                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.021113                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.021113                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.021901                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.021901                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 42903.925824                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 42903.925824                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 43836.056231                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 43836.056231                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            2707                       # number of writebacks
system.dcache.writebacks::total                  2707                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         5069                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          5069                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         5264                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         5264                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    207342000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    207342000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    220225000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    220225000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.021113                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.021113                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.021901                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.021901                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 40903.925824                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 40903.925824                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 41836.056231                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 41836.056231                       # average overall mshr miss latency
system.dcache.replacements                       5008                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          138547                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              138547                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          3827                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              3827                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    152669000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    152669000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       142374                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          142374                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.026880                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.026880                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 39892.605174                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 39892.605174                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         3827                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         3827                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    145015000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    145015000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026880                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.026880                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37892.605174                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 37892.605174                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data          96469                       # number of WriteReq hits
system.dcache.WriteReq_hits::total              96469                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         1242                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             1242                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data     64811000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total     64811000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data        97711                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total          97711                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012711                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012711                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 52182.769726                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 52182.769726                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         1242                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         1242                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data     62327000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total     62327000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012711                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012711                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50182.769726                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 50182.769726                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            72                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                72                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          195                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             195                       # number of SoftPFReq misses
system.dcache.SoftPFReq_miss_latency::.cpu.data     13273000                       # number of SoftPFReq miss cycles
system.dcache.SoftPFReq_miss_latency::total     13273000                       # number of SoftPFReq miss cycles
system.dcache.SoftPFReq_accesses::.cpu.data          267                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           267                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.730337                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.730337                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_miss_latency::.cpu.data 68066.666667                       # average SoftPFReq miss latency
system.dcache.SoftPFReq_avg_miss_latency::total 68066.666667                       # average SoftPFReq miss latency
system.dcache.SoftPFReq_mshr_misses::.cpu.data          195                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          195                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12883000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     12883000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.730337                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.730337                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66066.666667                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 66066.666667                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               251.449480                       # Cycle average of tags in use
system.dcache.tags.total_refs                  240352                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  5264                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 45.659574                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                167000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   251.449480                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982225                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982225                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                245616                       # Number of tag accesses
system.dcache.tags.data_accesses               245616                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            4495                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2498                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6993                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           4495                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2498                       # number of overall hits
system.l2cache.overall_hits::total               6993                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          9112                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2766                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             11878                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         9112                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2766                       # number of overall misses
system.l2cache.overall_misses::total            11878                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    624527000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    176659000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    801186000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    624527000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    176659000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    801186000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        13607                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         5264                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           18871                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        13607                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         5264                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          18871                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.669655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.525456                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.629431                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.669655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.525456                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.629431                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68538.959614                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63868.040492                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67451.254420                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68538.959614                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63868.040492                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67451.254420                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2117                       # number of writebacks
system.l2cache.writebacks::total                 2117                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         9112                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2766                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        11878                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         9112                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2766                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        11878                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    606303000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    171127000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    777430000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    606303000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    171127000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    777430000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.669655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.525456                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.629431                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.669655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.525456                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.629431                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66538.959614                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61868.040492                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65451.254420                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66538.959614                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61868.040492                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 65451.254420                       # average overall mshr miss latency
system.l2cache.replacements                     13256                       # number of replacements
system.l2cache.ReadReq_hits::.cpu.inst           4495                       # number of ReadReq hits
system.l2cache.ReadReq_hits::.cpu.data           2498                       # number of ReadReq hits
system.l2cache.ReadReq_hits::total               6993                       # number of ReadReq hits
system.l2cache.ReadReq_misses::.cpu.inst         9112                       # number of ReadReq misses
system.l2cache.ReadReq_misses::.cpu.data         2766                       # number of ReadReq misses
system.l2cache.ReadReq_misses::total            11878                       # number of ReadReq misses
system.l2cache.ReadReq_miss_latency::.cpu.inst    624527000                       # number of ReadReq miss cycles
system.l2cache.ReadReq_miss_latency::.cpu.data    176659000                       # number of ReadReq miss cycles
system.l2cache.ReadReq_miss_latency::total    801186000                       # number of ReadReq miss cycles
system.l2cache.ReadReq_accesses::.cpu.inst        13607                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::.cpu.data         5264                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::total          18871                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_miss_rate::.cpu.inst     0.669655                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_miss_rate::.cpu.data     0.525456                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_miss_rate::total      0.629431                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_avg_miss_latency::.cpu.inst 68538.959614                       # average ReadReq miss latency
system.l2cache.ReadReq_avg_miss_latency::.cpu.data 63868.040492                       # average ReadReq miss latency
system.l2cache.ReadReq_avg_miss_latency::total 67451.254420                       # average ReadReq miss latency
system.l2cache.ReadReq_mshr_misses::.cpu.inst         9112                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_misses::.cpu.data         2766                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_misses::total        11878                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_miss_latency::.cpu.inst    606303000                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_latency::.cpu.data    171127000                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_latency::total    777430000                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_rate::.cpu.inst     0.669655                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_mshr_miss_rate::.cpu.data     0.525456                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_mshr_miss_rate::total     0.629431                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66538.959614                       # average ReadReq mshr miss latency
system.l2cache.ReadReq_avg_mshr_miss_latency::.cpu.data 61868.040492                       # average ReadReq mshr miss latency
system.l2cache.ReadReq_avg_mshr_miss_latency::total 65451.254420                       # average ReadReq mshr miss latency
system.l2cache.WritebackDirty_hits::.writebacks         2707                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2707                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2707                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2707                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              500.562349                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  21578                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13768                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.567257                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    61.760967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   345.062102                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    93.739280                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.120627                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.673949                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.183085                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.977661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                35346                       # Number of tag accesses
system.l2cache.tags.data_accesses               35346                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadReq                18871                       # Transaction distribution
system.l2bar.trans_dist::ReadResp               18871                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          2707                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        13235                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        27214                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   40449                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side       510144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       870848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  1380992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            68035000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             32406000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            26320000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2977488000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   2977488000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
