// Seed: 1154021175
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3
);
  assign module_2.id_13 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    input  wand  id_2,
    output tri   id_3,
    input  uwire id_4,
    input  wor   id_5[1 : -1 'b0]
);
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_5
  );
  parameter id_7 = 1;
  assign id_1 = id_4;
  assign id_1 = id_7;
endmodule
module module_2 #(
    parameter id_11 = 32'd53
) (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    output uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    input tri id_10
    , id_22,
    input wor _id_11,
    input wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    output wand id_15,
    output uwire id_16,
    output tri1 id_17,
    output wor id_18,
    input tri0 id_19,
    input supply1 id_20
);
  assign id_2 = -1 & -1;
  always id_22 <= id_3 == 1;
  logic id_23;
  logic [id_11 : -1 'b0 ^  1 'b0] id_24;
  ;
  logic id_25;
  assign id_18 = id_19;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14
  );
endmodule
