DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "Sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3062,0
)
(Instance
name "U_2"
duLibraryName "Gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3160,0
)
(Instance
name "U_3"
duLibraryName "Gates"
duName "and2inv1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3359,0
)
(Instance
name "shiftreg0"
duLibraryName "SPI"
duName "spiSlave_shiftreg"
elements [
(GiElement
name "spi_wbits"
type "integer"
value "	spi_wbits				 "
)
(GiElement
name "spi_CPHA"
type "integer range 0 to 1"
value "	spi_CPHA				 "
)
]
mwi 0
uid 3631,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\OBC\\libs\\SPI\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\OBC\\libs\\SPI\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\OBC\\libs\\SPI\\hds\\spi@slave\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\OBC\\libs\\SPI\\hds\\spi@slave\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\OBC\\libs\\SPI\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\OBC\\libs\\SPI\\hds\\spi@slave"
)
(vvPair
variable "d_logical"
value "C:\\work\\OBC\\libs\\SPI\\hds\\spiSlave"
)
(vvPair
variable "date"
value "15.07.2020"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "15"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "spiSlave"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "student"
)
(vvPair
variable "graphical_source_date"
value "15.07.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "graphical_source_time"
value "14:42:17"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SPI"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/SPI"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/hevs/work"
)
(vvPair
variable "library_downstream_Synplify"
value "$HDS_PROJECT_DIR/hevs/synplify"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "spiSlave"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\work\\OBC\\libs\\SPI\\hds\\spi@slave\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\OBC\\libs\\SPI\\hds\\spiSlave\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:42:17"
)
(vvPair
variable "unit"
value "spiSlave"
)
(vvPair
variable "user"
value "student"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 285,0
optionalChildren [
*1 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 90
xt "32500,37625,34000,38375"
)
(Line
uid 26,0
sl 0
ro 90
xt "32000,38000,32500,38000"
pts [
"32500,38000"
"32000,38000"
]
)
]
)
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "35000,37500,36500,38500"
st "CS"
blo "35000,38300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 35,0
decl (Decl
n "CS"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,38500,2800"
st "CS                : std_ulogic"
)
)
*3 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "32500,31625,34000,32375"
)
(Line
uid 40,0
sl 0
ro 270
xt "32000,32000,32500,32000"
pts [
"32000,32000"
"32500,32000"
]
)
]
)
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "35000,31500,37400,32500"
st "MISO"
blo "35000,32300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "MISO"
t "std_ulogic"
o 8
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,38500,8400"
st "MISO              : std_ulogic"
)
)
*5 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "32500,29625,34000,30375"
)
(Line
uid 54,0
sl 0
ro 90
xt "32000,30000,32500,30000"
pts [
"32500,30000"
"32000,30000"
]
)
]
)
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "35000,29500,37400,30500"
st "MOSI"
blo "35000,30300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 63,0
decl (Decl
n "MOSI"
t "std_ulogic"
o 2
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,38500,3600"
st "MOSI              : std_ulogic"
)
)
*7 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "60500,34625,62000,35375"
)
(Line
uid 82,0
sl 0
ro 90
xt "60000,35000,60500,35000"
pts [
"60500,35000"
"60000,35000"
]
)
]
)
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "63000,34500,64900,35500"
st "sClk"
blo "63000,35300"
tm "WireNameMgr"
)
)
)
*8 (PortIoIn
uid 124,0
shape (CompositeShape
uid 125,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 126,0
sl 0
ro 270
xt "-4000,29625,-2500,30375"
)
(Line
uid 127,0
sl 0
ro 270
xt "-2500,30000,-2000,30000"
pts [
"-2500,30000"
"-2000,30000"
]
)
]
)
tg (WTG
uid 128,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 129,0
va (VaSet
)
xt "-17900,29500,-5000,30500"
st "tx_data : (spi_wbits-1 DOWNTO 0)"
ju 2
blo "-5000,30300"
tm "WireNameMgr"
)
)
)
*9 (PortIoIn
uid 141,0
shape (CompositeShape
uid 142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 143,0
sl 0
ro 270
xt "-4000,31625,-2500,32375"
)
(Line
uid 144,0
sl 0
ro 270
xt "-2500,32000,-2000,32000"
pts [
"-2500,32000"
"-2000,32000"
]
)
]
)
tg (WTG
uid 145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
)
xt "-10000,31500,-5000,32500"
st "tx_data_valid"
ju 2
blo "-5000,32300"
tm "WireNameMgr"
)
)
)
*10 (PortIoOut
uid 155,0
shape (CompositeShape
uid 156,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 157,0
sl 0
ro 90
xt "-4000,33625,-2500,34375"
)
(Line
uid 158,0
sl 0
ro 90
xt "-2500,34000,-2000,34000"
pts [
"-2000,34000"
"-2500,34000"
]
)
]
)
tg (WTG
uid 159,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "-11800,33500,-5000,34700"
st "tx_data_rd"
ju 2
blo "-5000,34500"
tm "WireNameMgr"
)
)
)
*11 (PortIoOut
uid 169,0
shape (CompositeShape
uid 170,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 171,0
sl 0
ro 90
xt "-4000,37625,-2500,38375"
)
(Line
uid 172,0
sl 0
ro 90
xt "-2500,38000,-2000,38000"
pts [
"-2000,38000"
"-2500,38000"
]
)
]
)
tg (WTG
uid 173,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "-18000,37500,-5000,38500"
st "rx_data : (spi_wbits-1 DOWNTO 0)"
ju 2
blo "-5000,38300"
tm "WireNameMgr"
)
)
)
*12 (PortIoOut
uid 200,0
shape (CompositeShape
uid 201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 202,0
sl 0
ro 90
xt "-4000,39625,-2500,40375"
)
(Line
uid 203,0
sl 0
ro 90
xt "-2500,40000,-2000,40000"
pts [
"-2000,40000"
"-2500,40000"
]
)
]
)
tg (WTG
uid 204,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205,0
va (VaSet
)
xt "-9400,39500,-5000,40500"
st "rx_data_wr"
ju 2
blo "-5000,40300"
tm "WireNameMgr"
)
)
)
*13 (Grouping
uid 242,0
optionalChildren [
*14 (CommentText
uid 244,0
shape (Rectangle
uid 245,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,-1000,2000,0"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 246,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,-1000,-5000,0"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 247,0
shape (Rectangle
uid 248,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "2000,-5000,6000,-4000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 249,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "2200,-5000,5200,-4000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 250,0
shape (Rectangle
uid 251,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,-3000,2000,-2000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 252,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,-3000,-4800,-2000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 253,0
shape (Rectangle
uid 254,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-19000,-3000,-15000,-2000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 255,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-18800,-3000,-16700,-2000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 256,0
shape (Rectangle
uid 257,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "2000,-4000,22000,0"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 258,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "2200,-3800,11600,-2800"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 259,0
shape (Rectangle
uid 260,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "6000,-5000,22000,-4000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 261,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "6200,-5000,7800,-4000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 262,0
shape (Rectangle
uid 263,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-19000,-5000,2000,-3000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 264,0
va (VaSet
fg "32768,0,0"
)
xt "-11100,-4500,-5900,-3500"
st "
HES-SO//VS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 265,0
shape (Rectangle
uid 266,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-19000,-2000,-15000,-1000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 267,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-18800,-2000,-16700,-1000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 268,0
shape (Rectangle
uid 269,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-19000,-1000,-15000,0"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 270,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-18800,-1000,-16100,0"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 271,0
shape (Rectangle
uid 272,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-15000,-2000,2000,-1000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 273,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-14800,-2000,-7600,-1000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 243,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-19000,-5000,22000,0"
)
oxt "14000,66000,55000,71000"
)
*24 (Net
uid 2094,0
decl (Decl
n "sClk"
t "std_ulogic"
o 5
suid 49,0
)
declText (MLText
uid 2095,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,38500,6000"
st "sClk              : std_ulogic"
)
)
*25 (Net
uid 2572,0
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(spi_wbits-1 DOWNTO 0)"
o 6
suid 67,0
)
declText (MLText
uid 2573,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,53500,6800"
st "tx_data           : std_ulogic_vector(spi_wbits-1 DOWNTO 0)"
)
)
*26 (Net
uid 2574,0
decl (Decl
n "tx_data_valid"
t "std_ulogic"
o 7
suid 68,0
)
declText (MLText
uid 2575,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,38500,7600"
st "tx_data_valid     : std_ulogic"
)
)
*27 (Net
uid 2576,0
decl (Decl
n "tx_data_rd"
t "std_ulogic"
o 12
suid 69,0
)
declText (MLText
uid 2577,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,38500,11600"
st "tx_data_rd        : std_ulogic"
)
)
*28 (Net
uid 2578,0
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(spi_wbits-1 DOWNTO 0)"
o 10
suid 70,0
)
declText (MLText
uid 2579,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,53500,10000"
st "rx_data           : std_ulogic_vector(spi_wbits-1 DOWNTO 0)"
)
)
*29 (Net
uid 2580,0
decl (Decl
n "rx_data_wr"
t "std_ulogic"
o 11
suid 71,0
)
declText (MLText
uid 2581,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,38500,10800"
st "rx_data_wr        : std_ulogic"
)
)
*30 (PortIoIn
uid 2694,0
shape (CompositeShape
uid 2695,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2696,0
sl 0
ro 270
xt "-4000,50625,-2500,51375"
)
(Line
uid 2697,0
sl 0
ro 270
xt "-2500,51000,-2000,51000"
pts [
"-2500,51000"
"-2000,51000"
]
)
]
)
tg (WTG
uid 2698,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2699,0
va (VaSet
)
xt "-7100,50500,-5000,51500"
st "clock"
ju 2
blo "-5000,51300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 2706,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 72,0
)
declText (MLText
uid 2707,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,38500,4400"
st "clock             : std_ulogic"
)
)
*32 (PortIoIn
uid 2739,0
shape (CompositeShape
uid 2740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2741,0
sl 0
ro 270
xt "-4000,52625,-2500,53375"
)
(Line
uid 2742,0
sl 0
ro 270
xt "-2500,53000,-2000,53000"
pts [
"-2500,53000"
"-2000,53000"
]
)
]
)
tg (WTG
uid 2743,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2744,0
va (VaSet
)
xt "-7100,52500,-5000,53500"
st "reset"
ju 2
blo "-5000,53300"
tm "WireNameMgr"
)
)
)
*33 (SaComponent
uid 3062,0
optionalChildren [
*34 (CptPort
uid 3045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3046,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55000,34625,55750,35375"
)
tg (CPTG
uid 3047,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3048,0
va (VaSet
)
xt "53000,34500,54000,35500"
st "D"
ju 2
blo "54000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*35 (CptPort
uid 3049,0
optionalChildren [
*36 (FFT
pts [
"54250,39000"
"55000,38625"
"55000,39375"
]
uid 3053,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,38625,55000,39375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3050,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "55000,38625,55750,39375"
)
tg (CPTG
uid 3051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3052,0
va (VaSet
)
xt "52100,38600,54000,39600"
st "CLK"
ju 2
blo "54000,39400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
suid 2,0
)
)
)
*37 (CptPort
uid 3054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3055,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "51625,41000,52375,41750"
)
tg (CPTG
uid 3056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3057,0
va (VaSet
)
xt "51000,40000,53000,41000"
st "CLR"
blo "51000,40800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*38 (CptPort
uid 3058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3059,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "48250,34625,49000,35375"
)
tg (CPTG
uid 3060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3061,0
va (VaSet
)
xt "50000,34500,51000,35500"
st "Q"
blo "50000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 3063,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,33000,55000,41000"
)
showPorts 0
oxt "33000,15000,39000,23000"
ttg (MlTextGroup
uid 3064,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 3065,0
va (VaSet
font "Arial,8,1"
)
xt "49600,35700,54300,36700"
st "Sequential"
blo "49600,36500"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 3066,0
va (VaSet
font "Arial,8,1"
)
xt "49600,36700,51600,37700"
st "DFF"
blo "49600,37500"
tm "CptNameMgr"
)
*41 (Text
uid 3067,0
va (VaSet
font "Arial,8,1"
)
xt "49600,37700,51400,38700"
st "U_0"
blo "49600,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3068,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3069,0
text (MLText
uid 3070,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "56000,41600,73000,42400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3071,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,39250,50750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*42 (Net
uid 3107,0
decl (Decl
n "reset"
t "std_uLogic"
o 4
suid 75,0
)
declText (MLText
uid 3108,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,38500,5200"
st "reset             : std_uLogic"
)
)
*43 (Net
uid 3137,0
decl (Decl
n "sClk_d"
t "std_uLogic"
o 14
suid 77,0
)
declText (MLText
uid 3138,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,42000,14200"
st "SIGNAL sClk_d            : std_uLogic"
)
)
*44 (SaComponent
uid 3160,0
optionalChildren [
*45 (CptPort
uid 3147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3148,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42000,31625,42750,32375"
)
tg (CPTG
uid 3149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3150,0
va (VaSet
isHidden 1
)
xt "157750,31600,163850,32600"
st "in1 : std_uLogic"
ju 2
blo "163850,32400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*46 (CptPort
uid 3151,0
optionalChildren [
*47 (Circle
uid 3155,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,33625,42750,34375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3152,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42750,33625,43500,34375"
)
tg (CPTG
uid 3153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3154,0
va (VaSet
isHidden 1
)
xt "159250,33600,165350,34600"
st "in2 : std_uLogic"
ju 2
blo "165350,34400"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 2,0
)
)
)
*48 (CptPort
uid 3156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3157,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38300,32625,39050,33375"
)
tg (CPTG
uid 3158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3159,0
va (VaSet
isHidden 1
)
xt "146850,32550,153350,33550"
st "out1 : std_uLogic"
blo "146850,33350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
suid 3,0
)
)
)
]
shape (And
uid 3161,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,31000,42000,35000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 3162,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 3163,0
va (VaSet
font "Arial,8,1"
)
xt "39600,35700,42100,36700"
st "Gates"
blo "39600,36500"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 3164,0
va (VaSet
font "Arial,8,1"
)
xt "39600,36700,43400,37700"
st "and2inv1"
blo "39600,37500"
tm "CptNameMgr"
)
*51 (Text
uid 3165,0
va (VaSet
font "Arial,8,1"
)
xt "39600,37700,41400,38700"
st "U_2"
blo "39600,38500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3166,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3167,0
text (MLText
uid 3168,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,38600,52000,39400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3169,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,33250,40750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*52 (Net
uid 3170,0
decl (Decl
n "out1"
t "std_uLogic"
o 13
suid 78,0
)
declText (MLText
uid 3171,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,42000,13400"
st "SIGNAL out1              : std_uLogic"
)
)
*53 (SaComponent
uid 3359,0
optionalChildren [
*54 (CptPort
uid 3369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3370,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42000,39625,42750,40375"
)
tg (CPTG
uid 3371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3372,0
va (VaSet
isHidden 1
)
xt "157750,39600,163850,40600"
st "in1 : std_uLogic"
ju 2
blo "163850,40400"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*55 (CptPort
uid 3373,0
optionalChildren [
*56 (Circle
uid 3377,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,41625,42750,42375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3374,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42750,41625,43500,42375"
)
tg (CPTG
uid 3375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3376,0
va (VaSet
isHidden 1
)
xt "159250,41600,165350,42600"
st "in2 : std_uLogic"
ju 2
blo "165350,42400"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*57 (CptPort
uid 3378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3379,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38300,40625,39050,41375"
)
tg (CPTG
uid 3380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3381,0
va (VaSet
isHidden 1
)
xt "146850,40550,153350,41550"
st "out1 : std_uLogic"
blo "146850,41350"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 3
)
)
)
]
shape (And
uid 3360,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,39000,42000,43000"
)
showPorts 0
oxt "33000,13000,40000,19000"
ttg (MlTextGroup
uid 3361,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 3362,0
va (VaSet
font "Arial,8,1"
)
xt "39600,43700,42100,44700"
st "Gates"
blo "39600,44500"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 3363,0
va (VaSet
font "Arial,8,1"
)
xt "39600,44700,43400,45700"
st "and2inv1"
blo "39600,45500"
tm "CptNameMgr"
)
*60 (Text
uid 3364,0
va (VaSet
font "Arial,8,1"
)
xt "39600,45700,41400,46700"
st "U_3"
blo "39600,46500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3365,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3366,0
text (MLText
uid 3367,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "35000,46600,52000,47400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 3368,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,41250,40750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
)
archFileType "UNKNOWN"
)
*61 (Net
uid 3470,0
decl (Decl
n "sClk_fe"
t "std_ulogic"
o 15
suid 80,0
)
declText (MLText
uid 3471,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,42000,15000"
st "SIGNAL sClk_fe           : std_ulogic"
)
)
*62 (SaComponent
uid 3631,0
optionalChildren [
*63 (CptPort
uid 3579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,43625,8000,44375"
)
tg (CPTG
uid 3581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3582,0
va (VaSet
)
xt "9000,43500,12500,44500"
st "clock_spi"
blo "9000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "clock_spi"
t "std_ulogic"
o 5
suid 1,0
)
)
)
*64 (CptPort
uid 3583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3584,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,37625,24750,38375"
)
tg (CPTG
uid 3585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3586,0
va (VaSet
)
xt "21500,37500,23000,38500"
st "CS"
ju 2
blo "23000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "CS"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*65 (CptPort
uid 3587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,31625,24750,32375"
)
tg (CPTG
uid 3589,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3590,0
va (VaSet
)
xt "20600,31500,23000,32500"
st "MISO"
ju 2
blo "23000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MISO"
t "std_ulogic"
o 9
suid 3,0
)
)
)
*66 (CptPort
uid 3591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3592,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,29625,24750,30375"
)
tg (CPTG
uid 3593,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3594,0
va (VaSet
)
xt "20600,29500,23000,30500"
st "MOSI"
ju 2
blo "23000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*67 (CptPort
uid 3595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,45625,8000,46375"
)
tg (CPTG
uid 3597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3598,0
va (VaSet
)
xt "9000,45500,11100,46500"
st "reset"
blo "9000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 5,0
)
)
)
*68 (CptPort
uid 3599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,29625,8000,30375"
)
tg (CPTG
uid 3601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3602,0
va (VaSet
)
xt "9000,29500,11400,30500"
st "data_i"
blo "9000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_ulogic_vector"
b "(spi_wbits-1 DOWNTO 0)"
o 6
suid 7,0
)
)
)
*69 (CptPort
uid 3603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3604,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,33625,8000,34375"
)
tg (CPTG
uid 3605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3606,0
va (VaSet
)
xt "9000,33500,12500,34500"
st "data_i_re"
blo "9000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_i_re"
t "std_ulogic"
o 10
suid 8,0
)
)
)
*70 (CptPort
uid 3607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,31625,8000,32375"
)
tg (CPTG
uid 3609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3610,0
va (VaSet
)
xt "9000,31500,13700,32500"
st "data_i_valid"
blo "9000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i_valid"
t "std_ulogic"
o 7
suid 9,0
)
)
)
*71 (CptPort
uid 3611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3612,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,37625,8000,38375"
)
tg (CPTG
uid 3613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3614,0
va (VaSet
)
xt "9000,37500,11600,38500"
st "data_o"
blo "9000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_ulogic_vector"
b "(spi_wbits-1 DOWNTO 0)"
o 11
suid 10,0
)
)
)
*72 (CptPort
uid 3615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3616,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,39625,8000,40375"
)
tg (CPTG
uid 3617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3618,0
va (VaSet
)
xt "9000,39500,13900,40500"
st "data_o_valid"
blo "9000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o_valid"
t "std_ulogic"
o 12
suid 11,0
)
)
)
*73 (CptPort
uid 3619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3620,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,33625,24750,34375"
)
tg (CPTG
uid 3621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3622,0
va (VaSet
)
xt "19900,33500,23000,34500"
st "SCK_re"
ju 2
blo "23000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "SCK_re"
t "std_ulogic"
o 4
suid 14,0
)
)
)
*74 (CptPort
uid 3623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3624,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24000,35625,24750,36375"
)
tg (CPTG
uid 3625,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3626,0
va (VaSet
)
xt "20000,35500,23000,36500"
st "SCK_fe"
ju 2
blo "23000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "SCK_fe"
t "std_ulogic"
o 3
suid 16,0
)
)
)
*75 (CptPort
uid 3627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3628,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,35625,8000,36375"
)
tg (CPTG
uid 3629,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3630,0
va (VaSet
)
xt "9000,35500,15800,36500"
st "data_transfer_end"
blo "9000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_transfer_end"
t "std_ulogic"
o 13
suid 18,0
)
)
)
]
shape (Rectangle
uid 3632,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,28000,24000,48000"
)
oxt "15000,6000,31000,26000"
ttg (MlTextGroup
uid 3633,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 3634,0
va (VaSet
font "Arial,8,1"
)
xt "15400,44000,17000,45000"
st "SPI"
blo "15400,44800"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 3635,0
va (VaSet
font "Arial,8,1"
)
xt "15400,45000,22600,46000"
st "spiSlave_shiftreg"
blo "15400,45800"
tm "CptNameMgr"
)
*78 (Text
uid 3636,0
va (VaSet
font "Arial,8,1"
)
xt "15400,46000,19100,47000"
st "shiftreg0"
blo "15400,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3637,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3638,0
text (MLText
uid 3639,0
va (VaSet
font "Courier New,8,0"
)
xt "8000,26400,41000,28000"
st "spi_wbits =   spi_wbits             ( integer              )  
spi_CPHA  =   spi_CPHA              ( integer range 0 to 1 )  "
)
header ""
)
elements [
(GiElement
name "spi_wbits"
type "integer"
value "	spi_wbits				 "
)
(GiElement
name "spi_CPHA"
type "integer range 0 to 1"
value "	spi_CPHA				 "
)
]
)
viewicon (ZoomableIcon
uid 3640,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "8250,46250,9750,47750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*79 (Net
uid 3641,0
decl (Decl
n "data_transfer_end"
t "std_ulogic"
o 9
suid 82,0
)
declText (MLText
uid 3642,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,38500,9200"
st "data_transfer_end : std_ulogic"
)
)
*80 (PortIoOut
uid 3649,0
shape (CompositeShape
uid 3650,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3651,0
sl 0
ro 90
xt "-4000,35625,-2500,36375"
)
(Line
uid 3652,0
sl 0
ro 90
xt "-2500,36000,-2000,36000"
pts [
"-2000,36000"
"-2500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3653,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3654,0
va (VaSet
)
xt "-15500,35500,-5000,36700"
st "data_transfer_end"
ju 2
blo "-5000,36500"
tm "WireNameMgr"
)
)
)
*81 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "24750,38000,32000,38000"
pts [
"32000,38000"
"24750,38000"
]
)
start &1
end &64
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "37000,41000,38500,42000"
st "CS"
blo "37000,41800"
tm "WireNameMgr"
)
)
on &2
)
*82 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "24750,32000,32000,32000"
pts [
"32000,32000"
"24750,32000"
]
)
start &3
end &65
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "34000,31000,36400,32000"
st "MISO"
blo "34000,31800"
tm "WireNameMgr"
)
)
on &4
)
*83 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "24750,30000,32000,30000"
pts [
"32000,30000"
"24750,30000"
]
)
start &5
end &66
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "37000,31000,39400,32000"
st "MOSI"
blo "37000,31800"
tm "WireNameMgr"
)
)
on &6
)
*84 (Wire
uid 85,0
optionalChildren [
*85 (BdJunction
uid 3182,0
ps "OnConnectorStrategy"
shape (Circle
uid 3183,0
va (VaSet
vasetType 1
)
xt "57600,34600,58400,35400"
radius 400
)
)
*86 (BdJunction
uid 3398,0
ps "OnConnectorStrategy"
shape (Circle
uid 3399,0
va (VaSet
vasetType 1
)
xt "57600,34600,58400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "55000,35000,60000,35000"
pts [
"60000,35000"
"55000,35000"
]
)
start &7
end &34
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "67000,34000,68900,35000"
st "sClk"
blo "67000,34800"
tm "WireNameMgr"
)
)
on &24
)
*87 (Wire
uid 130,0
shape (OrthoPolyLine
uid 131,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,30000,7250,30000"
pts [
"-2000,30000"
"7250,30000"
]
)
start &8
end &68
sat 32
eat 32
sty 1
stc 0
st 0
si 0
swl 1
tg (WTG
uid 134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 135,0
va (VaSet
isHidden 1
)
xt "0,29000,2700,30000"
st "tx_data"
blo "0,29800"
tm "WireNameMgr"
)
)
wl (WWL
uid 136,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 137,0
sl 0
va (VaSet
)
xt "1623,28998,2423,29998"
st "?"
blo "1623,29798"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"2998,29623"
"2248,30373"
]
uid 138,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "2248,29623,2998,30373"
)
)
on &25
)
*88 (Wire
uid 147,0
shape (OrthoPolyLine
uid 148,0
va (VaSet
vasetType 3
)
xt "-2000,32000,7250,32000"
pts [
"-2000,32000"
"7250,32000"
]
)
start &9
end &70
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
)
xt "0,31000,5000,32000"
st "tx_data_valid"
blo "0,31800"
tm "WireNameMgr"
)
)
on &26
)
*89 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "-2000,34000,7250,34000"
pts [
"-2000,34000"
"7250,34000"
]
)
start &10
end &69
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
isHidden 1
)
xt "17000,33000,23800,34200"
st "tx_data_rd"
blo "17000,34000"
tm "WireNameMgr"
)
)
on &27
)
*90 (Wire
uid 175,0
shape (OrthoPolyLine
uid 176,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,38000,7250,38000"
pts [
"-2000,38000"
"7250,38000"
]
)
start &11
end &71
sat 32
eat 32
sty 1
stc 0
st 0
si 0
swl 1
tg (WTG
uid 179,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180,0
va (VaSet
isHidden 1
)
xt "17000,37000,19800,38000"
st "rx_data"
blo "17000,37800"
tm "WireNameMgr"
)
)
wl (WWL
uid 181,0
ps "WireWidthLabelStrategy"
wwlt (Text
uid 182,0
sl 0
va (VaSet
)
xt "1623,36998,2423,37998"
st "?"
blo "1623,37798"
tm "WireNameMgr"
)
wwll (Line2D
pts [
"2998,37623"
"2248,38373"
]
uid 183,0
sl 0
va (VaSet
vasetType 1
lineWidth 2
)
xt "2248,37623,2998,38373"
)
)
on &28
)
*91 (Wire
uid 206,0
shape (OrthoPolyLine
uid 207,0
va (VaSet
vasetType 3
)
xt "-2000,40000,7250,40000"
pts [
"-2000,40000"
"7250,40000"
]
)
start &12
end &72
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 211,0
va (VaSet
isHidden 1
)
xt "17000,39000,21400,40000"
st "rx_data_wr"
blo "17000,39800"
tm "WireNameMgr"
)
)
on &29
)
*92 (Wire
uid 2700,0
optionalChildren [
*93 (BdJunction
uid 3076,0
ps "OnConnectorStrategy"
shape (Circle
uid 3077,0
va (VaSet
vasetType 1
)
xt "3600,50600,4400,51400"
radius 400
)
)
*94 (BdJunction
uid 3121,0
ps "OnConnectorStrategy"
shape (Circle
uid 3122,0
va (VaSet
vasetType 1
)
xt "56600,50600,57400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2701,0
va (VaSet
vasetType 3
)
xt "-2000,51000,61000,51000"
pts [
"-2000,51000"
"61000,51000"
]
)
start &30
sat 32
eat 16
stc 0
st 0
si 0
swl 1
tg (WTG
uid 2704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2705,0
va (VaSet
isHidden 1
)
xt "0,50000,2100,51000"
st "clock"
blo "0,50800"
tm "WireNameMgr"
)
)
on &31
)
*95 (Wire
uid 3072,0
shape (OrthoPolyLine
uid 3073,0
va (VaSet
vasetType 3
)
xt "4000,44000,7250,51000"
pts [
"4000,51000"
"4000,44000"
"7250,44000"
]
)
start &93
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3075,0
va (VaSet
)
xt "4250,43000,6350,44000"
st "clock"
blo "4250,43800"
tm "WireNameMgr"
)
)
on &31
)
*96 (Wire
uid 3101,0
optionalChildren [
*97 (BdJunction
uid 3113,0
ps "OnConnectorStrategy"
shape (Circle
uid 3114,0
va (VaSet
vasetType 1
)
xt "4600,52600,5400,53400"
radius 400
)
)
*98 (BdJunction
uid 3127,0
ps "OnConnectorStrategy"
shape (Circle
uid 3128,0
va (VaSet
vasetType 1
)
xt "51600,52600,52400,53400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3102,0
va (VaSet
vasetType 3
)
xt "-2000,53000,61000,53000"
pts [
"-2000,53000"
"61000,53000"
]
)
start &32
sat 32
eat 16
stc 0
sf 1
si 0
swl 1
tg (WTG
uid 3105,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3106,0
va (VaSet
isHidden 1
)
xt "-250,52000,1850,53000"
st "reset"
blo "-250,52800"
tm "WireNameMgr"
)
s (Text
uid 3215,0
va (VaSet
isHidden 1
)
xt "-250,53000,-250,53000"
blo "-250,53000"
tm "SignalTypeMgr"
)
)
on &42
)
*99 (Wire
uid 3109,0
shape (OrthoPolyLine
uid 3110,0
va (VaSet
vasetType 3
)
xt "5000,46000,7250,53000"
pts [
"5000,53000"
"5000,46000"
"7250,46000"
]
)
start &97
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3112,0
va (VaSet
)
xt "4250,45000,6350,46000"
st "reset"
blo "4250,45800"
tm "WireNameMgr"
)
)
on &42
)
*100 (Wire
uid 3117,0
shape (OrthoPolyLine
uid 3118,0
va (VaSet
vasetType 3
)
xt "55000,39000,57000,51000"
pts [
"57000,51000"
"57000,39000"
"55000,39000"
]
)
start &94
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3120,0
va (VaSet
)
xt "55000,38000,57100,39000"
st "clock"
blo "55000,38800"
tm "WireNameMgr"
)
)
on &31
)
*101 (Wire
uid 3123,0
shape (OrthoPolyLine
uid 3124,0
va (VaSet
vasetType 3
)
xt "52000,41000,52000,53000"
pts [
"52000,53000"
"52000,41000"
]
)
start &98
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3126,0
ro 270
va (VaSet
)
xt "51000,43000,52000,45100"
st "reset"
blo "51800,45100"
tm "WireNameMgr"
)
)
on &42
)
*102 (Wire
uid 3131,0
optionalChildren [
*103 (BdJunction
uid 3392,0
ps "OnConnectorStrategy"
shape (Circle
uid 3393,0
va (VaSet
vasetType 1
)
xt "45600,34600,46400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3132,0
va (VaSet
vasetType 3
)
xt "42750,34000,49000,35000"
pts [
"49000,35000"
"46000,35000"
"46000,34000"
"42750,34000"
]
)
start &38
end &46
es 0
sat 32
eat 32
stc 0
sf 1
si 0
swl 1
tg (WTG
uid 3135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3136,0
va (VaSet
)
xt "43000,33000,47200,34200"
st "sClk_d"
blo "43000,34000"
tm "WireNameMgr"
)
)
on &43
)
*104 (Wire
uid 3139,0
shape (OrthoPolyLine
uid 3140,0
va (VaSet
vasetType 3
)
xt "42000,32000,58000,35000"
pts [
"58000,35000"
"58000,32000"
"42000,32000"
]
)
start &85
end &45
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3144,0
va (VaSet
)
xt "43000,31000,44900,32000"
st "sClk"
blo "43000,31800"
tm "WireNameMgr"
)
)
on &24
)
*105 (Wire
uid 3172,0
shape (OrthoPolyLine
uid 3173,0
va (VaSet
vasetType 3
)
xt "24750,33000,39050,34000"
pts [
"39050,33000"
"36000,33000"
"36000,34000"
"24750,34000"
]
)
start &48
end &73
sat 32
eat 32
sf 1
si 0
swl 1
tg (WTG
uid 3174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3175,0
va (VaSet
isHidden 1
)
xt "36050,37000,46250,38200"
st "out1 : std_uLogic"
blo "36050,38000"
tm "WireNameMgr"
)
)
on &52
)
*106 (Wire
uid 3384,0
shape (OrthoPolyLine
uid 3385,0
va (VaSet
vasetType 3
)
xt "24750,36000,39050,41000"
pts [
"24750,36000"
"36000,36000"
"36000,41000"
"39050,41000"
]
)
start &74
end &57
sat 32
eat 32
stc 0
st 0
si 0
swl 1
tg (WTG
uid 3386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3387,0
va (VaSet
)
xt "26750,35000,31250,36200"
st "sClk_fe"
blo "26750,36000"
tm "WireNameMgr"
)
)
on &61
)
*107 (Wire
uid 3388,0
shape (OrthoPolyLine
uid 3389,0
va (VaSet
vasetType 3
)
xt "42000,35000,46000,40000"
pts [
"46000,35000"
"46000,40000"
"42000,40000"
]
)
start &103
end &54
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3391,0
va (VaSet
)
xt "43000,37000,47200,38200"
st "sClk_d"
blo "43000,38000"
tm "WireNameMgr"
)
)
on &43
)
*108 (Wire
uid 3394,0
shape (OrthoPolyLine
uid 3395,0
va (VaSet
vasetType 3
)
xt "42750,35000,58000,42000"
pts [
"58000,35000"
"58000,42000"
"42750,42000"
]
)
start &86
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
swl 1
tg (WTG
uid 3396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3397,0
va (VaSet
)
xt "44750,41000,46650,42000"
st "sClk"
blo "44750,41800"
tm "WireNameMgr"
)
)
on &24
)
*109 (Wire
uid 3643,0
shape (OrthoPolyLine
uid 3644,0
va (VaSet
vasetType 3
)
xt "-2000,36000,7250,36000"
pts [
"7250,36000"
"-2000,36000"
]
)
start &75
end &80
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3648,0
va (VaSet
isHidden 1
)
xt "-1000,35000,9500,36200"
st "data_transfer_end"
blo "-1000,36000"
tm "WireNameMgr"
)
)
on &79
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *110 (PackageList
uid 274,0
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 275,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*112 (MLText
uid 276,0
va (VaSet
)
xt "0,1000,11200,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 277,0
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 278,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*114 (Text
uid 279,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*115 (MLText
uid 280,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*116 (Text
uid 281,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*117 (MLText
uid 282,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*118 (Text
uid 283,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*119 (MLText
uid 284,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "53,0,1683,950"
viewArea "2746,24095,65205,60715"
cachedDiagramExtent "-19000,-5000,165350,53500"
hasePageBreakOrigin 1
pageBreakOrigin "-19000,-49000"
lastUid 3764,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,3200,5100,4200"
st "<library>"
blo "1500,4000"
tm "BdLibraryNameMgr"
)
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,4200,4900,5200"
st "<block>"
blo "1500,5000"
tm "BlkNameMgr"
)
*122 (Text
va (VaSet
font "Arial,8,1"
)
xt "1500,5200,3300,6200"
st "U_0"
blo "1500,6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1500,13200,1500,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*128 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
swl 1
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "1450,-1200,13950,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1650"
)
num (Text
va (VaSet
)
xt "350,350,1150,1350"
st "1"
blo "350,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "12000,20000,19900,21000"
st "Frame Declarations"
blo "12000,20800"
)
*138 (MLText
va (VaSet
)
xt "12000,21000,12000,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "1050,-1200,8350,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1650"
)
num (Text
va (VaSet
)
xt "350,350,1150,1350"
st "1"
blo "350,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "12000,20000,19900,21000"
st "Frame Declarations"
blo "12000,20800"
)
*140 (MLText
va (VaSet
)
xt "12000,21000,12000,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,11600,27100,12600"
st "Diagram Signals:"
blo "20000,12400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 82,0
usingSuid 1
emptyRow *141 (LEmptyRow
)
uid 287,0
optionalChildren [
*142 (RefLabelRowHdr
)
*143 (TitleRowHdr
)
*144 (FilterRowHdr
)
*145 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*146 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*147 (GroupColHdr
tm "GroupColHdrMgr"
)
*148 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*149 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*150 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*151 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*152 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*153 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*154 (LeafLogPort
port (LogicalPort
decl (Decl
n "CS"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 214,0
)
*155 (LeafLogPort
port (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 2
suid 4,0
)
)
uid 216,0
)
*156 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "MISO"
t "std_ulogic"
o 8
suid 3,0
)
)
uid 230,0
)
*157 (LeafLogPort
port (LogicalPort
decl (Decl
n "sClk"
t "std_ulogic"
o 5
suid 49,0
)
)
uid 2096,0
)
*158 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(spi_wbits-1 DOWNTO 0)"
o 6
suid 67,0
)
)
uid 2582,0
)
*159 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_data_valid"
t "std_ulogic"
o 7
suid 68,0
)
)
uid 2584,0
)
*160 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_data_rd"
t "std_ulogic"
o 12
suid 69,0
)
)
uid 2586,0
)
*161 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(spi_wbits-1 DOWNTO 0)"
o 10
suid 70,0
)
)
uid 2588,0
)
*162 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_data_wr"
t "std_ulogic"
o 11
suid 71,0
)
)
uid 2590,0
)
*163 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 72,0
)
)
uid 2693,0
)
*164 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_uLogic"
o 4
suid 75,0
)
)
uid 3115,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClk_d"
t "std_uLogic"
o 14
suid 77,0
)
)
uid 3184,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 13
suid 78,0
)
)
uid 3186,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClk_fe"
t "std_ulogic"
o 15
suid 80,0
)
)
uid 3472,0
)
*168 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_transfer_end"
t "std_ulogic"
o 9
suid 82,0
)
)
uid 3655,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 300,0
optionalChildren [
*169 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *170 (MRCItem
litem &141
pos 15
dimension 20
)
uid 302,0
optionalChildren [
*171 (MRCItem
litem &142
pos 0
dimension 20
uid 303,0
)
*172 (MRCItem
litem &143
pos 1
dimension 23
uid 304,0
)
*173 (MRCItem
litem &144
pos 2
hidden 1
dimension 20
uid 305,0
)
*174 (MRCItem
litem &154
pos 0
dimension 20
uid 215,0
)
*175 (MRCItem
litem &155
pos 1
dimension 20
uid 217,0
)
*176 (MRCItem
litem &156
pos 2
dimension 20
uid 231,0
)
*177 (MRCItem
litem &157
pos 4
dimension 20
uid 2097,0
)
*178 (MRCItem
litem &158
pos 5
dimension 20
uid 2583,0
)
*179 (MRCItem
litem &159
pos 6
dimension 20
uid 2585,0
)
*180 (MRCItem
litem &160
pos 7
dimension 20
uid 2587,0
)
*181 (MRCItem
litem &161
pos 8
dimension 20
uid 2589,0
)
*182 (MRCItem
litem &162
pos 9
dimension 20
uid 2591,0
)
*183 (MRCItem
litem &163
pos 3
dimension 20
uid 2692,0
)
*184 (MRCItem
litem &164
pos 10
dimension 20
uid 3116,0
)
*185 (MRCItem
litem &165
pos 13
dimension 20
uid 3185,0
)
*186 (MRCItem
litem &166
pos 14
dimension 20
uid 3187,0
)
*187 (MRCItem
litem &167
pos 12
dimension 20
uid 3473,0
)
*188 (MRCItem
litem &168
pos 11
dimension 20
uid 3656,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 306,0
optionalChildren [
*189 (MRCItem
litem &145
pos 0
dimension 20
uid 307,0
)
*190 (MRCItem
litem &147
pos 1
dimension 50
uid 308,0
)
*191 (MRCItem
litem &148
pos 2
dimension 100
uid 309,0
)
*192 (MRCItem
litem &149
pos 3
dimension 50
uid 310,0
)
*193 (MRCItem
litem &150
pos 4
dimension 100
uid 311,0
)
*194 (MRCItem
litem &151
pos 5
dimension 100
uid 312,0
)
*195 (MRCItem
litem &152
pos 6
dimension 50
uid 313,0
)
*196 (MRCItem
litem &153
pos 7
dimension 80
uid 314,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 301,0
vaOverrides [
]
)
]
)
uid 286,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *197 (LEmptyRow
)
uid 316,0
optionalChildren [
*198 (RefLabelRowHdr
)
*199 (TitleRowHdr
)
*200 (FilterRowHdr
)
*201 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*202 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*203 (GroupColHdr
tm "GroupColHdrMgr"
)
*204 (NameColHdr
tm "GenericNameColHdrMgr"
)
*205 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*206 (InitColHdr
tm "GenericValueColHdrMgr"
)
*207 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*208 (EolColHdr
tm "GenericEolColHdrMgr"
)
*209 (LogGeneric
generic (GiElement
name "spi_CPHA"
type "integer range 0 to 1"
value "0"
)
uid 1006,0
)
*210 (LogGeneric
generic (GiElement
name "spi_CPOL"
type "integer range 0 to 1"
value "0"
)
uid 1008,0
)
*211 (LogGeneric
generic (GiElement
name "spi_wbits"
type "integer range 1 to (2**16)-1"
value "8"
e "size of spi word"
)
uid 1012,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 328,0
optionalChildren [
*212 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *213 (MRCItem
litem &197
pos 3
dimension 20
)
uid 330,0
optionalChildren [
*214 (MRCItem
litem &198
pos 0
dimension 20
uid 331,0
)
*215 (MRCItem
litem &199
pos 1
dimension 23
uid 332,0
)
*216 (MRCItem
litem &200
pos 2
hidden 1
dimension 20
uid 333,0
)
*217 (MRCItem
litem &209
pos 0
dimension 20
uid 1007,0
)
*218 (MRCItem
litem &210
pos 1
dimension 20
uid 1009,0
)
*219 (MRCItem
litem &211
pos 2
dimension 20
uid 1013,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 334,0
optionalChildren [
*220 (MRCItem
litem &201
pos 0
dimension 20
uid 335,0
)
*221 (MRCItem
litem &203
pos 1
dimension 50
uid 336,0
)
*222 (MRCItem
litem &204
pos 2
dimension 100
uid 337,0
)
*223 (MRCItem
litem &205
pos 3
dimension 100
uid 338,0
)
*224 (MRCItem
litem &206
pos 4
dimension 50
uid 339,0
)
*225 (MRCItem
litem &207
pos 5
dimension 50
uid 340,0
)
*226 (MRCItem
litem &208
pos 6
dimension 80
uid 341,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 329,0
vaOverrides [
]
)
]
)
uid 315,0
type 1
)
activeModelName "BlockDiag"
)
