Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Robert Yee/Desktop/X 120a/Lab3/and2_tb_isim_beh.exe" -prj "C:/Users/Robert Yee/Desktop/X 120a/Lab3/and2_tb_beh.prj" "work.and2_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Robert Yee/Desktop/X 120a/Lab3/lab3/share/part1/and2_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Robert Yee/Desktop/X 120a/Lab3/and_gate.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling module and2_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity and_gate [and_gate_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/Robert Yee/Desktop/X 120a/Lab3/and2_tb_isim_beh.exe
Fuse Memory Usage: 48212 KB
Fuse CPU Usage: 749 ms
