---
layout: default
title: 2.3 çœŸç†å€¤è¡¨ã¨æ³¢å½¢ã«ã‚ˆã‚‹è«–ç†å‹•ä½œã®æ¤œè¨¼
---

---

# 2.3 çœŸç†å€¤è¡¨ã¨æ³¢å½¢ã«ã‚ˆã‚‹è«–ç†å‹•ä½œã®æ¤œè¨¼  
**2.3 Logic Verification Using Truth Tables and Timing Diagrams**

---

## ğŸ¯ æœ¬ç¯€ã®ã­ã‚‰ã„ï½œGoal of This Section

æœ¬ç¯€ã§ã¯ã€è«–ç†å›è·¯ã®æ­£ã—ã„å‹•ä½œã‚’ç¢ºèªã™ã‚‹ãŸã‚ã®åŸºæœ¬çš„ãªæ–¹æ³•ã¨ã—ã¦ã€  
**çœŸç†å€¤è¡¨ï¼ˆTruth Tableï¼‰** ã¨ **ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ï¼ˆTiming Diagramï¼‰** ã‚’ç”¨ã„ãŸæ¤œè¨¼æ–¹æ³•ã‚’å­¦ã³ã¾ã™ã€‚  
> In this section, we learn how to verify logic circuits using **truth tables** and **timing diagrams**â€”essential tools for validating digital behavior.

---

## ğŸ“‹ çœŸç†å€¤è¡¨ã®åŸºæœ¬ï½œBasics of Truth Tables

çµ„ã¿åˆã‚ã›è«–ç†å›è·¯ã§ã¯ã€ã™ã¹ã¦ã®å…¥åŠ›ãƒ‘ã‚¿ãƒ¼ãƒ³ã«å¯¾ã—ã¦å‡ºåŠ›ãŒä¸€æ„ã«å®šã¾ã‚Šã¾ã™ã€‚  
ãã®å¯¾å¿œé–¢ä¿‚ã‚’ä¸€è¦§åŒ–ã—ãŸã‚‚ã®ãŒ **çœŸç†å€¤è¡¨ï¼ˆTruth Tableï¼‰** ã§ã™ã€‚  
> A combinational circuitâ€™s output is uniquely defined for every input pattern.  
> A **truth table** provides a complete listing of these inputâ€“output relationships.

### âœ… ä¾‹ï¼š2å…¥åŠ›ANDã‚²ãƒ¼ãƒˆï½œExample: 2-input AND Gate

| A | B | Y = Aãƒ»B |
|---|---|----------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

---

## â± ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ã®èª­ã¿æ–¹ï½œReading Timing Diagrams

ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ã¯ã€**æ™‚é–“è»¸ã«æ²¿ã£ãŸå…¥åŠ›å¤‰åŒ–ã¨å‡ºåŠ›å¿œç­”ã®è¦–è¦šè¡¨ç¾**ã§ã™ã€‚  
ãƒ‡ã‚¸ã‚¿ãƒ«ã§ã¯ `"0"` ã¯ Lowï¼ˆGNDï¼‰ã€`"1"` ã¯ Highï¼ˆVDDï¼‰ã¨ã—ã¦æã‹ã‚Œã¾ã™ã€‚  
> Timing diagrams visualize input transitions and output responses over time.  
> "0" = Low (GND), "1" = High (VDD)

### ğŸ“ˆ å›³2.3-2ï¼šANDã‚²ãƒ¼ãƒˆã®ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ï½œExample: AND Gate Waveform

<img src="./images/chapter2_and_waveform.png" alt="ANDã‚²ãƒ¼ãƒˆæ³¢å½¢" width="80%">

- A, B ãŒã¨ã‚‚ã« Highï¼ˆ1ï¼‰ã«ãªã‚‹ã‚¿ã‚¤ãƒŸãƒ³ã‚°ã§ã®ã¿å‡ºåŠ›YãŒ Highã€‚  
- å‡ºåŠ›é·ç§»ã®ç¬é–“ã‚„é…å»¶æ™‚é–“ã‚’è¦‹ã‚‹ã“ã¨ã§ã€**å‹•ä½œã®æ­£å½“æ€§ã¨å›è·¯ã®å¿œç­”æ€§**ã‚’è©•ä¾¡ã§ãã¾ã™ã€‚  
> Output Y becomes High only when both A and B are High.  
> By observing transition timing, we can verify logic and response behavior.

---

## ğŸ‘€ æ³¢å½¢ã‹ã‚‰è«–ç†æ©Ÿèƒ½ã‚’èª­ã¿å–ã‚‹è¨“ç·´ï½œPractice: Deriving Logic from Waveforms

æ³¢å½¢ã‹ã‚‰ä»¥ä¸‹ã®è¦³ç‚¹ã§è«–ç†æ©Ÿèƒ½ã‚’æ¨æ¸¬ã™ã‚‹è¨“ç·´ã‚’è¡Œã„ã¾ã™ã€‚  
> Practice reading waveforms by observing the following aspects:

- ã©ã®å…¥åŠ›å¤‰åŒ–ã§å‡ºåŠ›ãŒå¤‰åŒ–ã—ãŸã‹  
- High/Low ãŒã©ã‚Œãã‚‰ã„ç¶šã„ã¦ã„ã‚‹ã‹  
- åŒã˜å…¥åŠ›å¤‰åŒ–ã«å¯¾ã—ã¦å‡ºåŠ›ãŒä¸€è²«ã—ã¦ã„ã‚‹ã‹  
> - Which input caused output changes?  
> - How long are the High/Low periods?  
> - Is the behavior consistent across cycles?

### ğŸ“ˆ XORã‚²ãƒ¼ãƒˆã®ä¾‹ï½œXOR Gate Example

> å›³2.3-3ï¼šXORã‚²ãƒ¼ãƒˆã®ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ï¼ˆä»£è¡¨ä¾‹ï¼‰  
> `![å›³2.3-3 XORã‚²ãƒ¼ãƒˆæ³¢å½¢](./images/chapter2_xor_waveform.png)`

---

## ğŸ” å®Ÿè·µï¼šè¤‡æ•°ã‚²ãƒ¼ãƒˆã®çµ„åˆã›ï½œPractice: Combined Logic Circuits

è¤‡é›‘ãªå›è·¯ã§ã¯ã€**ä¸­é–“ä¿¡å·ï¼ˆinternal nodesï¼‰**ã‚’å«ã‚ã¦è§£æãŒå¿…è¦ã§ã™ã€‚  
çœŸç†å€¤è¡¨ã‚„æ³¢å½¢ã«ãŠã‘ã‚‹ã™ã¹ã¦ã®ãƒãƒ¼ãƒ‰ã®æŒ™å‹•ã‚’ç¢ºèªã—ã¾ã—ã‚‡ã†ã€‚  
> In more complex logic, intermediate signals must also be verified.  
> Use both truth tables and waveforms to analyze full circuit behavior.

### ğŸ“ˆ ANDâ€“XOR è¤‡åˆå›è·¯ã®æ³¢å½¢ï½œTiming Diagram: ANDâ€“XOR Composite

> å›³2.3-4ï¼šANDâ€“XORè¤‡åˆå›è·¯ã®æ³¢å½¢  
> `![å›³2.3-4 ANDâ€“XORè¤‡åˆå›è·¯æ³¢å½¢](./images/chapter2_and_xor_waveform.png)`

---

## âœ… ã¾ã¨ã‚ï½œSummary

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|----------|------------|
| çœŸç†å€¤è¡¨ã¯ã€**è«–ç†å›è·¯ã®å…¨å…¥åŠ›ãƒ‘ã‚¿ãƒ¼ãƒ³ã«å¯¾ã™ã‚‹å‡ºåŠ›ã®å®šç¾©è¡¨**ã§ã™ã€‚ | A **truth table** lists outputs for all possible input combinations. |
| ã‚¿ã‚¤ãƒŸãƒ³ã‚°æ³¢å½¢ã¯ã€**å›è·¯ã®å¿œç­”æ€§ãƒ»å‹•ä½œç¢ºèªã«æœ‰åŠ¹ãªå¯è¦–åŒ–æ‰‹æ®µ**ã§ã™ã€‚ | A **timing diagram** allows verification of temporal response and delay. |
| **è«–ç†å¼ â†’ çœŸç†å€¤è¡¨ â†’ æ³¢å½¢**ã¨ã„ã†æµã‚Œã§ç†è§£ã‚’æ·±ã‚ã¾ã™ã€‚ | Follow the logic: **equation â†’ truth table â†’ waveform** for solid understanding. |

---

ğŸ“ **æ¬¡ç¯€ã¸ï¼š[`2.4_mux_and_selector.md`](./2.4_mux_and_selector.md)**  
> **Next:** Multiplexers and selectors in digital logic

---

[â† æˆ»ã‚‹ / Back to Chapter 2: Combinational Logic Top](./README.md)

