onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/clk
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/rst
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/req_valid_reg
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/req_in_1_signed_reg
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/req_in_2_signed_reg
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/resp_valid_signal
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/req_ready_signal
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/req_op_reg
add wave -noupdate -radix unsigned /tb_rv32i_mul_div/req_out_sel_reg
add wave -noupdate -radix decimal /tb_rv32i_mul_div/req_in_1_reg
add wave -noupdate -radix unsigned -childformat {{{/tb_rv32i_mul_div/req_in_2_reg[31]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[30]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[29]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[28]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[27]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[26]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[25]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[24]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[23]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[22]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[21]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[20]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[19]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[18]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[17]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[16]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[15]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[14]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[13]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[12]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[11]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[10]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[9]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[8]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[7]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[6]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[5]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[4]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[3]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[2]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[1]} -radix hexadecimal} {{/tb_rv32i_mul_div/req_in_2_reg[0]} -radix hexadecimal}} -subitemconfig {{/tb_rv32i_mul_div/req_in_2_reg[31]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[30]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[29]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[28]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[27]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[26]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[25]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[24]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[23]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[22]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[21]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[20]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[19]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[18]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[17]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[16]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[15]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[14]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[13]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[12]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[11]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[10]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[9]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[8]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[7]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[6]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[5]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[4]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[3]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[2]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[1]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/req_in_2_reg[0]} {-height 15 -radix hexadecimal}} /tb_rv32i_mul_div/req_in_2_reg
add wave -noupdate -radix hexadecimal -childformat {{{/tb_rv32i_mul_div/resp_result_signal[31]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[30]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[29]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[28]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[27]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[26]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[25]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[24]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[23]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[22]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[21]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[20]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[19]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[18]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[17]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[16]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[15]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[14]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[13]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[12]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[11]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[10]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[9]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[8]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[7]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[6]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[5]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[4]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[3]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[2]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[1]} -radix hexadecimal} {{/tb_rv32i_mul_div/resp_result_signal[0]} -radix hexadecimal}} -subitemconfig {{/tb_rv32i_mul_div/resp_result_signal[31]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[30]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[29]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[28]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[27]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[26]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[25]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[24]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[23]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[22]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[21]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[20]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[19]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[18]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[17]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[16]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[15]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[14]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[13]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[12]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[11]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[10]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[9]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[8]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[7]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[6]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[5]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[4]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[3]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[2]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[1]} {-height 15 -radix hexadecimal} {/tb_rv32i_mul_div/resp_result_signal[0]} {-height 15 -radix hexadecimal}} /tb_rv32i_mul_div/resp_result_signal
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {2571 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {0 ps} {4809 ps}
