DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "Kart"
unitName "Kart"
)
]
instances [
(Instance
name "I_Kart"
duLibraryName "Kart"
duName "kartController"
elements [
]
mwi 0
uid 383,0
)
(Instance
name "I_tester"
duLibraryName "Kart_test"
duName "kartController_tester_UVM"
elements [
(GiElement
name "transactionLength"
type "positive"
value "80"
)
(GiElement
name "uvmCommands"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/uvmCommandsStudent.txt\""
)
(GiElement
name "uartLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outUART.txt\""
)
(GiElement
name "stepperLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outStepper.txt\""
)
(GiElement
name "dcLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outDC.txt\""
)
(GiElement
name "sensorsLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outSensors.txt\""
)
(GiElement
name "cregLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outCREG.txt\""
)
(GiElement
name "commandsLogLevel"
type "natural"
value "1"
)
(GiElement
name "outputLogLevel"
type "natural"
value "1"
)
(GiElement
name "uartLogLevel"
type "natural"
value "0"
)
]
mwi 0
uid 1507,0
)
]
libraryRefs [
"ieee"
"Kart"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds\\kart@controller_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds\\kart@controller_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds\\kart@controller_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds\\kartController_tb"
)
(vvPair
variable "date"
value "07.06.2022"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "kartController_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "07.06.2022"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "15:46:36"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Kart_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Kart_test/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Kart_test/work"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "kartController_tb"
)
(vvPair
variable "month"
value "juin"
)
(vvPair
variable "month_long"
value "juin"
)
(vvPair
variable "p"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds\\kart@controller_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\eln_kart_sodimm200\\Kart\\Prefs\\..\\Kart_test\\hds\\kartController_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:46:36"
)
(vvPair
variable "unit"
value "kartController_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2022"
)
(vvPair
variable "yy"
value "22"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,4000,64000,5000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "47200,4000,58500,5000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,0,68000,1000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "64200,0,67200,1000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,2000,64000,3000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "47200,2000,57200,3000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,2000,47000,3000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "43200,2000,45300,3000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "64000,1000,84000,5000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "64200,1200,73600,2200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,0,84000,1000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "68200,0,69800,1000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,0,64000,2000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "48350,400,58650,1600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,3000,47000,4000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "43200,3000,45300,4000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,4000,47000,5000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "43200,4000,45900,5000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,3000,64000,4000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "47200,3000,59400,4000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "43000,0,84000,5000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 383,0
optionalChildren [
*13 (CptPort
uid 275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,44625,17000,45375"
)
tg (CPTG
uid 277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 278,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,44300,21200,45700"
st "RxD"
blo "18000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*14 (CptPort
uid 279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 280,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,46625,17000,47375"
)
tg (CPTG
uid 281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 282,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,46300,21100,47700"
st "TxD"
blo "18000,47500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 13
suid 2,0
)
)
)
*15 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,70625,17000,71375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,70300,21800,71700"
st "clock"
blo "18000,71500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*16 (CptPort
uid 287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,72625,17000,73375"
)
tg (CPTG
uid 289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 290,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,72300,22100,73700"
st "reset"
blo "18000,73500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 4,0
)
)
)
*17 (CptPort
uid 291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,39625,52750,40375"
)
tg (CPTG
uid 293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
font "Verdana,12,0"
)
xt "47400,39300,51000,40700"
st "coil4"
ju 2
blo "51000,40500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 20
suid 5,0
)
)
)
*18 (CptPort
uid 295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,37625,52750,38375"
)
tg (CPTG
uid 297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 298,0
va (VaSet
font "Verdana,12,0"
)
xt "47400,37300,51000,38700"
st "coil3"
ju 2
blo "51000,38500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 19
suid 6,0
)
)
)
*19 (CptPort
uid 299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,35625,52750,36375"
)
tg (CPTG
uid 301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
font "Verdana,12,0"
)
xt "47400,35300,51000,36700"
st "coil2"
ju 2
blo "51000,36500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 18
suid 7,0
)
)
)
*20 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,33625,52750,34375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
font "Verdana,12,0"
)
xt "47400,33300,51000,34700"
st "coil1"
ju 2
blo "51000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 17
suid 8,0
)
)
)
*21 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,41625,52750,42375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
font "Verdana,12,0"
)
xt "42100,41300,51000,42700"
st "stepperEnd"
ju 2
blo "51000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 11
suid 9,0
)
)
)
*22 (CptPort
uid 311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 312,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,64625,52750,65375"
)
tg (CPTG
uid 313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 314,0
va (VaSet
font "Verdana,12,0"
)
xt "44300,64300,51000,65700"
st "testMode"
ju 2
blo "51000,65500"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_ulogic"
o 12
suid 11,0
)
)
)
*23 (CptPort
uid 315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,47625,52750,48375"
)
tg (CPTG
uid 317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 318,0
va (VaSet
font "Verdana,12,0"
)
xt "44600,47300,51000,48700"
st "forwards"
ju 2
blo "51000,48500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "forwards"
t "std_ulogic"
o 22
suid 12,0
)
)
)
*24 (CptPort
uid 319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,45625,52750,46375"
)
tg (CPTG
uid 321,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 322,0
va (VaSet
font "Verdana,12,0"
)
xt "47200,45300,51000,46700"
st "pwm"
ju 2
blo "51000,46500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_ulogic"
o 26
suid 13,0
)
)
)
*25 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,61625,52750,62375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
font "Verdana,12,0"
)
xt "47600,61300,51000,62700"
st "leds"
ju 2
blo "51000,62500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 23
suid 14,0
)
)
)
*26 (CptPort
uid 327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 328,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,51625,52750,52375"
)
tg (CPTG
uid 329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
font "Verdana,12,0"
)
xt "41400,51300,51000,52700"
st "endSwitches"
ju 2
blo "51000,52500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 6
suid 15,0
)
)
)
*27 (CptPort
uid 331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 332,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,49625,52750,50375"
)
tg (CPTG
uid 333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 334,0
va (VaSet
font "Verdana,12,0"
)
xt "43100,49300,51000,50700"
st "hallPulses"
ju 2
blo "51000,50500"
)
)
thePort (LogicalPort
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 7
suid 16,0
)
)
)
*28 (CptPort
uid 335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,56625,52750,57375"
)
tg (CPTG
uid 337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 338,0
va (VaSet
font "Verdana,12,0"
)
xt "41000,56300,51000,57700"
st "distanceStart"
ju 2
blo "51000,57500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "distanceStart"
t "std_ulogic"
o 21
suid 17,0
)
)
)
*29 (CptPort
uid 339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 340,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,58625,52750,59375"
)
tg (CPTG
uid 341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 342,0
va (VaSet
font "Verdana,12,0"
)
xt "40700,58300,51000,59700"
st "distancePulse"
ju 2
blo "51000,59500"
)
)
thePort (LogicalPort
decl (Decl
n "distancePulse"
t "std_ulogic"
o 5
suid 18,0
)
)
)
*30 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,32250,39375,33000"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 346,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "38300,34000,39700,39800"
st "badCRC"
ju 2
blo "39500,34000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "badCRC"
t "std_ulogic"
o 14
suid 19,0
)
)
)
*31 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,32250,42375,33000"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 350,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "41300,34000,42700,44900"
st "watchdogError"
ju 2
blo "42500,34000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "watchdogError"
t "std_ulogic"
o 27
suid 20,0
)
)
)
*32 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49625,76000,50375,76750"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 354,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "49300,66600,50700,75000"
st "proxySClIn"
blo "50500,75000"
)
)
thePort (LogicalPort
decl (Decl
n "proxySClIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 8
suid 25,0
)
)
)
*33 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47625,76000,48375,76750"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "47300,65600,48700,75000"
st "proxySClOut"
blo "48500,75000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 24
suid 26,0
)
)
)
*34 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45625,76000,46375,76750"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 362,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "45300,66100,46700,75000"
st "proxySDaIn"
blo "46500,75000"
)
)
thePort (LogicalPort
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 9
suid 27,0
)
)
)
*35 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,76000,44375,76750"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "43300,65100,44700,75000"
st "proxySDaOut"
blo "44500,75000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 25
suid 28,0
)
)
)
*36 (CptPort
uid 367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 368,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,76000,34375,76750"
)
tg (CPTG
uid 369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 370,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "33300,65500,34700,75000"
st "batterySClIn"
blo "34500,75000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 2
suid 29,0
)
)
)
*37 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,76000,32375,76750"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 374,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "31300,64500,32700,75000"
st "batterySClOut"
blo "32500,75000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 15
suid 30,0
)
)
)
*38 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,76000,30375,76750"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "29300,65000,30700,75000"
st "batterySDaIn"
blo "30500,75000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 3
suid 31,0
)
)
)
*39 (CptPort
uid 379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 380,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,76000,28375,76750"
)
tg (CPTG
uid 381,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 382,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "27300,64000,28700,75000"
st "batterySDaOut"
blo "28500,75000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 16
suid 32,0
)
)
)
]
shape (Rectangle
uid 384,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,33000,52000,76000"
)
oxt "4000,21000,39000,64000"
ttg (MlTextGroup
uid 385,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 386,0
va (VaSet
font "Verdana,9,1"
)
xt "16800,77800,19600,79000"
st "Kart"
blo "16800,78800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 387,0
va (VaSet
font "Verdana,9,1"
)
xt "16800,79000,25000,80200"
st "kartController"
blo "16800,80000"
tm "CptNameMgr"
)
*42 (Text
uid 388,0
va (VaSet
font "Verdana,9,1"
)
xt "16800,80200,20700,81400"
st "I_Kart"
blo "16800,81200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 389,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 390,0
text (MLText
uid 391,0
va (VaSet
font "Courier New,8,0"
)
xt "17000,81200,17000,81200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 392,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,74250,18750,75750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*43 (Net
uid 393,0
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 394,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22000,40000,22800"
st "SIGNAL reset         : std_ulogic"
)
)
*44 (Net
uid 401,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 402,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,40000,10000"
st "SIGNAL clock         : std_ulogic"
)
)
*45 (Net
uid 409,0
decl (Decl
n "TxD"
t "std_ulogic"
o 3
suid 3,0
)
declText (MLText
uid 410,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,40000,5200"
st "SIGNAL TxD           : std_ulogic"
)
)
*46 (Net
uid 417,0
decl (Decl
n "RxD"
t "std_ulogic"
o 4
suid 4,0
)
declText (MLText
uid 418,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,40000,4400"
st "SIGNAL RxD           : std_ulogic"
)
)
*47 (Net
uid 425,0
lang 11
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 5
suid 5,0
)
declText (MLText
uid 426,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,40000,9200"
st "SIGNAL batterySDaOut : std_ulogic"
)
)
*48 (Net
uid 433,0
lang 11
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 434,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,40000,8400"
st "SIGNAL batterySDaIn  : std_ulogic"
)
)
*49 (Net
uid 441,0
lang 11
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 7
suid 7,0
)
declText (MLText
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,40000,7600"
st "SIGNAL batterySClOut : std_ulogic"
)
)
*50 (Net
uid 449,0
lang 11
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 8
suid 8,0
)
declText (MLText
uid 450,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,40000,6800"
st "SIGNAL batterySClIn  : std_ulogic"
)
)
*51 (Net
uid 457,0
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 9
suid 9,0
)
declText (MLText
uid 458,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20400,58500,21200"
st "SIGNAL proxySDaOut   : std_ulogic_vector(1 TO SENS_proximitySensorNb)"
)
)
*52 (Net
uid 465,0
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 10
suid 10,0
)
declText (MLText
uid 466,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19600,58500,20400"
st "SIGNAL proxySDaIn    : std_ulogic_vector(1 TO SENS_proximitySensorNb)"
)
)
*53 (Net
uid 473,0
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 11
suid 11,0
)
declText (MLText
uid 474,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18800,58500,19600"
st "SIGNAL proxySClOut   : std_ulogic_vector(1 TO SENS_proximitySensorNb)"
)
)
*54 (Net
uid 481,0
decl (Decl
n "proxySClIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 12
suid 12,0
)
declText (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18000,58500,18800"
st "SIGNAL proxySClIn    : std_ulogic_vector(1 TO SENS_proximitySensorNb)"
)
)
*55 (Net
uid 489,0
decl (Decl
n "testMode"
t "std_ulogic"
o 13
suid 13,0
)
declText (MLText
uid 490,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23600,40000,24400"
st "SIGNAL testMode      : std_ulogic"
)
)
*56 (Net
uid 497,0
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 14
suid 14,0
)
declText (MLText
uid 498,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17200,52500,18000"
st "SIGNAL leds          : std_uLogic_vector(1 to SENS_ledNb)"
)
)
*57 (Net
uid 505,0
decl (Decl
n "distancePulse"
t "std_ulogic"
o 15
suid 15,0
)
declText (MLText
uid 506,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,40000,14000"
st "SIGNAL distancePulse : std_ulogic"
)
)
*58 (Net
uid 513,0
decl (Decl
n "distanceStart"
t "std_ulogic"
o 16
suid 16,0
)
declText (MLText
uid 514,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,40000,14800"
st "SIGNAL distanceStart : std_ulogic"
)
)
*59 (Net
uid 521,0
lang 11
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 17
suid 17,0
)
declText (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,55500,15600"
st "SIGNAL endSwitches   : std_ulogic_vector(1 to SENS_endSwitchNb)"
)
)
*60 (Net
uid 529,0
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 18
suid 18,0
)
declText (MLText
uid 530,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16400,56000,17200"
st "SIGNAL hallPulses    : std_ulogic_vector(1 to SENS_hallSensorNb)"
)
)
*61 (Net
uid 537,0
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 19,0
)
declText (MLText
uid 538,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15600,40000,16400"
st "SIGNAL forwards      : std_ulogic"
)
)
*62 (Net
uid 545,0
decl (Decl
n "pwm"
t "std_ulogic"
o 20
suid 20,0
)
declText (MLText
uid 546,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21200,40000,22000"
st "SIGNAL pwm           : std_ulogic"
)
)
*63 (Net
uid 553,0
lang 11
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 21
suid 21,0
)
declText (MLText
uid 554,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22800,40000,23600"
st "SIGNAL stepperEnd    : std_ulogic"
)
)
*64 (Net
uid 561,0
decl (Decl
n "coil4"
t "std_uLogic"
o 22
suid 22,0
)
declText (MLText
uid 562,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,40000,13200"
st "SIGNAL coil4         : std_uLogic"
)
)
*65 (Net
uid 569,0
decl (Decl
n "coil3"
t "std_uLogic"
o 23
suid 23,0
)
declText (MLText
uid 570,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,40000,12400"
st "SIGNAL coil3         : std_uLogic"
)
)
*66 (Net
uid 577,0
decl (Decl
n "coil2"
t "std_uLogic"
o 24
suid 24,0
)
declText (MLText
uid 578,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,40000,11600"
st "SIGNAL coil2         : std_uLogic"
)
)
*67 (Net
uid 585,0
decl (Decl
n "coil1"
t "std_ulogic"
o 25
suid 25,0
)
declText (MLText
uid 586,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,40000,10800"
st "SIGNAL coil1         : std_ulogic"
)
)
*68 (Net
uid 593,0
lang 11
decl (Decl
n "badCRC"
t "std_ulogic"
o 26
suid 26,0
)
declText (MLText
uid 594,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,40000,6000"
st "SIGNAL badCRC        : std_ulogic"
)
)
*69 (Net
uid 601,0
lang 11
decl (Decl
n "watchdogError"
t "std_ulogic"
o 27
suid 27,0
)
declText (MLText
uid 602,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24400,40000,25200"
st "SIGNAL watchdogError : std_ulogic"
)
)
*70 (SaComponent
uid 1507,0
optionalChildren [
*71 (CptPort
uid 1399,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1400,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3625,89250,4375,90000"
)
tg (CPTG
uid 1401,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1402,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "3300,91000,4700,96800"
st "badCRC"
ju 2
blo "4500,91000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "badCRC"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*72 (CptPort
uid 1403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1404,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,89250,34375,90000"
)
tg (CPTG
uid 1405,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1406,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "33300,91000,34700,100500"
st "batterySClIn"
ju 2
blo "34500,91000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 17
suid 2,0
)
)
)
*73 (CptPort
uid 1407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1408,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,89250,32375,90000"
)
tg (CPTG
uid 1409,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1410,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "31300,91000,32700,101500"
st "batterySClOut"
ju 2
blo "32500,91000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*74 (CptPort
uid 1411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1412,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,89250,30375,90000"
)
tg (CPTG
uid 1413,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1414,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "29300,91000,30700,101000"
st "batterySDaIn"
ju 2
blo "30500,91000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 18
suid 4,0
)
)
)
*75 (CptPort
uid 1415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1416,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,89250,28375,90000"
)
tg (CPTG
uid 1417,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1418,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "27300,91000,28700,102000"
st "batterySDaOut"
ju 2
blo "28500,91000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*76 (CptPort
uid 1419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1420,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10625,89250,11375,90000"
)
tg (CPTG
uid 1421,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1422,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "10300,91000,11700,94800"
st "clock"
ju 2
blo "11500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 19
suid 6,0
)
)
)
*77 (CptPort
uid 1423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1424,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91625,89250,92375,90000"
)
tg (CPTG
uid 1425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1426,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "91300,91000,92700,94600"
st "coil1"
ju 2
blo "92500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "coil1"
t "std_ulogic"
o 5
suid 7,0
)
)
)
*78 (CptPort
uid 1427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1428,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89625,89250,90375,90000"
)
tg (CPTG
uid 1429,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1430,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "89300,91000,90700,94600"
st "coil2"
ju 2
blo "90500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "coil2"
t "std_uLogic"
o 6
suid 8,0
)
)
)
*79 (CptPort
uid 1431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1432,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87625,89250,88375,90000"
)
tg (CPTG
uid 1433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1434,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "87300,91000,88700,94600"
st "coil3"
ju 2
blo "88500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "coil3"
t "std_uLogic"
o 7
suid 9,0
)
)
)
*80 (CptPort
uid 1435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1436,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "85625,89250,86375,90000"
)
tg (CPTG
uid 1437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1438,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "85300,91000,86700,94600"
st "coil4"
ju 2
blo "86500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "coil4"
t "std_uLogic"
o 8
suid 10,0
)
)
)
*81 (CptPort
uid 1439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1440,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66625,89250,67375,90000"
)
tg (CPTG
uid 1441,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1442,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "66300,91000,67700,101300"
st "distancePulse"
ju 2
blo "67500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "distancePulse"
t "std_ulogic"
o 20
suid 11,0
)
)
)
*82 (CptPort
uid 1443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1444,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,89250,69375,90000"
)
tg (CPTG
uid 1445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1446,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "68300,91000,69700,101000"
st "distanceStart"
ju 2
blo "69500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "distanceStart"
t "std_ulogic"
o 9
suid 12,0
)
)
)
*83 (CptPort
uid 1447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1448,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72625,89250,73375,90000"
)
tg (CPTG
uid 1449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1450,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "72300,91000,73700,100600"
st "endSwitches"
ju 2
blo "73500,91000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 21
suid 13,0
)
)
)
*84 (CptPort
uid 1451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1452,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76625,89250,77375,90000"
)
tg (CPTG
uid 1453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1454,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "76300,91000,77700,97400"
st "forwards"
ju 2
blo "77500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "forwards"
t "std_ulogic"
o 10
suid 14,0
)
)
)
*85 (CptPort
uid 1455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1456,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "74625,89250,75375,90000"
)
tg (CPTG
uid 1457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1458,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "74300,91000,75700,98900"
st "hallPulses"
ju 2
blo "75500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 22
suid 15,0
)
)
)
*86 (CptPort
uid 1459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1460,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,89250,60375,90000"
)
tg (CPTG
uid 1461,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1462,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "59300,91000,60700,94400"
st "leds"
ju 2
blo "60500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 11
suid 16,0
)
)
)
*87 (CptPort
uid 1463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1464,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49625,89250,50375,90000"
)
tg (CPTG
uid 1465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1466,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "49300,91000,50700,99400"
st "proxySClIn"
ju 2
blo "50500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySClIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 23
suid 17,0
)
)
)
*88 (CptPort
uid 1467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1468,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47625,89250,48375,90000"
)
tg (CPTG
uid 1469,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1470,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "47300,91000,48700,100400"
st "proxySClOut"
ju 2
blo "48500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 12
suid 18,0
)
)
)
*89 (CptPort
uid 1471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1472,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45625,89250,46375,90000"
)
tg (CPTG
uid 1473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1474,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "45300,91000,46700,99900"
st "proxySDaIn"
ju 2
blo "46500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 24
suid 19,0
)
)
)
*90 (CptPort
uid 1475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1476,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43625,89250,44375,90000"
)
tg (CPTG
uid 1477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1478,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "43300,91000,44700,100900"
st "proxySDaOut"
ju 2
blo "44500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 13
suid 20,0
)
)
)
*91 (CptPort
uid 1479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1480,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78625,89250,79375,90000"
)
tg (CPTG
uid 1481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1482,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "78300,91000,79700,94800"
st "pwm"
ju 2
blo "79500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 14
suid 21,0
)
)
)
*92 (CptPort
uid 1483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1484,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12625,89250,13375,90000"
)
tg (CPTG
uid 1485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1486,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "12300,91000,13700,95100"
st "reset"
ju 2
blo "13500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 25
suid 22,0
)
)
)
*93 (CptPort
uid 1487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1488,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "5625,89250,6375,90000"
)
tg (CPTG
uid 1489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1490,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "5300,91000,6700,94200"
st "RxD"
ju 2
blo "6500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RxD"
t "std_ulogic"
o 16
suid 23,0
)
)
)
*94 (CptPort
uid 1491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1492,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83625,89250,84375,90000"
)
tg (CPTG
uid 1493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1494,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "83300,91000,84700,99900"
st "stepperEnd"
ju 2
blo "84500,91000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 26
suid 24,0
)
)
)
*95 (CptPort
uid 1495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1496,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53625,89250,54375,90000"
)
tg (CPTG
uid 1497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1498,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "53300,91000,54700,97700"
st "testMode"
ju 2
blo "54500,91000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testMode"
t "std_ulogic"
o 27
suid 25,0
)
)
)
*96 (CptPort
uid 1499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1500,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7625,89250,8375,90000"
)
tg (CPTG
uid 1501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1502,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "7300,91000,8700,94100"
st "TxD"
ju 2
blo "8500,91000"
)
)
thePort (LogicalPort
decl (Decl
n "TxD"
t "std_ulogic"
o 1
suid 26,0
)
)
)
*97 (CptPort
uid 1503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1504,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1625,89250,2375,90000"
)
tg (CPTG
uid 1505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1506,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "1300,91000,2700,101900"
st "watchdogError"
ju 2
blo "2500,91000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "watchdogError"
t "std_ulogic"
o 15
suid 27,0
)
)
)
]
shape (Rectangle
uid 1508,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,90000,96000,101000"
)
oxt "13000,27000,109000,38000"
ttg (MlTextGroup
uid 1509,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 1510,0
va (VaSet
font "Verdana,9,1"
)
xt "-150,101300,5350,102500"
st "Kart_test"
blo "-150,102300"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 1511,0
va (VaSet
font "Verdana,9,1"
)
xt "-150,102500,15150,103700"
st "kartController_tester_UVM"
blo "-150,103500"
tm "CptNameMgr"
)
*100 (Text
uid 1512,0
va (VaSet
font "Verdana,9,1"
)
xt "-150,103700,4650,104900"
st "I_tester"
blo "-150,104700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1513,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1514,0
text (MLText
uid 1515,0
va (VaSet
font "Courier New,8,0"
)
xt "0,104800,45500,112800"
st "transactionLength = 80                                                   ( positive )  
uvmCommands       = \"$SIMULATION_DIR/Kart/UVM/uvmCommandsStudent.txt\"    ( string   )  
uartLog           = \"$SIMULATION_DIR/Kart/UVM/outUART.txt\"               ( string   )  
stepperLog        = \"$SIMULATION_DIR/Kart/UVM/outStepper.txt\"            ( string   )  
dcLog             = \"$SIMULATION_DIR/Kart/UVM/outDC.txt\"                 ( string   )  
sensorsLog        = \"$SIMULATION_DIR/Kart/UVM/outSensors.txt\"            ( string   )  
cregLog           = \"$SIMULATION_DIR/Kart/UVM/outCREG.txt\"               ( string   )  
commandsLogLevel  = 1                                                    ( natural  )  
outputLogLevel    = 1                                                    ( natural  )  
uartLogLevel      = 0                                                    ( natural  )  "
)
header ""
)
elements [
(GiElement
name "transactionLength"
type "positive"
value "80"
)
(GiElement
name "uvmCommands"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/uvmCommandsStudent.txt\""
)
(GiElement
name "uartLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outUART.txt\""
)
(GiElement
name "stepperLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outStepper.txt\""
)
(GiElement
name "dcLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outDC.txt\""
)
(GiElement
name "sensorsLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outSensors.txt\""
)
(GiElement
name "cregLog"
type "string"
value "\"$SIMULATION_DIR/Kart/UVM/outCREG.txt\""
)
(GiElement
name "commandsLogLevel"
type "natural"
value "1"
)
(GiElement
name "outputLogLevel"
type "natural"
value "1"
)
(GiElement
name "uartLogLevel"
type "natural"
value "0"
)
]
)
viewicon (ZoomableIcon
uid 1516,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,99250,1750,100750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*101 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "13000,73000,16250,89250"
pts [
"16250,73000"
"13000,73000"
"13000,89250"
]
)
start &16
end &92
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "12000,71800,15300,73000"
st "reset"
blo "12000,72800"
tm "WireNameMgr"
)
)
on &43
)
*102 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
)
xt "11000,71000,16250,89250"
pts [
"16250,71000"
"11000,71000"
"11000,89250"
]
)
start &15
end &76
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "12250,69800,15650,71000"
st "clock"
blo "12250,70800"
tm "WireNameMgr"
)
)
on &44
)
*103 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
)
xt "8000,47000,16250,89250"
pts [
"16250,47000"
"8000,47000"
"8000,89250"
]
)
start &14
end &96
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "12250,45800,15050,47000"
st "TxD"
blo "12250,46800"
tm "WireNameMgr"
)
)
on &45
)
*104 (Wire
uid 419,0
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
)
xt "6000,45000,16250,89250"
pts [
"16250,45000"
"6000,45000"
"6000,89250"
]
)
start &13
end &93
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
)
xt "12250,43800,15050,45000"
st "RxD"
blo "12250,44800"
tm "WireNameMgr"
)
)
on &46
)
*105 (Wire
uid 427,0
shape (OrthoPolyLine
uid 428,0
va (VaSet
vasetType 3
)
xt "28000,76750,28000,89250"
pts [
"28000,76750"
"28000,89250"
]
)
start &39
end &75
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
ro 270
va (VaSet
)
xt "26800,78750,28000,87750"
st "batterySDaOut"
blo "27800,87750"
tm "WireNameMgr"
)
)
on &47
)
*106 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
)
xt "30000,76750,30000,89250"
pts [
"30000,76750"
"30000,89250"
]
)
start &38
end &74
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
ro 270
va (VaSet
)
xt "28800,78750,30000,86950"
st "batterySDaIn"
blo "29800,86950"
tm "WireNameMgr"
)
)
on &48
)
*107 (Wire
uid 443,0
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "32000,76750,32000,89250"
pts [
"32000,76750"
"32000,89250"
]
)
start &37
end &73
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
ro 270
va (VaSet
)
xt "30800,78750,32000,87450"
st "batterySClOut"
blo "31800,87450"
tm "WireNameMgr"
)
)
on &49
)
*108 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "34000,76750,34000,89250"
pts [
"34000,76750"
"34000,89250"
]
)
start &36
end &72
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
ro 270
va (VaSet
)
xt "32800,78750,34000,86650"
st "batterySClIn"
blo "33800,86650"
tm "WireNameMgr"
)
)
on &50
)
*109 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,76750,44000,89250"
pts [
"44000,76750"
"44000,89250"
]
)
start &35
end &90
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
ro 270
va (VaSet
)
xt "42800,78750,44000,86950"
st "proxySDaOut"
blo "43800,86950"
tm "WireNameMgr"
)
)
on &51
)
*110 (Wire
uid 467,0
shape (OrthoPolyLine
uid 468,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,76750,46000,89250"
pts [
"46000,76750"
"46000,89250"
]
)
start &34
end &89
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 472,0
ro 270
va (VaSet
)
xt "44800,78750,46000,86150"
st "proxySDaIn"
blo "45800,86150"
tm "WireNameMgr"
)
)
on &52
)
*111 (Wire
uid 475,0
shape (OrthoPolyLine
uid 476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "48000,76750,48000,89250"
pts [
"48000,76750"
"48000,89250"
]
)
start &33
end &88
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
ro 270
va (VaSet
)
xt "46800,78750,48000,86650"
st "proxySClOut"
blo "47800,86650"
tm "WireNameMgr"
)
)
on &53
)
*112 (Wire
uid 483,0
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,76750,50000,89250"
pts [
"50000,76750"
"50000,89250"
]
)
start &32
end &87
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 488,0
ro 270
va (VaSet
)
xt "48800,78750,50000,85850"
st "proxySClIn"
blo "49800,85850"
tm "WireNameMgr"
)
)
on &54
)
*113 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
)
xt "52750,65000,54000,89250"
pts [
"52750,65000"
"54000,65000"
"54000,89250"
]
)
start &22
end &95
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "54000,63800,59400,65000"
st "testMode"
blo "54000,64800"
tm "WireNameMgr"
)
)
on &55
)
*114 (Wire
uid 499,0
shape (OrthoPolyLine
uid 500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,62000,60000,89250"
pts [
"52750,62000"
"60000,62000"
"60000,89250"
]
)
start &25
end &86
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 504,0
va (VaSet
)
xt "54750,60800,57550,62000"
st "leds"
blo "54750,61800"
tm "WireNameMgr"
)
)
on &56
)
*115 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "52750,59000,67000,89250"
pts [
"52750,59000"
"67000,59000"
"67000,89250"
]
)
start &29
end &81
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 512,0
va (VaSet
)
xt "54750,57800,63250,59000"
st "distancePulse"
blo "54750,58800"
tm "WireNameMgr"
)
)
on &57
)
*116 (Wire
uid 515,0
shape (OrthoPolyLine
uid 516,0
va (VaSet
vasetType 3
)
xt "52750,57000,69000,89250"
pts [
"52750,57000"
"69000,57000"
"69000,89250"
]
)
start &28
end &82
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
)
xt "54750,55800,62950,57000"
st "distanceStart"
blo "54750,56800"
tm "WireNameMgr"
)
)
on &58
)
*117 (Wire
uid 523,0
shape (OrthoPolyLine
uid 524,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,52000,73000,89250"
pts [
"52750,52000"
"73000,52000"
"73000,89250"
]
)
start &26
end &83
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 528,0
va (VaSet
)
xt "54750,50800,62450,52000"
st "endSwitches"
blo "54750,51800"
tm "WireNameMgr"
)
)
on &59
)
*118 (Wire
uid 531,0
shape (OrthoPolyLine
uid 532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,50000,75000,89250"
pts [
"52750,50000"
"75000,50000"
"75000,89250"
]
)
start &27
end &85
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 536,0
va (VaSet
)
xt "54750,48800,61350,50000"
st "hallPulses"
blo "54750,49800"
tm "WireNameMgr"
)
)
on &60
)
*119 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
)
xt "52750,48000,77000,89250"
pts [
"52750,48000"
"77000,48000"
"77000,89250"
]
)
start &23
end &84
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
)
xt "54750,46800,59650,48000"
st "forwards"
blo "54750,47800"
tm "WireNameMgr"
)
)
on &61
)
*120 (Wire
uid 547,0
shape (OrthoPolyLine
uid 548,0
va (VaSet
vasetType 3
)
xt "52750,46000,79000,89250"
pts [
"52750,46000"
"79000,46000"
"79000,89250"
]
)
start &24
end &91
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 552,0
va (VaSet
)
xt "54750,44800,57650,46000"
st "pwm"
blo "54750,45800"
tm "WireNameMgr"
)
)
on &62
)
*121 (Wire
uid 555,0
shape (OrthoPolyLine
uid 556,0
va (VaSet
vasetType 3
)
xt "52750,42000,84000,89250"
pts [
"52750,42000"
"84000,42000"
"84000,89250"
]
)
start &21
end &94
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 560,0
va (VaSet
)
xt "54750,40800,61850,42000"
st "stepperEnd"
blo "54750,41800"
tm "WireNameMgr"
)
)
on &63
)
*122 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "52750,40000,86000,89250"
pts [
"52750,40000"
"86000,40000"
"86000,89250"
]
)
start &17
end &80
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "54750,38800,57950,40000"
st "coil4"
blo "54750,39800"
tm "WireNameMgr"
)
)
on &64
)
*123 (Wire
uid 571,0
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
)
xt "52750,38000,88000,89250"
pts [
"52750,38000"
"88000,38000"
"88000,89250"
]
)
start &18
end &79
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
)
xt "54750,36800,57950,38000"
st "coil3"
blo "54750,37800"
tm "WireNameMgr"
)
)
on &65
)
*124 (Wire
uid 579,0
shape (OrthoPolyLine
uid 580,0
va (VaSet
vasetType 3
)
xt "52750,36000,90000,89250"
pts [
"52750,36000"
"90000,36000"
"90000,89250"
]
)
start &19
end &78
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 584,0
va (VaSet
)
xt "54750,34800,57950,36000"
st "coil2"
blo "54750,35800"
tm "WireNameMgr"
)
)
on &66
)
*125 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "52750,34000,92000,89250"
pts [
"52750,34000"
"92000,34000"
"92000,89250"
]
)
start &20
end &77
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 592,0
va (VaSet
)
xt "54750,32800,57950,34000"
st "coil1"
blo "54750,33800"
tm "WireNameMgr"
)
)
on &67
)
*126 (Wire
uid 595,0
shape (OrthoPolyLine
uid 596,0
va (VaSet
vasetType 3
)
xt "4000,31000,39000,89250"
pts [
"39000,32250"
"39000,31000"
"4000,31000"
"4000,89250"
]
)
start &30
end &71
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 600,0
va (VaSet
)
xt "34000,29800,38800,31000"
st "badCRC"
blo "34000,30800"
tm "WireNameMgr"
)
)
on &68
)
*127 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "2000,29000,42000,89250"
pts [
"42000,32250"
"42000,29000"
"2000,29000"
"2000,89250"
]
)
start &31
end &97
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
)
xt "34000,27800,42600,29000"
st "watchdogError"
blo "34000,28800"
tm "WireNameMgr"
)
)
on &69
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *128 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 42,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*130 (MLText
uid 43,0
va (VaSet
)
xt "0,1200,17500,8400"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

Library Kart;
  USE Kart.Kart.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 45,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*132 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*133 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*134 (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*135 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*136 (Text
uid 50,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*137 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1058"
viewArea "-7252,64234,93862,118106"
cachedDiagramExtent "-150,0,96000,112800"
hasePageBreakOrigin 1
pageBreakOrigin "-73000,0"
lastUid 1516,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*139 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*140 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*142 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*143 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*145 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*146 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*148 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*149 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*151 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*152 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*154 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*156 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*157 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*158 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,2400,29500,3600"
st "Diagram Signals:"
blo "20000,3400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 27,0
usingSuid 1
emptyRow *159 (LEmptyRow
)
uid 54,0
optionalChildren [
*160 (RefLabelRowHdr
)
*161 (TitleRowHdr
)
*162 (FilterRowHdr
)
*163 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*164 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*165 (GroupColHdr
tm "GroupColHdrMgr"
)
*166 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*167 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*168 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*169 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*170 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*171 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 609,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 611,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TxD"
t "std_ulogic"
o 3
suid 3,0
)
)
uid 613,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RxD"
t "std_ulogic"
o 4
suid 4,0
)
)
uid 615,0
)
*176 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "batterySDaOut"
t "std_ulogic"
o 5
suid 5,0
)
)
uid 617,0
)
*177 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "batterySDaIn"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 619,0
)
*178 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "batterySClOut"
t "std_ulogic"
o 7
suid 7,0
)
)
uid 621,0
)
*179 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "batterySClIn"
t "std_ulogic"
o 8
suid 8,0
)
)
uid 623,0
)
*180 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySDaOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 9
suid 9,0
)
)
uid 625,0
)
*181 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySDaIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 10
suid 10,0
)
)
uid 627,0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySClOut"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 11
suid 11,0
)
)
uid 629,0
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "proxySClIn"
t "std_ulogic_vector"
b "(1 TO SENS_proximitySensorNb)"
o 12
suid 12,0
)
)
uid 631,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testMode"
t "std_ulogic"
o 13
suid 13,0
)
)
uid 633,0
)
*185 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "leds"
t "std_uLogic_vector"
b "(1 to SENS_ledNb)"
o 14
suid 14,0
)
)
uid 635,0
)
*186 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "distancePulse"
t "std_ulogic"
o 15
suid 15,0
)
)
uid 637,0
)
*187 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "distanceStart"
t "std_ulogic"
o 16
suid 16,0
)
)
uid 639,0
)
*188 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "endSwitches"
t "std_ulogic_vector"
b "(1 to SENS_endSwitchNb)"
o 17
suid 17,0
)
)
uid 641,0
)
*189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hallPulses"
t "std_ulogic_vector"
b "(1 to SENS_hallSensorNb)"
o 18
suid 18,0
)
)
uid 643,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "forwards"
t "std_ulogic"
o 19
suid 19,0
)
)
uid 645,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm"
t "std_ulogic"
o 20
suid 20,0
)
)
uid 647,0
)
*192 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "stepperEnd"
t "std_ulogic"
o 21
suid 21,0
)
)
uid 649,0
)
*193 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_uLogic"
o 22
suid 22,0
)
)
uid 651,0
)
*194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_uLogic"
o 23
suid 23,0
)
)
uid 653,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_uLogic"
o 24
suid 24,0
)
)
uid 655,0
)
*196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_ulogic"
o 25
suid 25,0
)
)
uid 657,0
)
*197 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "badCRC"
t "std_ulogic"
o 26
suid 26,0
)
)
uid 659,0
)
*198 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "watchdogError"
t "std_ulogic"
o 27
suid 27,0
)
)
uid 661,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*199 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *200 (MRCItem
litem &159
pos 27
dimension 20
)
uid 69,0
optionalChildren [
*201 (MRCItem
litem &160
pos 0
dimension 20
uid 70,0
)
*202 (MRCItem
litem &161
pos 1
dimension 23
uid 71,0
)
*203 (MRCItem
litem &162
pos 2
hidden 1
dimension 20
uid 72,0
)
*204 (MRCItem
litem &172
pos 0
dimension 20
uid 610,0
)
*205 (MRCItem
litem &173
pos 1
dimension 20
uid 612,0
)
*206 (MRCItem
litem &174
pos 2
dimension 20
uid 614,0
)
*207 (MRCItem
litem &175
pos 3
dimension 20
uid 616,0
)
*208 (MRCItem
litem &176
pos 4
dimension 20
uid 618,0
)
*209 (MRCItem
litem &177
pos 5
dimension 20
uid 620,0
)
*210 (MRCItem
litem &178
pos 6
dimension 20
uid 622,0
)
*211 (MRCItem
litem &179
pos 7
dimension 20
uid 624,0
)
*212 (MRCItem
litem &180
pos 8
dimension 20
uid 626,0
)
*213 (MRCItem
litem &181
pos 9
dimension 20
uid 628,0
)
*214 (MRCItem
litem &182
pos 10
dimension 20
uid 630,0
)
*215 (MRCItem
litem &183
pos 11
dimension 20
uid 632,0
)
*216 (MRCItem
litem &184
pos 12
dimension 20
uid 634,0
)
*217 (MRCItem
litem &185
pos 13
dimension 20
uid 636,0
)
*218 (MRCItem
litem &186
pos 14
dimension 20
uid 638,0
)
*219 (MRCItem
litem &187
pos 15
dimension 20
uid 640,0
)
*220 (MRCItem
litem &188
pos 16
dimension 20
uid 642,0
)
*221 (MRCItem
litem &189
pos 17
dimension 20
uid 644,0
)
*222 (MRCItem
litem &190
pos 18
dimension 20
uid 646,0
)
*223 (MRCItem
litem &191
pos 19
dimension 20
uid 648,0
)
*224 (MRCItem
litem &192
pos 20
dimension 20
uid 650,0
)
*225 (MRCItem
litem &193
pos 21
dimension 20
uid 652,0
)
*226 (MRCItem
litem &194
pos 22
dimension 20
uid 654,0
)
*227 (MRCItem
litem &195
pos 23
dimension 20
uid 656,0
)
*228 (MRCItem
litem &196
pos 24
dimension 20
uid 658,0
)
*229 (MRCItem
litem &197
pos 25
dimension 20
uid 660,0
)
*230 (MRCItem
litem &198
pos 26
dimension 20
uid 662,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*231 (MRCItem
litem &163
pos 0
dimension 20
uid 74,0
)
*232 (MRCItem
litem &165
pos 1
dimension 50
uid 75,0
)
*233 (MRCItem
litem &166
pos 2
dimension 100
uid 76,0
)
*234 (MRCItem
litem &167
pos 3
dimension 50
uid 77,0
)
*235 (MRCItem
litem &168
pos 4
dimension 100
uid 78,0
)
*236 (MRCItem
litem &169
pos 5
dimension 100
uid 79,0
)
*237 (MRCItem
litem &170
pos 6
dimension 50
uid 80,0
)
*238 (MRCItem
litem &171
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *239 (LEmptyRow
)
uid 83,0
optionalChildren [
*240 (RefLabelRowHdr
)
*241 (TitleRowHdr
)
*242 (FilterRowHdr
)
*243 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*244 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*245 (GroupColHdr
tm "GroupColHdrMgr"
)
*246 (NameColHdr
tm "GenericNameColHdrMgr"
)
*247 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*248 (InitColHdr
tm "GenericValueColHdrMgr"
)
*249 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*250 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*251 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *252 (MRCItem
litem &239
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*253 (MRCItem
litem &240
pos 0
dimension 20
uid 98,0
)
*254 (MRCItem
litem &241
pos 1
dimension 23
uid 99,0
)
*255 (MRCItem
litem &242
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*256 (MRCItem
litem &243
pos 0
dimension 20
uid 102,0
)
*257 (MRCItem
litem &245
pos 1
dimension 50
uid 103,0
)
*258 (MRCItem
litem &246
pos 2
dimension 100
uid 104,0
)
*259 (MRCItem
litem &247
pos 3
dimension 100
uid 105,0
)
*260 (MRCItem
litem &248
pos 4
dimension 50
uid 106,0
)
*261 (MRCItem
litem &249
pos 5
dimension 50
uid 107,0
)
*262 (MRCItem
litem &250
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
