{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415315502438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415315502438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 18:11:41 2014 " "Processing started: Thu Nov 06 18:11:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415315502438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415315502438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Debug " "Command: quartus_sta Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415315502439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415315502531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415315502743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415315502780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415315502781 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415315503245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415315503270 "|Project2|ClkDivider:clkdi|clkReg"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415315503288 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1415315503326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 94.880 " "Worst-case setup slack is 94.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.880         0.000 Clock10  " "   94.880         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415315503340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 Clock10  " "    0.445         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415315503346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415315503352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415315503358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 48.889 " "Worst-case minimum pulse width slack is 48.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.889         0.000 Clock10  " "   48.889         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415315503364 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415315503459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 94.880 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 94.880" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 94.880  " "Path #1: Setup slack is 94.880 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|counter\[0\] " "From Node    : ClkDivider:clkdi\|counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|counter\[24\] " "To Node      : ClkDivider:clkdi\|counter\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.862      2.862  R        clock network delay " "     2.862      2.862  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.277     uTco  ClkDivider:clkdi\|counter\[0\] " "     3.139      0.277     uTco  ClkDivider:clkdi\|counter\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.000 FF  CELL  clkdi\|counter\[0\]\|regout " "     3.139      0.000 FF  CELL  clkdi\|counter\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.687      0.548 FF    IC  clkdi\|Add0~0\|dataa " "     3.687      0.548 FF    IC  clkdi\|Add0~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.204      0.517 FF  CELL  clkdi\|Add0~0\|cout " "     4.204      0.517 FF  CELL  clkdi\|Add0~0\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~1 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.204      0.000 FF    IC  clkdi\|Add0~2\|cin " "     4.204      0.000 FF    IC  clkdi\|Add0~2\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~2 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.284      0.080 FR  CELL  clkdi\|Add0~2\|cout " "     4.284      0.080 FR  CELL  clkdi\|Add0~2\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~3 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.284      0.000 RR    IC  clkdi\|Add0~4\|cin " "     4.284      0.000 RR    IC  clkdi\|Add0~4\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~4 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.364      0.080 RF  CELL  clkdi\|Add0~4\|cout " "     4.364      0.080 RF  CELL  clkdi\|Add0~4\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~5 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.364      0.000 FF    IC  clkdi\|Add0~6\|cin " "     4.364      0.000 FF    IC  clkdi\|Add0~6\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~6 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.444      0.080 FR  CELL  clkdi\|Add0~6\|cout " "     4.444      0.080 FR  CELL  clkdi\|Add0~6\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.444      0.000 RR    IC  clkdi\|Add0~8\|cin " "     4.444      0.000 RR    IC  clkdi\|Add0~8\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~8 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.524      0.080 RF  CELL  clkdi\|Add0~8\|cout " "     4.524      0.080 RF  CELL  clkdi\|Add0~8\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~9 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.524      0.000 FF    IC  clkdi\|Add0~10\|cin " "     4.524      0.000 FF    IC  clkdi\|Add0~10\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.604      0.080 FR  CELL  clkdi\|Add0~10\|cout " "     4.604      0.080 FR  CELL  clkdi\|Add0~10\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~11 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.604      0.000 RR    IC  clkdi\|Add0~12\|cin " "     4.604      0.000 RR    IC  clkdi\|Add0~12\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~12 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.684      0.080 RF  CELL  clkdi\|Add0~12\|cout " "     4.684      0.080 RF  CELL  clkdi\|Add0~12\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~13 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.684      0.000 FF    IC  clkdi\|Add0~14\|cin " "     4.684      0.000 FF    IC  clkdi\|Add0~14\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~14 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.858      0.174 FR  CELL  clkdi\|Add0~14\|cout " "     4.858      0.174 FR  CELL  clkdi\|Add0~14\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~15 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.858      0.000 RR    IC  clkdi\|Add0~16\|cin " "     4.858      0.000 RR    IC  clkdi\|Add0~16\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~16 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.938      0.080 RF  CELL  clkdi\|Add0~16\|cout " "     4.938      0.080 RF  CELL  clkdi\|Add0~16\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~17 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.938      0.000 FF    IC  clkdi\|Add0~18\|cin " "     4.938      0.000 FF    IC  clkdi\|Add0~18\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~18 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.018      0.080 FR  CELL  clkdi\|Add0~18\|cout " "     5.018      0.080 FR  CELL  clkdi\|Add0~18\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~19 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.018      0.000 RR    IC  clkdi\|Add0~20\|cin " "     5.018      0.000 RR    IC  clkdi\|Add0~20\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~20 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.098      0.080 RF  CELL  clkdi\|Add0~20\|cout " "     5.098      0.080 RF  CELL  clkdi\|Add0~20\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~21 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.098      0.000 FF    IC  clkdi\|Add0~22\|cin " "     5.098      0.000 FF    IC  clkdi\|Add0~22\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~22 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.178      0.080 FR  CELL  clkdi\|Add0~22\|cout " "     5.178      0.080 FR  CELL  clkdi\|Add0~22\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~23 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.178      0.000 RR    IC  clkdi\|Add0~24\|cin " "     5.178      0.000 RR    IC  clkdi\|Add0~24\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~24 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.258      0.080 RF  CELL  clkdi\|Add0~24\|cout " "     5.258      0.080 RF  CELL  clkdi\|Add0~24\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~25 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.258      0.000 FF    IC  clkdi\|Add0~26\|cin " "     5.258      0.000 FF    IC  clkdi\|Add0~26\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~26 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.338      0.080 FR  CELL  clkdi\|Add0~26\|cout " "     5.338      0.080 FR  CELL  clkdi\|Add0~26\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~27 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.338      0.000 RR    IC  clkdi\|Add0~28\|cin " "     5.338      0.000 RR    IC  clkdi\|Add0~28\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~28 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.418      0.080 RF  CELL  clkdi\|Add0~28\|cout " "     5.418      0.080 RF  CELL  clkdi\|Add0~28\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~29 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.418      0.000 FF    IC  clkdi\|Add0~30\|cin " "     5.418      0.000 FF    IC  clkdi\|Add0~30\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~30 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.579      0.161 FR  CELL  clkdi\|Add0~30\|cout " "     5.579      0.161 FR  CELL  clkdi\|Add0~30\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~31 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.579      0.000 RR    IC  clkdi\|Add0~32\|cin " "     5.579      0.000 RR    IC  clkdi\|Add0~32\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~32 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.659      0.080 RF  CELL  clkdi\|Add0~32\|cout " "     5.659      0.080 RF  CELL  clkdi\|Add0~32\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~33 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.659      0.000 FF    IC  clkdi\|Add0~34\|cin " "     5.659      0.000 FF    IC  clkdi\|Add0~34\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~34 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.739      0.080 FR  CELL  clkdi\|Add0~34\|cout " "     5.739      0.080 FR  CELL  clkdi\|Add0~34\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~35 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.739      0.000 RR    IC  clkdi\|Add0~36\|cin " "     5.739      0.000 RR    IC  clkdi\|Add0~36\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~36 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.819      0.080 RF  CELL  clkdi\|Add0~36\|cout " "     5.819      0.080 RF  CELL  clkdi\|Add0~36\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~37 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.819      0.000 FF    IC  clkdi\|Add0~38\|cin " "     5.819      0.000 FF    IC  clkdi\|Add0~38\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~38 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.899      0.080 FR  CELL  clkdi\|Add0~38\|cout " "     5.899      0.080 FR  CELL  clkdi\|Add0~38\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~39 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.899      0.000 RR    IC  clkdi\|Add0~40\|cin " "     5.899      0.000 RR    IC  clkdi\|Add0~40\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~40 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.979      0.080 RF  CELL  clkdi\|Add0~40\|cout " "     5.979      0.080 RF  CELL  clkdi\|Add0~40\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~41 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.979      0.000 FF    IC  clkdi\|Add0~42\|cin " "     5.979      0.000 FF    IC  clkdi\|Add0~42\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~42 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.059      0.080 FR  CELL  clkdi\|Add0~42\|cout " "     6.059      0.080 FR  CELL  clkdi\|Add0~42\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~43 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.059      0.000 RR    IC  clkdi\|Add0~44\|cin " "     6.059      0.000 RR    IC  clkdi\|Add0~44\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~44 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.139      0.080 RF  CELL  clkdi\|Add0~44\|cout " "     6.139      0.080 RF  CELL  clkdi\|Add0~44\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~45 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.139      0.000 FF    IC  clkdi\|Add0~46\|cin " "     6.139      0.000 FF    IC  clkdi\|Add0~46\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~46 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.313      0.174 FR  CELL  clkdi\|Add0~46\|cout " "     6.313      0.174 FR  CELL  clkdi\|Add0~46\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~47 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.313      0.000 RR    IC  clkdi\|Add0~48\|cin " "     6.313      0.000 RR    IC  clkdi\|Add0~48\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~48 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.771      0.458 RR  CELL  clkdi\|Add0~48\|combout " "     6.771      0.458 RR  CELL  clkdi\|Add0~48\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~48 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.602      0.831 RR    IC  clkdi\|counter~12\|datac " "     7.602      0.831 RR    IC  clkdi\|counter~12\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter~12 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.924      0.322 RR  CELL  clkdi\|counter~12\|combout " "     7.924      0.322 RR  CELL  clkdi\|counter~12\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter~12 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.924      0.000 RR    IC  clkdi\|counter\[24\]\|datain " "     7.924      0.000 RR    IC  clkdi\|counter\[24\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[24] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.020      0.096 RR  CELL  ClkDivider:clkdi\|counter\[24\] " "     8.020      0.096 RR  CELL  ClkDivider:clkdi\|counter\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[24] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.862      2.862  R        clock network delay " "   102.862      2.862  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.900      0.038     uTsu  ClkDivider:clkdi\|counter\[24\] " "   102.900      0.038     uTsu  ClkDivider:clkdi\|counter\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[24] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.020 " "Data Arrival Time  :     8.020" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.900 " "Data Required Time :   102.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    94.880  " "Slack              :    94.880 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.445" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.445  " "Path #1: Hold slack is 0.445 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|clkReg " "From Node    : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|clkReg " "To Node      : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      2.038  R        clock network delay " "     2.038      2.038  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.315      0.277     uTco  ClkDivider:clkdi\|clkReg " "     2.315      0.277     uTco  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.315      0.000 RR  CELL  clkdi\|clkReg\|regout " "     2.315      0.000 RR  CELL  clkdi\|clkReg\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.315      0.000 RR    IC  clkdi\|clkReg~0\|datac " "     2.315      0.000 RR    IC  clkdi\|clkReg~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.673      0.358 RR  CELL  clkdi\|clkReg~0\|combout " "     2.673      0.358 RR  CELL  clkdi\|clkReg~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.673      0.000 RR    IC  clkdi\|clkReg\|datain " "     2.673      0.000 RR    IC  clkdi\|clkReg\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.769      0.096 RR  CELL  ClkDivider:clkdi\|clkReg " "     2.769      0.096 RR  CELL  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      2.038  R        clock network delay " "     2.038      2.038  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.324      0.286      uTh  ClkDivider:clkdi\|clkReg " "     2.324      0.286      uTh  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.769 " "Data Arrival Time  :     2.769" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.324 " "Data Required Time :     2.324" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.445  " "Slack              :     0.445 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503476 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.889 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.889" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503479 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503479 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503479 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.889  " "Path #1: slack is 48.889 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ClkDivider:clkdi\|clkReg " "Node             : ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.026      1.026 RR  CELL  CLOCK_50\|combout " "     1.026      1.026 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.436      0.410 RR    IC  clkdi\|clkReg\|clk " "     1.436      0.410 RR    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.038      0.602 RR  CELL  ClkDivider:clkdi\|clkReg " "     2.038      0.602 RR  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.026      1.026 FF  CELL  CLOCK_50\|combout " "    51.026      1.026 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.436      0.410 FF    IC  clkdi\|clkReg\|clk " "    51.436      0.410 FF    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.038      0.602 FF  CELL  ClkDivider:clkdi\|clkReg " "    52.038      0.602 FF  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.111 " "Required Width   :     1.111" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.889 " "Slack            :    48.889" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503480 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1415315503482 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ClkDivider:clkdi\|clkReg " "Node: ClkDivider:clkdi\|clkReg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1415315503569 "|Project2|ClkDivider:clkdi|clkReg"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 97.893 " "Worst-case setup slack is 97.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.893         0.000 Clock10  " "   97.893         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415315503581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Clock10  " "    0.215         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415315503588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415315503595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415315503602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.000 " "Worst-case minimum pulse width slack is 49.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.000         0.000 Clock10  " "   49.000         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415315503609 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415315503657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 97.893 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 97.893" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503659 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503659 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503659 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 97.893  " "Path #1: Setup slack is 97.893 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|counter\[0\] " "From Node    : ClkDivider:clkdi\|counter\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|counter\[24\] " "To Node      : ClkDivider:clkdi\|counter\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.795      1.795  R        clock network delay " "     1.795      1.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.141     uTco  ClkDivider:clkdi\|counter\[0\] " "     1.936      0.141     uTco  ClkDivider:clkdi\|counter\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.000 FF  CELL  clkdi\|counter\[0\]\|regout " "     1.936      0.000 FF  CELL  clkdi\|counter\[0\]\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.227 FF    IC  clkdi\|Add0~0\|dataa " "     2.163      0.227 FF    IC  clkdi\|Add0~0\|dataa" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.313      0.150 FF  CELL  clkdi\|Add0~0\|cout " "     2.313      0.150 FF  CELL  clkdi\|Add0~0\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~1 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.313      0.000 FF    IC  clkdi\|Add0~2\|cin " "     2.313      0.000 FF    IC  clkdi\|Add0~2\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~2 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.035 FR  CELL  clkdi\|Add0~2\|cout " "     2.348      0.035 FR  CELL  clkdi\|Add0~2\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~3 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.348      0.000 RR    IC  clkdi\|Add0~4\|cin " "     2.348      0.000 RR    IC  clkdi\|Add0~4\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~4 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.383      0.035 RF  CELL  clkdi\|Add0~4\|cout " "     2.383      0.035 RF  CELL  clkdi\|Add0~4\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~5 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.383      0.000 FF    IC  clkdi\|Add0~6\|cin " "     2.383      0.000 FF    IC  clkdi\|Add0~6\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~6 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.418      0.035 FR  CELL  clkdi\|Add0~6\|cout " "     2.418      0.035 FR  CELL  clkdi\|Add0~6\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~7 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.418      0.000 RR    IC  clkdi\|Add0~8\|cin " "     2.418      0.000 RR    IC  clkdi\|Add0~8\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~8 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.453      0.035 RF  CELL  clkdi\|Add0~8\|cout " "     2.453      0.035 RF  CELL  clkdi\|Add0~8\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~9 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.453      0.000 FF    IC  clkdi\|Add0~10\|cin " "     2.453      0.000 FF    IC  clkdi\|Add0~10\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~10 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.488      0.035 FR  CELL  clkdi\|Add0~10\|cout " "     2.488      0.035 FR  CELL  clkdi\|Add0~10\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~11 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.488      0.000 RR    IC  clkdi\|Add0~12\|cin " "     2.488      0.000 RR    IC  clkdi\|Add0~12\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~12 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.523      0.035 RF  CELL  clkdi\|Add0~12\|cout " "     2.523      0.035 RF  CELL  clkdi\|Add0~12\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~13 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.523      0.000 FF    IC  clkdi\|Add0~14\|cin " "     2.523      0.000 FF    IC  clkdi\|Add0~14\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~14 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.617      0.094 FR  CELL  clkdi\|Add0~14\|cout " "     2.617      0.094 FR  CELL  clkdi\|Add0~14\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~15 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.617      0.000 RR    IC  clkdi\|Add0~16\|cin " "     2.617      0.000 RR    IC  clkdi\|Add0~16\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~16 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.035 RF  CELL  clkdi\|Add0~16\|cout " "     2.652      0.035 RF  CELL  clkdi\|Add0~16\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~17 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.000 FF    IC  clkdi\|Add0~18\|cin " "     2.652      0.000 FF    IC  clkdi\|Add0~18\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~18 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.687      0.035 FR  CELL  clkdi\|Add0~18\|cout " "     2.687      0.035 FR  CELL  clkdi\|Add0~18\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~19 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.687      0.000 RR    IC  clkdi\|Add0~20\|cin " "     2.687      0.000 RR    IC  clkdi\|Add0~20\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~20 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.035 RF  CELL  clkdi\|Add0~20\|cout " "     2.722      0.035 RF  CELL  clkdi\|Add0~20\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~21 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000 FF    IC  clkdi\|Add0~22\|cin " "     2.722      0.000 FF    IC  clkdi\|Add0~22\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~22 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.757      0.035 FR  CELL  clkdi\|Add0~22\|cout " "     2.757      0.035 FR  CELL  clkdi\|Add0~22\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~23 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.757      0.000 RR    IC  clkdi\|Add0~24\|cin " "     2.757      0.000 RR    IC  clkdi\|Add0~24\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~24 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      0.035 RF  CELL  clkdi\|Add0~24\|cout " "     2.792      0.035 RF  CELL  clkdi\|Add0~24\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~25 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      0.000 FF    IC  clkdi\|Add0~26\|cin " "     2.792      0.000 FF    IC  clkdi\|Add0~26\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~26 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.827      0.035 FR  CELL  clkdi\|Add0~26\|cout " "     2.827      0.035 FR  CELL  clkdi\|Add0~26\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~27 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.827      0.000 RR    IC  clkdi\|Add0~28\|cin " "     2.827      0.000 RR    IC  clkdi\|Add0~28\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~28 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.862      0.035 RF  CELL  clkdi\|Add0~28\|cout " "     2.862      0.035 RF  CELL  clkdi\|Add0~28\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~29 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.862      0.000 FF    IC  clkdi\|Add0~30\|cin " "     2.862      0.000 FF    IC  clkdi\|Add0~30\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~30 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.087 FR  CELL  clkdi\|Add0~30\|cout " "     2.949      0.087 FR  CELL  clkdi\|Add0~30\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~31 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.000 RR    IC  clkdi\|Add0~32\|cin " "     2.949      0.000 RR    IC  clkdi\|Add0~32\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~32 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.035 RF  CELL  clkdi\|Add0~32\|cout " "     2.984      0.035 RF  CELL  clkdi\|Add0~32\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~33 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      0.000 FF    IC  clkdi\|Add0~34\|cin " "     2.984      0.000 FF    IC  clkdi\|Add0~34\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~34 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.019      0.035 FR  CELL  clkdi\|Add0~34\|cout " "     3.019      0.035 FR  CELL  clkdi\|Add0~34\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~35 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.019      0.000 RR    IC  clkdi\|Add0~36\|cin " "     3.019      0.000 RR    IC  clkdi\|Add0~36\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~36 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.035 RF  CELL  clkdi\|Add0~36\|cout " "     3.054      0.035 RF  CELL  clkdi\|Add0~36\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~37 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000 FF    IC  clkdi\|Add0~38\|cin " "     3.054      0.000 FF    IC  clkdi\|Add0~38\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~38 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      0.035 FR  CELL  clkdi\|Add0~38\|cout " "     3.089      0.035 FR  CELL  clkdi\|Add0~38\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~39 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      0.000 RR    IC  clkdi\|Add0~40\|cin " "     3.089      0.000 RR    IC  clkdi\|Add0~40\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~40 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.124      0.035 RF  CELL  clkdi\|Add0~40\|cout " "     3.124      0.035 RF  CELL  clkdi\|Add0~40\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~41 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.124      0.000 FF    IC  clkdi\|Add0~42\|cin " "     3.124      0.000 FF    IC  clkdi\|Add0~42\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~42 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.035 FR  CELL  clkdi\|Add0~42\|cout " "     3.159      0.035 FR  CELL  clkdi\|Add0~42\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~43 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.000 RR    IC  clkdi\|Add0~44\|cin " "     3.159      0.000 RR    IC  clkdi\|Add0~44\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~44 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.194      0.035 RF  CELL  clkdi\|Add0~44\|cout " "     3.194      0.035 RF  CELL  clkdi\|Add0~44\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~45 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.194      0.000 FF    IC  clkdi\|Add0~46\|cin " "     3.194      0.000 FF    IC  clkdi\|Add0~46\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~46 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.288      0.094 FR  CELL  clkdi\|Add0~46\|cout " "     3.288      0.094 FR  CELL  clkdi\|Add0~46\|cout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~47 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.288      0.000 RR    IC  clkdi\|Add0~48\|cin " "     3.288      0.000 RR    IC  clkdi\|Add0~48\|cin" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~48 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.458      0.170 RR  CELL  clkdi\|Add0~48\|combout " "     3.458      0.170 RR  CELL  clkdi\|Add0~48\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|Add0~48 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.757      0.299 RR    IC  clkdi\|counter~12\|datac " "     3.757      0.299 RR    IC  clkdi\|counter~12\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter~12 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.892      0.135 RR  CELL  clkdi\|counter~12\|combout " "     3.892      0.135 RR  CELL  clkdi\|counter~12\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter~12 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 4 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.892      0.000 RR    IC  clkdi\|counter\[24\]\|datain " "     3.892      0.000 RR    IC  clkdi\|counter\[24\]\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[24] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.934      0.042 RR  CELL  ClkDivider:clkdi\|counter\[24\] " "     3.934      0.042 RR  CELL  ClkDivider:clkdi\|counter\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[24] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.795      1.795  R        clock network delay " "   101.795      1.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.827      0.032     uTsu  ClkDivider:clkdi\|counter\[24\] " "   101.827      0.032     uTsu  ClkDivider:clkdi\|counter\[24\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|counter[24] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.934 " "Data Arrival Time  :     3.934" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.827 " "Data Required Time :   101.827" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    97.893  " "Slack              :    97.893 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503661 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503668 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.215  " "Path #1: Hold slack is 0.215 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ClkDivider:clkdi\|clkReg " "From Node    : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ClkDivider:clkdi\|clkReg " "To Node      : ClkDivider:clkdi\|clkReg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock10 " "Launch Clock : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040      1.040  R        clock network delay " "     1.040      1.040  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.141     uTco  ClkDivider:clkdi\|clkReg " "     1.181      0.141     uTco  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000 RR  CELL  clkdi\|clkReg\|regout " "     1.181      0.000 RR  CELL  clkdi\|clkReg\|regout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000 RR    IC  clkdi\|clkReg~0\|datac " "     1.181      0.000 RR    IC  clkdi\|clkReg~0\|datac" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.365      0.184 RR  CELL  clkdi\|clkReg~0\|combout " "     1.365      0.184 RR  CELL  clkdi\|clkReg~0\|combout" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg~0 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.365      0.000 RR    IC  clkdi\|clkReg\|datain " "     1.365      0.000 RR    IC  clkdi\|clkReg\|datain" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.407      0.042 RR  CELL  ClkDivider:clkdi\|clkReg " "     1.407      0.042 RR  CELL  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040      1.040  R        clock network delay " "     1.040      1.040  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.192      0.152      uTh  ClkDivider:clkdi\|clkReg " "     1.192      0.152      uTh  ClkDivider:clkdi\|clkReg" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkDivider:clkdi|clkReg } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project2/Project2.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.407 " "Data Arrival Time  :     1.407" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.192 " "Data Required Time :     1.192" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.215  " "Slack              :     0.215 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503669 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.000  " "Path #1: slack is 49.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ClkDivider:clkdi\|clkReg " "Node             : ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.571      0.571 RR  CELL  CLOCK_50\|combout " "     0.571      0.571 RR  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.718      0.147 RR    IC  clkdi\|clkReg\|clk " "     0.718      0.147 RR    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.040      0.322 RR  CELL  ClkDivider:clkdi\|clkReg " "     1.040      0.322 RR  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.571      0.571 FF  CELL  CLOCK_50\|combout " "    50.571      0.571 FF  CELL  CLOCK_50\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.718      0.147 FF    IC  clkdi\|clkReg\|clk " "    50.718      0.147 FF    IC  clkdi\|clkReg\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.040      0.322 FF  CELL  ClkDivider:clkdi\|clkReg " "    51.040      0.322 FF  CELL  ClkDivider:clkdi\|clkReg" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.000 " "Slack            :    49.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1415315503672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415315503708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415315503709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415315503872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 18:11:43 2014 " "Processing ended: Thu Nov 06 18:11:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415315503872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415315503872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415315503872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415315503872 ""}
