// Seed: 2004611550
module module_0 #(
    parameter id_7 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  inout tri0 id_3;
  input wire id_2;
  output supply0 id_1;
  wire _id_7 = id_4;
  assign id_5 = id_3;
  assign id_6[id_7] = -1 ? -1 : {1, id_2 | 1'b0};
  assign id_1 = 1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd81,
    parameter id_4 = 32'd49
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire _id_2;
  input wire _id_1;
  logic id_6 = (-1);
  logic [7:0] id_7 = id_7[id_2];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_7,
      id_6,
      id_7
  );
  logic [id_1 : id_4  + ""] id_8;
  assign id_7[-1'b0] = id_7[-1 :-1] == 1;
endmodule
