--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    3.461(R)|   -0.732(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|   -1.878(F)|    3.884(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<6>|   -2.195(F)|    4.138(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |   -1.293(F)|    3.412(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |   -1.088(F)|    3.231(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|   -1.851(F)|    3.847(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<6>|   -1.960(F)|    3.940(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |   -1.518(F)|    3.573(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |   -1.718(F)|    3.727(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|   -1.099(F)|    2.601(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<6>|   -0.543(F)|    2.158(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |   -0.427(F)|    2.062(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |    0.201(F)|    1.566(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    0.700(F)|    0.685(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<6>|    0.723(F)|    0.665(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    0.707(F)|    0.666(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    1.372(F)|    0.123(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_siod1|   13.165(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   14.616(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   16.013(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   12.838(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.009(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   12.017(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   13.962(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   11.258(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   14.925(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   15.108(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.880(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   15.623(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.128(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.579(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.619(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.800(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   14.741(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   14.924(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.696(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   15.439(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   16.944(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.395(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   20.435(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.616(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.372|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.320|         |         |         |
clkcam         |    6.263|         |         |         |
sw             |    6.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.257|    4.450|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    7.186|    4.657|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    7.200|    4.120|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.476|    4.782|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    6.320|         |         |         |
clkcam         |    6.263|         |         |         |
sw             |    6.263|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.311|
clkcam         |ov7670_xclk2   |   10.319|
clkcam         |ov7670_xclk3   |   12.264|
clkcam         |ov7670_xclk4   |    9.560|
ov7670_data1<0>|led1           |    7.175|
ov7670_data2<0>|led2           |    6.228|
ov7670_data3<0>|led3           |    6.778|
ov7670_data4<0>|led4           |    8.344|
sw             |ov7670_xclk1   |    9.127|
sw             |ov7670_xclk2   |   10.135|
sw             |ov7670_xclk3   |   12.080|
sw             |ov7670_xclk4   |    9.376|
---------------+---------------+---------+


Analysis completed Sat Jul 30 11:21:03 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



