%!TEX root=../paper.tex

\begin{table}
\caption{Comparison of chacha single block function performance changes
with the base and ise variants.}
\label{tab:res:sw:perf}
\begin{tabular}{lccc}
\toprule            
Implementations        & Instruction count   & Cycle count & Instruction footprint\\

\midrule
Baseline RV64IMA       & 2214     & 2803  &  852 \\
           + ISE $V_1$ &  434     & 1221  &  382 \\
           + ISE $V_2$ &  514     & 1597  &  428 \\
           + ISE $V_3$ &  594     & 1972  &  454 \\
           + ISE $V_4$ &  464     & 1818  &  274 \\

\bottomrule
\end{tabular}
\end{table}


\begin{table}
\caption{Comparison of hardware overheads when synthesised for a
generic CMOS cell library}
\label{tab:res:sw:hardcost1}
\begin{tabular}{lcc}
\toprule            
Implementations        & Size (NAND2 cells)    & Depth  \\

\midrule
           + ISE $V_1$ &     2353     & 56   \\
           + ISE $V_2$ &     2494     & 41   \\
           + ISE $V_3$ &     1362     & 25   \\
           + ISE $V_4$ &     1617     & 19   \\

\bottomrule
\end{tabular}
\end{table}

\begin{table}
\caption{Comparison of hardware overheads between sub-modules}
\label{tab:res:sw:hardcost2}
\begin{tabular}{lcc}
\toprule            
Algorithm        &     Size (NAND2 cells)     & Depth \\

\midrule
RV64 Rocket Core &    98150     &   91  \\
~~~~~|-- ALU     &     3719     &   28  \\
~~~~~|-- Muldiv  &    17171     &   40  \\
+ ISE $V_4$      &     1617     &   19  \\ 

\bottomrule
\end{tabular}
\end{table}
